
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d830  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a30  0801db00  0801db00  0002db00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e530  0801e530  0002e530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e538  0801e538  0002e538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801e53c  0801e53c  0002e53c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002c8  24000000  0801e540  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003368  240002c8  0801e808  000302c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24003630  0801e808  00033630  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000302c8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000302f6  2**0
                  CONTENTS, READONLY
 11 .debug_info   00037bc2  00000000  00000000  00030339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000065d4  00000000  00000000  00067efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002db0  00000000  00000000  0006e4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000237c  00000000  00000000  00071280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000b5c0  00000000  00000000  000735fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003f15d  00000000  00000000  0007ebbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017fe3f  00000000  00000000  000bdd19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000da18  00000000  00000000  0023db58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0024b570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002c8 	.word	0x240002c8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801dae8 	.word	0x0801dae8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002cc 	.word	0x240002cc
 800030c:	0801dae8 	.word	0x0801dae8

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	; 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9a8 	b.w	8000aa0 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9e08      	ldr	r6, [sp, #32]
 80007de:	460d      	mov	r5, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	460f      	mov	r7, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4694      	mov	ip, r2
 80007ec:	d965      	bls.n	80008ba <__udivmoddi4+0xe2>
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	b143      	cbz	r3, 8000806 <__udivmoddi4+0x2e>
 80007f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80007f8:	f1c3 0220 	rsb	r2, r3, #32
 80007fc:	409f      	lsls	r7, r3
 80007fe:	fa20 f202 	lsr.w	r2, r0, r2
 8000802:	4317      	orrs	r7, r2
 8000804:	409c      	lsls	r4, r3
 8000806:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800080a:	fa1f f58c 	uxth.w	r5, ip
 800080e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000812:	0c22      	lsrs	r2, r4, #16
 8000814:	fb0e 7711 	mls	r7, lr, r1, r7
 8000818:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800081c:	fb01 f005 	mul.w	r0, r1, r5
 8000820:	4290      	cmp	r0, r2
 8000822:	d90a      	bls.n	800083a <__udivmoddi4+0x62>
 8000824:	eb1c 0202 	adds.w	r2, ip, r2
 8000828:	f101 37ff 	add.w	r7, r1, #4294967295
 800082c:	f080 811c 	bcs.w	8000a68 <__udivmoddi4+0x290>
 8000830:	4290      	cmp	r0, r2
 8000832:	f240 8119 	bls.w	8000a68 <__udivmoddi4+0x290>
 8000836:	3902      	subs	r1, #2
 8000838:	4462      	add	r2, ip
 800083a:	1a12      	subs	r2, r2, r0
 800083c:	b2a4      	uxth	r4, r4
 800083e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000842:	fb0e 2210 	mls	r2, lr, r0, r2
 8000846:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800084a:	fb00 f505 	mul.w	r5, r0, r5
 800084e:	42a5      	cmp	r5, r4
 8000850:	d90a      	bls.n	8000868 <__udivmoddi4+0x90>
 8000852:	eb1c 0404 	adds.w	r4, ip, r4
 8000856:	f100 32ff 	add.w	r2, r0, #4294967295
 800085a:	f080 8107 	bcs.w	8000a6c <__udivmoddi4+0x294>
 800085e:	42a5      	cmp	r5, r4
 8000860:	f240 8104 	bls.w	8000a6c <__udivmoddi4+0x294>
 8000864:	4464      	add	r4, ip
 8000866:	3802      	subs	r0, #2
 8000868:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086c:	1b64      	subs	r4, r4, r5
 800086e:	2100      	movs	r1, #0
 8000870:	b11e      	cbz	r6, 800087a <__udivmoddi4+0xa2>
 8000872:	40dc      	lsrs	r4, r3
 8000874:	2300      	movs	r3, #0
 8000876:	e9c6 4300 	strd	r4, r3, [r6]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d908      	bls.n	8000894 <__udivmoddi4+0xbc>
 8000882:	2e00      	cmp	r6, #0
 8000884:	f000 80ed 	beq.w	8000a62 <__udivmoddi4+0x28a>
 8000888:	2100      	movs	r1, #0
 800088a:	e9c6 0500 	strd	r0, r5, [r6]
 800088e:	4608      	mov	r0, r1
 8000890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000894:	fab3 f183 	clz	r1, r3
 8000898:	2900      	cmp	r1, #0
 800089a:	d149      	bne.n	8000930 <__udivmoddi4+0x158>
 800089c:	42ab      	cmp	r3, r5
 800089e:	d302      	bcc.n	80008a6 <__udivmoddi4+0xce>
 80008a0:	4282      	cmp	r2, r0
 80008a2:	f200 80f8 	bhi.w	8000a96 <__udivmoddi4+0x2be>
 80008a6:	1a84      	subs	r4, r0, r2
 80008a8:	eb65 0203 	sbc.w	r2, r5, r3
 80008ac:	2001      	movs	r0, #1
 80008ae:	4617      	mov	r7, r2
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d0e2      	beq.n	800087a <__udivmoddi4+0xa2>
 80008b4:	e9c6 4700 	strd	r4, r7, [r6]
 80008b8:	e7df      	b.n	800087a <__udivmoddi4+0xa2>
 80008ba:	b902      	cbnz	r2, 80008be <__udivmoddi4+0xe6>
 80008bc:	deff      	udf	#255	; 0xff
 80008be:	fab2 f382 	clz	r3, r2
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	f040 8090 	bne.w	80009e8 <__udivmoddi4+0x210>
 80008c8:	1a8a      	subs	r2, r1, r2
 80008ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008ce:	fa1f fe8c 	uxth.w	lr, ip
 80008d2:	2101      	movs	r1, #1
 80008d4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008d8:	fb07 2015 	mls	r0, r7, r5, r2
 80008dc:	0c22      	lsrs	r2, r4, #16
 80008de:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80008e2:	fb0e f005 	mul.w	r0, lr, r5
 80008e6:	4290      	cmp	r0, r2
 80008e8:	d908      	bls.n	80008fc <__udivmoddi4+0x124>
 80008ea:	eb1c 0202 	adds.w	r2, ip, r2
 80008ee:	f105 38ff 	add.w	r8, r5, #4294967295
 80008f2:	d202      	bcs.n	80008fa <__udivmoddi4+0x122>
 80008f4:	4290      	cmp	r0, r2
 80008f6:	f200 80cb 	bhi.w	8000a90 <__udivmoddi4+0x2b8>
 80008fa:	4645      	mov	r5, r8
 80008fc:	1a12      	subs	r2, r2, r0
 80008fe:	b2a4      	uxth	r4, r4
 8000900:	fbb2 f0f7 	udiv	r0, r2, r7
 8000904:	fb07 2210 	mls	r2, r7, r0, r2
 8000908:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800090c:	fb0e fe00 	mul.w	lr, lr, r0
 8000910:	45a6      	cmp	lr, r4
 8000912:	d908      	bls.n	8000926 <__udivmoddi4+0x14e>
 8000914:	eb1c 0404 	adds.w	r4, ip, r4
 8000918:	f100 32ff 	add.w	r2, r0, #4294967295
 800091c:	d202      	bcs.n	8000924 <__udivmoddi4+0x14c>
 800091e:	45a6      	cmp	lr, r4
 8000920:	f200 80bb 	bhi.w	8000a9a <__udivmoddi4+0x2c2>
 8000924:	4610      	mov	r0, r2
 8000926:	eba4 040e 	sub.w	r4, r4, lr
 800092a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800092e:	e79f      	b.n	8000870 <__udivmoddi4+0x98>
 8000930:	f1c1 0720 	rsb	r7, r1, #32
 8000934:	408b      	lsls	r3, r1
 8000936:	fa22 fc07 	lsr.w	ip, r2, r7
 800093a:	ea4c 0c03 	orr.w	ip, ip, r3
 800093e:	fa05 f401 	lsl.w	r4, r5, r1
 8000942:	fa20 f307 	lsr.w	r3, r0, r7
 8000946:	40fd      	lsrs	r5, r7
 8000948:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800094c:	4323      	orrs	r3, r4
 800094e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000952:	fa1f fe8c 	uxth.w	lr, ip
 8000956:	fb09 5518 	mls	r5, r9, r8, r5
 800095a:	0c1c      	lsrs	r4, r3, #16
 800095c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000960:	fb08 f50e 	mul.w	r5, r8, lr
 8000964:	42a5      	cmp	r5, r4
 8000966:	fa02 f201 	lsl.w	r2, r2, r1
 800096a:	fa00 f001 	lsl.w	r0, r0, r1
 800096e:	d90b      	bls.n	8000988 <__udivmoddi4+0x1b0>
 8000970:	eb1c 0404 	adds.w	r4, ip, r4
 8000974:	f108 3aff 	add.w	sl, r8, #4294967295
 8000978:	f080 8088 	bcs.w	8000a8c <__udivmoddi4+0x2b4>
 800097c:	42a5      	cmp	r5, r4
 800097e:	f240 8085 	bls.w	8000a8c <__udivmoddi4+0x2b4>
 8000982:	f1a8 0802 	sub.w	r8, r8, #2
 8000986:	4464      	add	r4, ip
 8000988:	1b64      	subs	r4, r4, r5
 800098a:	b29d      	uxth	r5, r3
 800098c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000990:	fb09 4413 	mls	r4, r9, r3, r4
 8000994:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000998:	fb03 fe0e 	mul.w	lr, r3, lr
 800099c:	45a6      	cmp	lr, r4
 800099e:	d908      	bls.n	80009b2 <__udivmoddi4+0x1da>
 80009a0:	eb1c 0404 	adds.w	r4, ip, r4
 80009a4:	f103 35ff 	add.w	r5, r3, #4294967295
 80009a8:	d26c      	bcs.n	8000a84 <__udivmoddi4+0x2ac>
 80009aa:	45a6      	cmp	lr, r4
 80009ac:	d96a      	bls.n	8000a84 <__udivmoddi4+0x2ac>
 80009ae:	3b02      	subs	r3, #2
 80009b0:	4464      	add	r4, ip
 80009b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009b6:	fba3 9502 	umull	r9, r5, r3, r2
 80009ba:	eba4 040e 	sub.w	r4, r4, lr
 80009be:	42ac      	cmp	r4, r5
 80009c0:	46c8      	mov	r8, r9
 80009c2:	46ae      	mov	lr, r5
 80009c4:	d356      	bcc.n	8000a74 <__udivmoddi4+0x29c>
 80009c6:	d053      	beq.n	8000a70 <__udivmoddi4+0x298>
 80009c8:	b156      	cbz	r6, 80009e0 <__udivmoddi4+0x208>
 80009ca:	ebb0 0208 	subs.w	r2, r0, r8
 80009ce:	eb64 040e 	sbc.w	r4, r4, lr
 80009d2:	fa04 f707 	lsl.w	r7, r4, r7
 80009d6:	40ca      	lsrs	r2, r1
 80009d8:	40cc      	lsrs	r4, r1
 80009da:	4317      	orrs	r7, r2
 80009dc:	e9c6 7400 	strd	r7, r4, [r6]
 80009e0:	4618      	mov	r0, r3
 80009e2:	2100      	movs	r1, #0
 80009e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009e8:	f1c3 0120 	rsb	r1, r3, #32
 80009ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80009f0:	fa20 f201 	lsr.w	r2, r0, r1
 80009f4:	fa25 f101 	lsr.w	r1, r5, r1
 80009f8:	409d      	lsls	r5, r3
 80009fa:	432a      	orrs	r2, r5
 80009fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a00:	fa1f fe8c 	uxth.w	lr, ip
 8000a04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a08:	fb07 1510 	mls	r5, r7, r0, r1
 8000a0c:	0c11      	lsrs	r1, r2, #16
 8000a0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a12:	fb00 f50e 	mul.w	r5, r0, lr
 8000a16:	428d      	cmp	r5, r1
 8000a18:	fa04 f403 	lsl.w	r4, r4, r3
 8000a1c:	d908      	bls.n	8000a30 <__udivmoddi4+0x258>
 8000a1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a26:	d22f      	bcs.n	8000a88 <__udivmoddi4+0x2b0>
 8000a28:	428d      	cmp	r5, r1
 8000a2a:	d92d      	bls.n	8000a88 <__udivmoddi4+0x2b0>
 8000a2c:	3802      	subs	r0, #2
 8000a2e:	4461      	add	r1, ip
 8000a30:	1b49      	subs	r1, r1, r5
 8000a32:	b292      	uxth	r2, r2
 8000a34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a38:	fb07 1115 	mls	r1, r7, r5, r1
 8000a3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a40:	fb05 f10e 	mul.w	r1, r5, lr
 8000a44:	4291      	cmp	r1, r2
 8000a46:	d908      	bls.n	8000a5a <__udivmoddi4+0x282>
 8000a48:	eb1c 0202 	adds.w	r2, ip, r2
 8000a4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a50:	d216      	bcs.n	8000a80 <__udivmoddi4+0x2a8>
 8000a52:	4291      	cmp	r1, r2
 8000a54:	d914      	bls.n	8000a80 <__udivmoddi4+0x2a8>
 8000a56:	3d02      	subs	r5, #2
 8000a58:	4462      	add	r2, ip
 8000a5a:	1a52      	subs	r2, r2, r1
 8000a5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a60:	e738      	b.n	80008d4 <__udivmoddi4+0xfc>
 8000a62:	4631      	mov	r1, r6
 8000a64:	4630      	mov	r0, r6
 8000a66:	e708      	b.n	800087a <__udivmoddi4+0xa2>
 8000a68:	4639      	mov	r1, r7
 8000a6a:	e6e6      	b.n	800083a <__udivmoddi4+0x62>
 8000a6c:	4610      	mov	r0, r2
 8000a6e:	e6fb      	b.n	8000868 <__udivmoddi4+0x90>
 8000a70:	4548      	cmp	r0, r9
 8000a72:	d2a9      	bcs.n	80009c8 <__udivmoddi4+0x1f0>
 8000a74:	ebb9 0802 	subs.w	r8, r9, r2
 8000a78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	e7a3      	b.n	80009c8 <__udivmoddi4+0x1f0>
 8000a80:	4645      	mov	r5, r8
 8000a82:	e7ea      	b.n	8000a5a <__udivmoddi4+0x282>
 8000a84:	462b      	mov	r3, r5
 8000a86:	e794      	b.n	80009b2 <__udivmoddi4+0x1da>
 8000a88:	4640      	mov	r0, r8
 8000a8a:	e7d1      	b.n	8000a30 <__udivmoddi4+0x258>
 8000a8c:	46d0      	mov	r8, sl
 8000a8e:	e77b      	b.n	8000988 <__udivmoddi4+0x1b0>
 8000a90:	3d02      	subs	r5, #2
 8000a92:	4462      	add	r2, ip
 8000a94:	e732      	b.n	80008fc <__udivmoddi4+0x124>
 8000a96:	4608      	mov	r0, r1
 8000a98:	e70a      	b.n	80008b0 <__udivmoddi4+0xd8>
 8000a9a:	4464      	add	r4, ip
 8000a9c:	3802      	subs	r0, #2
 8000a9e:	e742      	b.n	8000926 <__udivmoddi4+0x14e>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <setServo>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;

void setServo(int servoNum, float angle) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal = (int) (3000 + (4000 * (angle / 100)));
 8000ab0:	ed97 7a00 	vldr	s14, [r7]
 8000ab4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000b24 <setServo+0x80>
 8000ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000abc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000b28 <setServo+0x84>
 8000ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ac4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000b2c <setServo+0x88>
 8000ac8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000acc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ad0:	ee17 3a90 	vmov	r3, s15
 8000ad4:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	2b03      	cmp	r3, #3
 8000adc:	d81a      	bhi.n	8000b14 <setServo+0x70>
 8000ade:	a201      	add	r2, pc, #4	; (adr r2, 8000ae4 <setServo+0x40>)
 8000ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae4:	08000af5 	.word	0x08000af5
 8000ae8:	08000afd 	.word	0x08000afd
 8000aec:	08000b05 	.word	0x08000b05
 8000af0:	08000b0d 	.word	0x08000b0d
	case 1:
		TIM4->CCR4 = timerVal;
 8000af4:	4a0e      	ldr	r2, [pc, #56]	; (8000b30 <setServo+0x8c>)
 8000af6:	89fb      	ldrh	r3, [r7, #14]
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8000afa:	e00c      	b.n	8000b16 <setServo+0x72>
	case 2:
		TIM4->CCR3 = timerVal;
 8000afc:	4a0c      	ldr	r2, [pc, #48]	; (8000b30 <setServo+0x8c>)
 8000afe:	89fb      	ldrh	r3, [r7, #14]
 8000b00:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8000b02:	e008      	b.n	8000b16 <setServo+0x72>
	case 3:
		TIM4->CCR2 = timerVal;
 8000b04:	4a0a      	ldr	r2, [pc, #40]	; (8000b30 <setServo+0x8c>)
 8000b06:	89fb      	ldrh	r3, [r7, #14]
 8000b08:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8000b0a:	e004      	b.n	8000b16 <setServo+0x72>
	case 4:
		TIM4->CCR1 = timerVal;
 8000b0c:	4a08      	ldr	r2, [pc, #32]	; (8000b30 <setServo+0x8c>)
 8000b0e:	89fb      	ldrh	r3, [r7, #14]
 8000b10:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8000b12:	e000      	b.n	8000b16 <setServo+0x72>

	default:
		break;
 8000b14:	bf00      	nop
	}
}
 8000b16:	bf00      	nop
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	42c80000 	.word	0x42c80000
 8000b28:	457a0000 	.word	0x457a0000
 8000b2c:	453b8000 	.word	0x453b8000
 8000b30:	40000800 	.word	0x40000800

08000b34 <setLEDs>:

void setLEDs(void) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08e      	sub	sp, #56	; 0x38
 8000b38:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34
 8000b3e:	e181      	b.n	8000e44 <setLEDs+0x310>
			i++) {
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 8000b40:	4aa1      	ldr	r2, [pc, #644]	; (8000dc8 <setLEDs+0x294>)
 8000b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b48:	2b03      	cmp	r3, #3
 8000b4a:	f200 8177 	bhi.w	8000e3c <setLEDs+0x308>
 8000b4e:	a201      	add	r2, pc, #4	; (adr r2, 8000b54 <setLEDs+0x20>)
 8000b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b54:	08000b65 	.word	0x08000b65
 8000b58:	08000c15 	.word	0x08000c15
 8000b5c:	08000cc5 	.word	0x08000cc5
 8000b60:	08000d75 	.word	0x08000d75
		case 0:
			for (int j = 0; j < 3; j++) {
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	; 0x30
 8000b68:	e042      	b.n	8000bf0 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b6e:	e039      	b.n	8000be4 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b70:	4996      	ldr	r1, [pc, #600]	; (8000dcc <setLEDs+0x298>)
 8000b72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b74:	4613      	mov	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	4413      	add	r3, r2
 8000b7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000b7c:	4413      	add	r3, r2
 8000b7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b82:	2180      	movs	r1, #128	; 0x80
 8000b84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b86:	fa41 f202 	asr.w	r2, r1, r2
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d013      	beq.n	8000bb8 <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b92:	00da      	lsls	r2, r3, #3
 8000b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b96:	18d1      	adds	r1, r2, r3
 8000b98:	4a8b      	ldr	r2, [pc, #556]	; (8000dc8 <setLEDs+0x294>)
 8000b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b9c:	00db      	lsls	r3, r3, #3
 8000b9e:	4413      	add	r3, r2
 8000ba0:	685a      	ldr	r2, [r3, #4]
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	4413      	add	r3, r2
 8000ba8:	00db      	lsls	r3, r3, #3
 8000baa:	440b      	add	r3, r1
								+ 8] = 60;
 8000bac:	3308      	adds	r3, #8
 8000bae:	4a88      	ldr	r2, [pc, #544]	; (8000dd0 <setLEDs+0x29c>)
 8000bb0:	213c      	movs	r1, #60	; 0x3c
 8000bb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000bb6:	e012      	b.n	8000bde <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bba:	00da      	lsls	r2, r3, #3
 8000bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bbe:	18d1      	adds	r1, r2, r3
 8000bc0:	4a81      	ldr	r2, [pc, #516]	; (8000dc8 <setLEDs+0x294>)
 8000bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	4413      	add	r3, r2
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	4613      	mov	r3, r2
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	4413      	add	r3, r2
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	440b      	add	r3, r1
								+ 8] = 30;
 8000bd4:	3308      	adds	r3, #8
 8000bd6:	4a7e      	ldr	r2, [pc, #504]	; (8000dd0 <setLEDs+0x29c>)
 8000bd8:	211e      	movs	r1, #30
 8000bda:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000be0:	3301      	adds	r3, #1
 8000be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000be6:	2b07      	cmp	r3, #7
 8000be8:	ddc2      	ble.n	8000b70 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bec:	3301      	adds	r3, #1
 8000bee:	633b      	str	r3, [r7, #48]	; 0x30
 8000bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	ddb9      	ble.n	8000b6a <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000bf6:	2380      	movs	r3, #128	; 0x80
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000bfa:	e007      	b.n	8000c0c <setLEDs+0xd8>
					i++) {
				LED_PWM_Data_0[i] = 0;
 8000bfc:	4a74      	ldr	r2, [pc, #464]	; (8000dd0 <setLEDs+0x29c>)
 8000bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c00:	2100      	movs	r1, #0
 8000c02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c08:	3301      	adds	r3, #1
 8000c0a:	62bb      	str	r3, [r7, #40]	; 0x28
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c0e:	2bb1      	cmp	r3, #177	; 0xb1
 8000c10:	ddf4      	ble.n	8000bfc <setLEDs+0xc8>
			}
			break;
 8000c12:	e114      	b.n	8000e3e <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000c14:	2300      	movs	r3, #0
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
 8000c18:	e042      	b.n	8000ca0 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
 8000c1e:	e039      	b.n	8000c94 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000c20:	496a      	ldr	r1, [pc, #424]	; (8000dcc <setLEDs+0x298>)
 8000c22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c24:	4613      	mov	r3, r2
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	4413      	add	r3, r2
 8000c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c2c:	4413      	add	r3, r2
 8000c2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	6a3a      	ldr	r2, [r7, #32]
 8000c36:	fa41 f202 	asr.w	r2, r1, r2
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d013      	beq.n	8000c68 <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c42:	00da      	lsls	r2, r3, #3
 8000c44:	6a3b      	ldr	r3, [r7, #32]
 8000c46:	18d1      	adds	r1, r2, r3
 8000c48:	4a5f      	ldr	r2, [pc, #380]	; (8000dc8 <setLEDs+0x294>)
 8000c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	4413      	add	r3, r2
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	440b      	add	r3, r1
								+ 8] = 60;
 8000c5c:	3308      	adds	r3, #8
 8000c5e:	4a5d      	ldr	r2, [pc, #372]	; (8000dd4 <setLEDs+0x2a0>)
 8000c60:	213c      	movs	r1, #60	; 0x3c
 8000c62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c66:	e012      	b.n	8000c8e <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6a:	00da      	lsls	r2, r3, #3
 8000c6c:	6a3b      	ldr	r3, [r7, #32]
 8000c6e:	18d1      	adds	r1, r2, r3
 8000c70:	4a55      	ldr	r2, [pc, #340]	; (8000dc8 <setLEDs+0x294>)
 8000c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	4413      	add	r3, r2
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	4413      	add	r3, r2
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	440b      	add	r3, r1
								+ 8] = 30;
 8000c84:	3308      	adds	r3, #8
 8000c86:	4a53      	ldr	r2, [pc, #332]	; (8000dd4 <setLEDs+0x2a0>)
 8000c88:	211e      	movs	r1, #30
 8000c8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000c8e:	6a3b      	ldr	r3, [r7, #32]
 8000c90:	3301      	adds	r3, #1
 8000c92:	623b      	str	r3, [r7, #32]
 8000c94:	6a3b      	ldr	r3, [r7, #32]
 8000c96:	2b07      	cmp	r3, #7
 8000c98:	ddc2      	ble.n	8000c20 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8000ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	ddb9      	ble.n	8000c1a <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	e007      	b.n	8000cbc <setLEDs+0x188>
					i++) {
				LED_PWM_Data_1[i] = 0;
 8000cac:	4a49      	ldr	r2, [pc, #292]	; (8000dd4 <setLEDs+0x2a0>)
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	2bb1      	cmp	r3, #177	; 0xb1
 8000cc0:	ddf4      	ble.n	8000cac <setLEDs+0x178>
			}
			break;
 8000cc2:	e0bc      	b.n	8000e3e <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61bb      	str	r3, [r7, #24]
 8000cc8:	e042      	b.n	8000d50 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	e039      	b.n	8000d44 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000cd0:	493e      	ldr	r1, [pc, #248]	; (8000dcc <setLEDs+0x298>)
 8000cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	4413      	add	r3, r2
 8000cda:	69ba      	ldr	r2, [r7, #24]
 8000cdc:	4413      	add	r3, r2
 8000cde:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ce2:	2180      	movs	r1, #128	; 0x80
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	fa41 f202 	asr.w	r2, r1, r2
 8000cea:	4013      	ands	r3, r2
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d013      	beq.n	8000d18 <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	00da      	lsls	r2, r3, #3
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	18d1      	adds	r1, r2, r3
 8000cf8:	4a33      	ldr	r2, [pc, #204]	; (8000dc8 <setLEDs+0x294>)
 8000cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	4413      	add	r3, r2
 8000d00:	685a      	ldr	r2, [r3, #4]
 8000d02:	4613      	mov	r3, r2
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	4413      	add	r3, r2
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	440b      	add	r3, r1
								+ 8] = 60;
 8000d0c:	3308      	adds	r3, #8
 8000d0e:	4a32      	ldr	r2, [pc, #200]	; (8000dd8 <setLEDs+0x2a4>)
 8000d10:	213c      	movs	r1, #60	; 0x3c
 8000d12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000d16:	e012      	b.n	8000d3e <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	00da      	lsls	r2, r3, #3
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	18d1      	adds	r1, r2, r3
 8000d20:	4a29      	ldr	r2, [pc, #164]	; (8000dc8 <setLEDs+0x294>)
 8000d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d24:	00db      	lsls	r3, r3, #3
 8000d26:	4413      	add	r3, r2
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	4413      	add	r3, r2
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	440b      	add	r3, r1
								+ 8] = 30;
 8000d34:	3308      	adds	r3, #8
 8000d36:	4a28      	ldr	r2, [pc, #160]	; (8000dd8 <setLEDs+0x2a4>)
 8000d38:	211e      	movs	r1, #30
 8000d3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000d3e:	697b      	ldr	r3, [r7, #20]
 8000d40:	3301      	adds	r3, #1
 8000d42:	617b      	str	r3, [r7, #20]
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	2b07      	cmp	r3, #7
 8000d48:	ddc2      	ble.n	8000cd0 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	61bb      	str	r3, [r7, #24]
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	ddb9      	ble.n	8000cca <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d56:	2338      	movs	r3, #56	; 0x38
 8000d58:	613b      	str	r3, [r7, #16]
 8000d5a:	e007      	b.n	8000d6c <setLEDs+0x238>
					i++) {
				LED_PWM_Data_2[i] = 0;
 8000d5c:	4a1e      	ldr	r2, [pc, #120]	; (8000dd8 <setLEDs+0x2a4>)
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	2100      	movs	r1, #0
 8000d62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	613b      	str	r3, [r7, #16]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	2b69      	cmp	r3, #105	; 0x69
 8000d70:	ddf4      	ble.n	8000d5c <setLEDs+0x228>
			}
			break;
 8000d72:	e064      	b.n	8000e3e <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000d74:	2300      	movs	r3, #0
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	e04e      	b.n	8000e18 <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60bb      	str	r3, [r7, #8]
 8000d7e:	e045      	b.n	8000e0c <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000d80:	4912      	ldr	r1, [pc, #72]	; (8000dcc <setLEDs+0x298>)
 8000d82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000d84:	4613      	mov	r3, r2
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	4413      	add	r3, r2
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d92:	2180      	movs	r1, #128	; 0x80
 8000d94:	68ba      	ldr	r2, [r7, #8]
 8000d96:	fa41 f202 	asr.w	r2, r1, r2
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d01f      	beq.n	8000de0 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	00da      	lsls	r2, r3, #3
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	18d1      	adds	r1, r2, r3
 8000da8:	4a07      	ldr	r2, [pc, #28]	; (8000dc8 <setLEDs+0x294>)
 8000daa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	4413      	add	r3, r2
 8000db0:	685a      	ldr	r2, [r3, #4]
 8000db2:	4613      	mov	r3, r2
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	4413      	add	r3, r2
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	440b      	add	r3, r1
								+ 8] = 60;
 8000dbc:	3308      	adds	r3, #8
 8000dbe:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <setLEDs+0x2a8>)
 8000dc0:	213c      	movs	r1, #60	; 0x3c
 8000dc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000dc6:	e01e      	b.n	8000e06 <setLEDs+0x2d2>
 8000dc8:	0801dc04 	.word	0x0801dc04
 8000dcc:	24000bc4 	.word	0x24000bc4
 8000dd0:	240002e4 	.word	0x240002e4
 8000dd4:	240005ac 	.word	0x240005ac
 8000dd8:	24000874 	.word	0x24000874
 8000ddc:	24000a1c 	.word	0x24000a1c
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	00da      	lsls	r2, r3, #3
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	18d1      	adds	r1, r2, r3
 8000de8:	4a26      	ldr	r2, [pc, #152]	; (8000e84 <setLEDs+0x350>)
 8000dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	4413      	add	r3, r2
 8000df0:	685a      	ldr	r2, [r3, #4]
 8000df2:	4613      	mov	r3, r2
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	4413      	add	r3, r2
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	440b      	add	r3, r1
								+ 8] = 30;
 8000dfc:	3308      	adds	r3, #8
 8000dfe:	4a22      	ldr	r2, [pc, #136]	; (8000e88 <setLEDs+0x354>)
 8000e00:	211e      	movs	r1, #30
 8000e02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	2b07      	cmp	r3, #7
 8000e10:	ddb6      	ble.n	8000d80 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	3301      	adds	r3, #1
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	ddad      	ble.n	8000d7a <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e1e:	2338      	movs	r3, #56	; 0x38
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	e007      	b.n	8000e34 <setLEDs+0x300>
					i++) {
				LED_PWM_Data_3[i] = 0;
 8000e24:	4a18      	ldr	r2, [pc, #96]	; (8000e88 <setLEDs+0x354>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	3301      	adds	r3, #1
 8000e32:	607b      	str	r3, [r7, #4]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b69      	cmp	r3, #105	; 0x69
 8000e38:	ddf4      	ble.n	8000e24 <setLEDs+0x2f0>
			}
			break;
 8000e3a:	e000      	b.n	8000e3e <setLEDs+0x30a>
		default:
			break;
 8000e3c:	bf00      	nop
			i++) {
 8000e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e40:	3301      	adds	r3, #1
 8000e42:	637b      	str	r3, [r7, #52]	; 0x34
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e46:	2b0d      	cmp	r3, #13
 8000e48:	f77f ae7a 	ble.w	8000b40 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0,
 8000e4c:	23b2      	movs	r3, #178	; 0xb2
 8000e4e:	4a0f      	ldr	r2, [pc, #60]	; (8000e8c <setLEDs+0x358>)
 8000e50:	210c      	movs	r1, #12
 8000e52:	480f      	ldr	r0, [pc, #60]	; (8000e90 <setLEDs+0x35c>)
 8000e54:	f00e fa10 	bl	800f278 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1,
 8000e58:	23b2      	movs	r3, #178	; 0xb2
 8000e5a:	4a0e      	ldr	r2, [pc, #56]	; (8000e94 <setLEDs+0x360>)
 8000e5c:	2108      	movs	r1, #8
 8000e5e:	480e      	ldr	r0, [pc, #56]	; (8000e98 <setLEDs+0x364>)
 8000e60:	f00e fa0a 	bl	800f278 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2,
 8000e64:	236a      	movs	r3, #106	; 0x6a
 8000e66:	4a0d      	ldr	r2, [pc, #52]	; (8000e9c <setLEDs+0x368>)
 8000e68:	2104      	movs	r1, #4
 8000e6a:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <setLEDs+0x36c>)
 8000e6c:	f00e fa04 	bl	800f278 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3,
 8000e70:	236a      	movs	r3, #106	; 0x6a
 8000e72:	4a05      	ldr	r2, [pc, #20]	; (8000e88 <setLEDs+0x354>)
 8000e74:	2100      	movs	r1, #0
 8000e76:	480a      	ldr	r0, [pc, #40]	; (8000ea0 <setLEDs+0x36c>)
 8000e78:	f00e f9fe 	bl	800f278 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3

}
 8000e7c:	bf00      	nop
 8000e7e:	3738      	adds	r7, #56	; 0x38
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	0801dc04 	.word	0x0801dc04
 8000e88:	24000a1c 	.word	0x24000a1c
 8000e8c:	240002e4 	.word	0x240002e4
 8000e90:	24001228 	.word	0x24001228
 8000e94:	240005ac 	.word	0x240005ac
 8000e98:	24001144 	.word	0x24001144
 8000e9c:	24000874 	.word	0x24000874
 8000ea0:	24001190 	.word	0x24001190

08000ea4 <LoRA_Read_Register>:
	} else {
		return normalized - LENGTH * 2 / 3;
	}
}

uint8_t LoRA_Read_Register(uint8_t addr) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eb4:	480d      	ldr	r0, [pc, #52]	; (8000eec <LoRA_Read_Register+0x48>)
 8000eb6:	f006 fe03 	bl	8007ac0 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000eba:	1df9      	adds	r1, r7, #7
 8000ebc:	2364      	movs	r3, #100	; 0x64
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	480b      	ldr	r0, [pc, #44]	; (8000ef0 <LoRA_Read_Register+0x4c>)
 8000ec2:	f00d fb99 	bl	800e5f8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000ec6:	f107 010f 	add.w	r1, r7, #15
 8000eca:	2364      	movs	r3, #100	; 0x64
 8000ecc:	2201      	movs	r2, #1
 8000ece:	4808      	ldr	r0, [pc, #32]	; (8000ef0 <LoRA_Read_Register+0x4c>)
 8000ed0:	f00d fd8e 	bl	800e9f0 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eda:	4804      	ldr	r0, [pc, #16]	; (8000eec <LoRA_Read_Register+0x48>)
 8000edc:	f006 fdf0 	bl	8007ac0 <HAL_GPIO_WritePin>

	return reg_value;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	58020000 	.word	0x58020000
 8000ef0:	240010bc 	.word	0x240010bc

08000ef4 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	460a      	mov	r2, r1
 8000efe:	71fb      	strb	r3, [r7, #7]
 8000f00:	4613      	mov	r3, r2
 8000f02:	71bb      	strb	r3, [r7, #6]
	addr |= (1 << 7);
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f14:	480c      	ldr	r0, [pc, #48]	; (8000f48 <LoRA_Write_Register+0x54>)
 8000f16:	f006 fdd3 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000f1a:	1df9      	adds	r1, r7, #7
 8000f1c:	2364      	movs	r3, #100	; 0x64
 8000f1e:	2201      	movs	r2, #1
 8000f20:	480a      	ldr	r0, [pc, #40]	; (8000f4c <LoRA_Write_Register+0x58>)
 8000f22:	f00d fb69 	bl	800e5f8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000f26:	1db9      	adds	r1, r7, #6
 8000f28:	2364      	movs	r3, #100	; 0x64
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4807      	ldr	r0, [pc, #28]	; (8000f4c <LoRA_Write_Register+0x58>)
 8000f2e:	f00d fb63 	bl	800e5f8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f32:	2201      	movs	r2, #1
 8000f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f38:	4803      	ldr	r0, [pc, #12]	; (8000f48 <LoRA_Write_Register+0x54>)
 8000f3a:	f006 fdc1 	bl	8007ac0 <HAL_GPIO_WritePin>

}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	58020000 	.word	0x58020000
 8000f4c:	240010bc 	.word	0x240010bc

08000f50 <LoRA_sleep>:

void LoRA_sleep(void) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000f54:	2180      	movs	r1, #128	; 0x80
 8000f56:	2001      	movs	r0, #1
 8000f58:	f7ff ffcc 	bl	8000ef4 <LoRA_Write_Register>
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency) {
 8000f60:	b5b0      	push	{r4, r5, r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t) frequency << 19) / 32000000;
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	17c8      	asrs	r0, r1, #31
 8000f6c:	460a      	mov	r2, r1
 8000f6e:	4603      	mov	r3, r0
 8000f70:	1355      	asrs	r5, r2, #13
 8000f72:	04d4      	lsls	r4, r2, #19
 8000f74:	4a18      	ldr	r2, [pc, #96]	; (8000fd8 <LoRA_set_frequency+0x78>)
 8000f76:	f04f 0300 	mov.w	r3, #0
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	4629      	mov	r1, r5
 8000f7e:	f7ff fbdb 	bl	8000738 <__aeabi_uldivmod>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t) (frf >> 16));
 8000f8a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	f04f 0300 	mov.w	r3, #0
 8000f96:	0c02      	lsrs	r2, r0, #16
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	0c0b      	lsrs	r3, r1, #16
 8000f9e:	b2d3      	uxtb	r3, r2
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	2006      	movs	r0, #6
 8000fa4:	f7ff ffa6 	bl	8000ef4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t) (frf >> 8));
 8000fa8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fac:	f04f 0200 	mov.w	r2, #0
 8000fb0:	f04f 0300 	mov.w	r3, #0
 8000fb4:	0a02      	lsrs	r2, r0, #8
 8000fb6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000fba:	0a0b      	lsrs	r3, r1, #8
 8000fbc:	b2d3      	uxtb	r3, r2
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	2007      	movs	r0, #7
 8000fc2:	f7ff ff97 	bl	8000ef4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t) (frf >> 0));
 8000fc6:	7a3b      	ldrb	r3, [r7, #8]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	2008      	movs	r0, #8
 8000fcc:	f7ff ff92 	bl	8000ef4 <LoRA_Write_Register>
}
 8000fd0:	bf00      	nop
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bdb0      	pop	{r4, r5, r7, pc}
 8000fd8:	01e84800 	.word	0x01e84800

08000fdc <LoRA_idle>:

void LoRA_idle() {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000fe0:	2181      	movs	r1, #129	; 0x81
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	f7ff ff86 	bl	8000ef4 <LoRA_Write_Register>
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
	uint8_t ocpTrim = 27;
 8000ff6:	231b      	movs	r3, #27
 8000ff8:	73fb      	strb	r3, [r7, #15]

	if (mA <= 120) {
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b78      	cmp	r3, #120	; 0x78
 8000ffe:	d809      	bhi.n	8001014 <LoRA_setOCP+0x28>
		ocpTrim = (mA - 45) / 5;
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	3b2d      	subs	r3, #45	; 0x2d
 8001004:	4a11      	ldr	r2, [pc, #68]	; (800104c <LoRA_setOCP+0x60>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	1052      	asrs	r2, r2, #1
 800100c:	17db      	asrs	r3, r3, #31
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e00b      	b.n	800102c <LoRA_setOCP+0x40>
	} else if (mA <= 240) {
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	2bf0      	cmp	r3, #240	; 0xf0
 8001018:	d808      	bhi.n	800102c <LoRA_setOCP+0x40>
		ocpTrim = (mA + 30) / 10;
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	331e      	adds	r3, #30
 800101e:	4a0b      	ldr	r2, [pc, #44]	; (800104c <LoRA_setOCP+0x60>)
 8001020:	fb82 1203 	smull	r1, r2, r2, r3
 8001024:	1092      	asrs	r2, r2, #2
 8001026:	17db      	asrs	r3, r3, #31
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	73fb      	strb	r3, [r7, #15]
	}

	LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	f003 031f 	and.w	r3, r3, #31
 8001032:	b2db      	uxtb	r3, r3
 8001034:	f043 0320 	orr.w	r3, r3, #32
 8001038:	b2db      	uxtb	r3, r3
 800103a:	4619      	mov	r1, r3
 800103c:	200b      	movs	r0, #11
 800103e:	f7ff ff59 	bl	8000ef4 <LoRA_Write_Register>
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	66666667 	.word	0x66666667

08001050 <LoRA_setTxPower>:

void LoRA_setTxPower(int level) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	// PA BOOST
	if (level > 17) {
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b11      	cmp	r3, #17
 800105c:	dd0f      	ble.n	800107e <LoRA_setTxPower+0x2e>
		if (level > 20) {
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b14      	cmp	r3, #20
 8001062:	dd01      	ble.n	8001068 <LoRA_setTxPower+0x18>
			level = 20;
 8001064:	2314      	movs	r3, #20
 8001066:	607b      	str	r3, [r7, #4]
		}

		// subtract 3 from level, so 18 - 20 maps to 15 - 17
		level -= 3;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b03      	subs	r3, #3
 800106c:	607b      	str	r3, [r7, #4]

		// High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
		LoRA_Write_Register(REG_PA_DAC, 0x87);
 800106e:	2187      	movs	r1, #135	; 0x87
 8001070:	204d      	movs	r0, #77	; 0x4d
 8001072:	f7ff ff3f 	bl	8000ef4 <LoRA_Write_Register>
		LoRA_setOCP(140);
 8001076:	208c      	movs	r0, #140	; 0x8c
 8001078:	f7ff ffb8 	bl	8000fec <LoRA_setOCP>
 800107c:	e00b      	b.n	8001096 <LoRA_setTxPower+0x46>
	} else {
		if (level < 2) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b01      	cmp	r3, #1
 8001082:	dc01      	bgt.n	8001088 <LoRA_setTxPower+0x38>
			level = 2;
 8001084:	2302      	movs	r3, #2
 8001086:	607b      	str	r3, [r7, #4]
		}
		//Default value PA_HF/LF or +17dBm
		LoRA_Write_Register(REG_PA_DAC, 0x84);
 8001088:	2184      	movs	r1, #132	; 0x84
 800108a:	204d      	movs	r0, #77	; 0x4d
 800108c:	f7ff ff32 	bl	8000ef4 <LoRA_Write_Register>
		LoRA_setOCP(100);
 8001090:	2064      	movs	r0, #100	; 0x64
 8001092:	f7ff ffab 	bl	8000fec <LoRA_setOCP>
	}

	LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	3b02      	subs	r3, #2
 800109c:	b2db      	uxtb	r3, r3
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	4619      	mov	r1, r3
 80010aa:	2009      	movs	r0, #9
 80010ac:	f7ff ff22 	bl	8000ef4 <LoRA_Write_Register>
}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
			LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 80010bc:	201d      	movs	r0, #29
 80010be:	f7ff fef1 	bl	8000ea4 <LoRA_Read_Register>
 80010c2:	4603      	mov	r3, r0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
 80010c4:	f023 0301 	bic.w	r3, r3, #1
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	4619      	mov	r1, r3
 80010cc:	201d      	movs	r0, #29
 80010ce:	f7ff ff11 	bl	8000ef4 <LoRA_Write_Register>
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <LoRA_begin>:

void LoRA_begin(long frequency) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2101      	movs	r1, #1
 80010e4:	4818      	ldr	r0, [pc, #96]	; (8001148 <LoRA_begin+0x70>)
 80010e6:	f006 fceb 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 80010ea:	2201      	movs	r2, #1
 80010ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010f0:	4816      	ldr	r0, [pc, #88]	; (800114c <LoRA_begin+0x74>)
 80010f2:	f006 fce5 	bl	8007ac0 <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 80010f6:	2042      	movs	r0, #66	; 0x42
 80010f8:	f7ff fed4 	bl	8000ea4 <LoRA_Read_Register>
 80010fc:	4603      	mov	r3, r0
 80010fe:	73fb      	strb	r3, [r7, #15]

	LoRA_sleep();
 8001100:	f7ff ff26 	bl	8000f50 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8001104:	4812      	ldr	r0, [pc, #72]	; (8001150 <LoRA_begin+0x78>)
 8001106:	f7ff ff2b 	bl	8000f60 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 800110a:	2100      	movs	r1, #0
 800110c:	200f      	movs	r0, #15
 800110e:	f7ff fef1 	bl	8000ef4 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8001112:	2100      	movs	r1, #0
 8001114:	200e      	movs	r0, #14
 8001116:	f7ff feed 	bl	8000ef4 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 800111a:	200c      	movs	r0, #12
 800111c:	f7ff fec2 	bl	8000ea4 <LoRA_Read_Register>
 8001120:	4603      	mov	r3, r0
 8001122:	f043 0303 	orr.w	r3, r3, #3
 8001126:	b2db      	uxtb	r3, r3
 8001128:	4619      	mov	r1, r3
 800112a:	200c      	movs	r0, #12
 800112c:	f7ff fee2 	bl	8000ef4 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8001130:	2104      	movs	r1, #4
 8001132:	2026      	movs	r0, #38	; 0x26
 8001134:	f7ff fede 	bl	8000ef4 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8001138:	2011      	movs	r0, #17
 800113a:	f7ff ff89 	bl	8001050 <LoRA_setTxPower>

}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	58020c00 	.word	0x58020c00
 800114c:	58020000 	.word	0x58020000
 8001150:	33bca100 	.word	0x33bca100

08001154 <LoRA_parsePacket>:

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
	}
}

int LoRA_parsePacket() {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800115e:	2012      	movs	r0, #18
 8001160:	f7ff fea0 	bl	8000ea4 <LoRA_Read_Register>
 8001164:	4603      	mov	r3, r0
 8001166:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001168:	f7ff ffa6 	bl	80010b8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	4619      	mov	r1, r3
 8001172:	2012      	movs	r0, #18
 8001174:	f7ff febe 	bl	8000ef4 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800117e:	2b00      	cmp	r3, #0
 8001180:	d014      	beq.n	80011ac <LoRA_parsePacket+0x58>
			&& (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	f003 0320 	and.w	r3, r3, #32
 8001188:	2b00      	cmp	r3, #0
 800118a:	d10f      	bne.n	80011ac <LoRA_parsePacket+0x58>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 800118c:	2013      	movs	r0, #19
 800118e:	f7ff fe89 	bl	8000ea4 <LoRA_Read_Register>
 8001192:	4603      	mov	r3, r0
 8001194:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR,
 8001196:	2010      	movs	r0, #16
 8001198:	f7ff fe84 	bl	8000ea4 <LoRA_Read_Register>
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	200d      	movs	r0, #13
 80011a2:	f7ff fea7 	bl	8000ef4 <LoRA_Write_Register>
				LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
		LoRA_idle();
 80011a6:	f7ff ff19 	bl	8000fdc <LoRA_idle>
 80011aa:	e00d      	b.n	80011c8 <LoRA_parsePacket+0x74>
	} else if (LoRA_Read_Register(REG_OP_MODE)
 80011ac:	2001      	movs	r0, #1
 80011ae:	f7ff fe79 	bl	8000ea4 <LoRA_Read_Register>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b86      	cmp	r3, #134	; 0x86
 80011b6:	d007      	beq.n	80011c8 <LoRA_parsePacket+0x74>
			!= (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 80011b8:	2100      	movs	r1, #0
 80011ba:	200d      	movs	r0, #13
 80011bc:	f7ff fe9a 	bl	8000ef4 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 80011c0:	2186      	movs	r1, #134	; 0x86
 80011c2:	2001      	movs	r0, #1
 80011c4:	f7ff fe96 	bl	8000ef4 <LoRA_Write_Register>
	}
	return packetLenght;
 80011c8:	687b      	ldr	r3, [r7, #4]

}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <disarm>:
int mount_SD() {
	int status = f_mount(&SDFatFS, (TCHAR const*) SDPath, 0);
	return status;
}

int disarm(char *state) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 80011dc:	2200      	movs	r2, #0
 80011de:	2102      	movs	r1, #2
 80011e0:	482d      	ldr	r0, [pc, #180]	; (8001298 <disarm+0xc4>)
 80011e2:	f006 fc6d 	bl	8007ac0 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);

	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2102      	movs	r1, #2
 80011ea:	482c      	ldr	r0, [pc, #176]	; (800129c <disarm+0xc8>)
 80011ec:	f006 fc68 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011f6:	482a      	ldr	r0, [pc, #168]	; (80012a0 <disarm+0xcc>)
 80011f8:	f006 fc62 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001202:	4827      	ldr	r0, [pc, #156]	; (80012a0 <disarm+0xcc>)
 8001204:	f006 fc5c 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800120e:	4824      	ldr	r0, [pc, #144]	; (80012a0 <disarm+0xcc>)
 8001210:	f006 fc56 	bl	8007ac0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001214:	2200      	movs	r2, #0
 8001216:	2102      	movs	r1, #2
 8001218:	4822      	ldr	r0, [pc, #136]	; (80012a4 <disarm+0xd0>)
 800121a:	f006 fc51 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001224:	4820      	ldr	r0, [pc, #128]	; (80012a8 <disarm+0xd4>)
 8001226:	f006 fc4b 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001230:	481d      	ldr	r0, [pc, #116]	; (80012a8 <disarm+0xd4>)
 8001232:	f006 fc45 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123c:	481a      	ldr	r0, [pc, #104]	; (80012a8 <disarm+0xd4>)
 800123e:	f006 fc3f 	bl	8007ac0 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001242:	210c      	movs	r1, #12
 8001244:	4819      	ldr	r0, [pc, #100]	; (80012ac <disarm+0xd8>)
 8001246:	f00d fefb 	bl	800f040 <HAL_TIM_PWM_Start>
	setServo(1, 0);
 800124a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80012b0 <disarm+0xdc>
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fc28 	bl	8000aa4 <setServo>

	LED_Color_Data[7][0] = 255;
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <disarm+0xe0>)
 8001256:	22ff      	movs	r2, #255	; 0xff
 8001258:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 0;
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <disarm+0xe0>)
 800125c:	2200      	movs	r2, #0
 800125e:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8001260:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <disarm+0xe0>)
 8001262:	2200      	movs	r2, #0
 8001264:	65da      	str	r2, [r3, #92]	; 0x5c

	LED_Color_Data[2][0] = 255;
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <disarm+0xe0>)
 8001268:	22ff      	movs	r2, #255	; 0xff
 800126a:	619a      	str	r2, [r3, #24]
	LED_Color_Data[2][1] = 0;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <disarm+0xe0>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
	LED_Color_Data[2][2] = 0;
 8001272:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <disarm+0xe0>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
	setLEDs();
 8001278:	f7ff fc5c 	bl	8000b34 <setLEDs>

	strcpy(state, "DISARMED");
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	490e      	ldr	r1, [pc, #56]	; (80012b8 <disarm+0xe4>)
 8001280:	461a      	mov	r2, r3
 8001282:	460b      	mov	r3, r1
 8001284:	cb03      	ldmia	r3!, {r0, r1}
 8001286:	6010      	str	r0, [r2, #0]
 8001288:	6051      	str	r1, [r2, #4]
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	7213      	strb	r3, [r2, #8]
	return 0;
 800128e:	2300      	movs	r3, #0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	58020000 	.word	0x58020000
 800129c:	58020400 	.word	0x58020400
 80012a0:	58021400 	.word	0x58021400
 80012a4:	58021800 	.word	0x58021800
 80012a8:	58021000 	.word	0x58021000
 80012ac:	240011dc 	.word	0x240011dc
 80012b0:	00000000 	.word	0x00000000
 80012b4:	24000bc4 	.word	0x24000bc4
 80012b8:	0801db00 	.word	0x0801db00

080012bc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	f5ad 5d1f 	sub.w	sp, sp, #10176	; 0x27c0
 80012c2:	b08c      	sub	sp, #48	; 0x30
 80012c4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012c6:	f002 f8cf 	bl	8003468 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80012ca:	f000 f88f 	bl	80013ec <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 80012ce:	f000 f905 	bl	80014dc <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80012d2:	f000 feb1 	bl	8002038 <MX_GPIO_Init>
	MX_DMA_Init();
 80012d6:	f000 fe4f 	bl	8001f78 <MX_DMA_Init>
	MX_SPI3_Init();
 80012da:	f000 fb85 	bl	80019e8 <MX_SPI3_Init>
	MX_FDCAN3_Init();
 80012de:	f000 fa15 	bl	800170c <MX_FDCAN3_Init>
	MX_USART6_UART_Init();
 80012e2:	f000 fdfd 	bl	8001ee0 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 80012e6:	f000 f92b 	bl	8001540 <MX_ADC1_Init>
	MX_TIM4_Init();
 80012ea:	f000 fc8f 	bl	8001c0c <MX_TIM4_Init>
	MX_ADC3_Init();
 80012ee:	f000 f99f 	bl	8001630 <MX_ADC3_Init>
	MX_SPI2_Init();
 80012f2:	f000 fb23 	bl	800193c <MX_SPI2_Init>
	MX_I2C2_Init();
 80012f6:	f000 fa6d 	bl	80017d4 <MX_I2C2_Init>
	MX_TIM2_Init();
 80012fa:	f000 fbcb 	bl	8001a94 <MX_TIM2_Init>
	MX_TIM5_Init();
 80012fe:	f000 fd01 	bl	8001d04 <MX_TIM5_Init>
	MX_TIM3_Init();
 8001302:	f000 fc1f 	bl	8001b44 <MX_TIM3_Init>
	MX_USB_DEVICE_Init();
 8001306:	f017 fc05 	bl	8018b14 <MX_USB_DEVICE_Init>
	MX_SPI1_Init();
 800130a:	f000 fac1 	bl	8001890 <MX_SPI1_Init>
	MX_UART4_Init();
 800130e:	f000 fd9b 	bl	8001e48 <MX_UART4_Init>
	MX_FATFS_Init();
 8001312:	f012 fc87 	bl	8013c24 <MX_FATFS_Init>
	MX_SDMMC2_SD_Init();
 8001316:	f000 fa9d 	bl	8001854 <MX_SDMMC2_SD_Init>
	MX_TIM13_Init();
 800131a:	f000 fd4d 	bl	8001db8 <MX_TIM13_Init>
	MX_TIM14_Init();
 800131e:	f000 fd6f 	bl	8001e00 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	char dummy[50];
	disarm(dummy);
 8001322:	f242 73bc 	movw	r3, #10172	; 0x27bc
 8001326:	443b      	add	r3, r7
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff53 	bl	80011d4 <disarm>

	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 800132e:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <main+0x10c>)
 8001330:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 8001334:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001338:	443b      	add	r3, r7
 800133a:	2201      	movs	r2, #1
 800133c:	4923      	ldr	r1, [pc, #140]	; (80013cc <main+0x110>)
 800133e:	4618      	mov	r0, r3
 8001340:	f017 f80c 	bl	801835c <f_mount>
 8001344:	4603      	mov	r3, r0
 8001346:	f242 72ef 	movw	r2, #10223	; 0x27ef
 800134a:	443a      	add	r2, r7
 800134c:	7013      	strb	r3, [r2, #0]

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800134e:	210c      	movs	r1, #12
 8001350:	481f      	ldr	r0, [pc, #124]	; (80013d0 <main+0x114>)
 8001352:	f00d fe75 	bl	800f040 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8001356:	2201      	movs	r2, #1
 8001358:	2104      	movs	r1, #4
 800135a:	481e      	ldr	r0, [pc, #120]	; (80013d4 <main+0x118>)
 800135c:	f006 fbb0 	bl	8007ac0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8001360:	2201      	movs	r2, #1
 8001362:	2108      	movs	r1, #8
 8001364:	481b      	ldr	r0, [pc, #108]	; (80013d4 <main+0x118>)
 8001366:	f006 fbab 	bl	8007ac0 <HAL_GPIO_WritePin>

	FR_Status = f_open(&Fil, "MyTextFile.txt", FA_CREATE_NEW);
 800136a:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <main+0x11c>)
 800136c:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 8001370:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001374:	443b      	add	r3, r7
 8001376:	2204      	movs	r2, #4
 8001378:	4918      	ldr	r1, [pc, #96]	; (80013dc <main+0x120>)
 800137a:	4618      	mov	r0, r3
 800137c:	f017 f834 	bl	80183e8 <f_open>
 8001380:	4603      	mov	r3, r0
 8001382:	f242 72ef 	movw	r2, #10223	; 0x27ef
 8001386:	443a      	add	r2, r7
 8001388:	7013      	strb	r3, [r2, #0]
	f_close(&Fil);
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <main+0x11c>)
 800138c:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 8001390:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001394:	443b      	add	r3, r7
 8001396:	4618      	mov	r0, r3
 8001398:	f017 fa70 	bl	801887c <f_close>

	LoRA_begin(868000000);
 800139c:	4810      	ldr	r0, [pc, #64]	; (80013e0 <main+0x124>)
 800139e:	f7ff fe9b 	bl	80010d8 <LoRA_begin>
	while(1){
		CDC_Transmit_HS("hi", strlen("hi"));
 80013a2:	2102      	movs	r1, #2
 80013a4:	480f      	ldr	r0, [pc, #60]	; (80013e4 <main+0x128>)
 80013a6:	f017 fc75 	bl	8018c94 <CDC_Transmit_HS>
		if(LoRA_parsePacket()){
 80013aa:	f7ff fed3 	bl	8001154 <LoRA_parsePacket>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <main+0x100>
			CDC_Transmit_HS("packet", strlen("packet"));
 80013b4:	2106      	movs	r1, #6
 80013b6:	480c      	ldr	r0, [pc, #48]	; (80013e8 <main+0x12c>)
 80013b8:	f017 fc6c 	bl	8018c94 <CDC_Transmit_HS>
		}
		HAL_Delay(1000);
 80013bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013c0:	f002 f8e4 	bl	800358c <HAL_Delay>
	while(1){
 80013c4:	e7ed      	b.n	80013a2 <main+0xe6>
 80013c6:	bf00      	nop
 80013c8:	ffffef94 	.word	0xffffef94
 80013cc:	24001698 	.word	0x24001698
 80013d0:	240011dc 	.word	0x240011dc
 80013d4:	58021800 	.word	0x58021800
 80013d8:	ffffdf64 	.word	0xffffdf64
 80013dc:	0801db14 	.word	0x0801db14
 80013e0:	33bca100 	.word	0x33bca100
 80013e4:	0801db24 	.word	0x0801db24
 80013e8:	0801db28 	.word	0x0801db28

080013ec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b09c      	sub	sp, #112	; 0x70
 80013f0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80013f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f6:	224c      	movs	r2, #76	; 0x4c
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f019 f803 	bl	801a406 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	2220      	movs	r2, #32
 8001404:	2100      	movs	r1, #0
 8001406:	4618      	mov	r0, r3
 8001408:	f018 fffd 	bl	801a406 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800140c:	2002      	movs	r0, #2
 800140e:	f007 ff6b 	bl	80092e8 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001412:	2300      	movs	r3, #0
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	4b30      	ldr	r3, [pc, #192]	; (80014d8 <SystemClock_Config+0xec>)
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800141e:	4a2e      	ldr	r2, [pc, #184]	; (80014d8 <SystemClock_Config+0xec>)
 8001420:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001424:	6193      	str	r3, [r2, #24]
 8001426:	4b2c      	ldr	r3, [pc, #176]	; (80014d8 <SystemClock_Config+0xec>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001432:	bf00      	nop
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <SystemClock_Config+0xec>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800143c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001440:	d1f8      	bne.n	8001434 <SystemClock_Config+0x48>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 8001442:	2322      	movs	r3, #34	; 0x22
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001446:	2301      	movs	r3, #1
 8001448:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSICalibrationValue = 64;
 800144a:	2340      	movs	r3, #64	; 0x40
 800144c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800144e:	2301      	movs	r3, #1
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001452:	2302      	movs	r3, #2
 8001454:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001456:	2300      	movs	r3, #0
 8001458:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800145a:	2304      	movs	r3, #4
 800145c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 12;
 800145e:	230c      	movs	r3, #12
 8001460:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 8001462:	2301      	movs	r3, #1
 8001464:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8001466:	2303      	movs	r3, #3
 8001468:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 800146a:	2302      	movs	r3, #2
 800146c:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800146e:	230c      	movs	r3, #12
 8001470:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001472:	2300      	movs	r3, #0
 8001474:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800147a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147e:	4618      	mov	r0, r3
 8001480:	f007 ff7c 	bl	800937c <HAL_RCC_OscConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0xa2>
		Error_Handler();
 800148a:	f000 ff39 	bl	8002300 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800148e:	233f      	movs	r3, #63	; 0x3f
 8001490:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001492:	2303      	movs	r3, #3
 8001494:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800149a:	2308      	movs	r3, #8
 800149c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800149e:	2340      	movs	r3, #64	; 0x40
 80014a0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80014a2:	2340      	movs	r3, #64	; 0x40
 80014a4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80014a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014aa:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80014ac:	2340      	movs	r3, #64	; 0x40
 80014ae:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	2101      	movs	r1, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f008 fb3b 	bl	8009b30 <HAL_RCC_ClockConfig>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <SystemClock_Config+0xd8>
		Error_Handler();
 80014c0:	f000 ff1e 	bl	8002300 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80014c4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80014c8:	2100      	movs	r1, #0
 80014ca:	2000      	movs	r0, #0
 80014cc:	f008 fce6 	bl	8009e9c <HAL_RCC_MCOConfig>
}
 80014d0:	bf00      	nop
 80014d2:	3770      	adds	r7, #112	; 0x70
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	58024800 	.word	0x58024800

080014dc <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b0ae      	sub	sp, #184	; 0xb8
 80014e0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80014e2:	463b      	mov	r3, r7
 80014e4:	22b8      	movs	r2, #184	; 0xb8
 80014e6:	2100      	movs	r1, #0
 80014e8:	4618      	mov	r0, r3
 80014ea:	f018 ff8c 	bl	801a406 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC
 80014ee:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 80014f2:	f04f 0300 	mov.w	r3, #0
 80014f6:	e9c7 2300 	strd	r2, r3, [r7]
			| RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_SPI2 | RCC_PERIPHCLK_SPI1;
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 80014fa:	2304      	movs	r3, #4
 80014fc:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 12;
 80014fe:	230c      	movs	r3, #12
 8001500:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001502:	2304      	movs	r3, #4
 8001504:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001506:	2302      	movs	r3, #2
 8001508:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800150e:	23c0      	movs	r3, #192	; 0xc0
 8001510:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001512:	2300      	movs	r3, #0
 8001514:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 800151a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800151e:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001526:	463b      	mov	r3, r7
 8001528:	4618      	mov	r0, r3
 800152a:	f008 fef7 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <PeriphCommonClock_Config+0x5c>
		Error_Handler();
 8001534:	f000 fee4 	bl	8002300 <Error_Handler>
	}
}
 8001538:	bf00      	nop
 800153a:	37b8      	adds	r7, #184	; 0xb8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b08c      	sub	sp, #48	; 0x30
 8001544:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 8001546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]
 8001550:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001552:	463b      	mov	r3, r7
 8001554:	2224      	movs	r2, #36	; 0x24
 8001556:	2100      	movs	r1, #0
 8001558:	4618      	mov	r0, r3
 800155a:	f018 ff54 	bl	801a406 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800155e:	4b31      	ldr	r3, [pc, #196]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001560:	4a31      	ldr	r2, [pc, #196]	; (8001628 <MX_ADC1_Init+0xe8>)
 8001562:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001564:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001566:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 800156a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800156c:	4b2d      	ldr	r3, [pc, #180]	; (8001624 <MX_ADC1_Init+0xe4>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001572:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001578:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <MX_ADC1_Init+0xe4>)
 800157a:	2204      	movs	r2, #4
 800157c:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 800157e:	4b29      	ldr	r3, [pc, #164]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001580:	2200      	movs	r2, #0
 8001582:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001584:	4b27      	ldr	r3, [pc, #156]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001586:	2200      	movs	r2, #0
 8001588:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 800158a:	4b26      	ldr	r3, [pc, #152]	; (8001624 <MX_ADC1_Init+0xe4>)
 800158c:	2201      	movs	r2, #1
 800158e:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001590:	4b24      	ldr	r3, [pc, #144]	; (8001624 <MX_ADC1_Init+0xe4>)
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001598:	4b22      	ldr	r3, [pc, #136]	; (8001624 <MX_ADC1_Init+0xe4>)
 800159a:	2200      	movs	r2, #0
 800159c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800159e:	4b21      	ldr	r3, [pc, #132]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80015a4:	4b1f      	ldr	r3, [pc, #124]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80015b0:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	641a      	str	r2, [r3, #64]	; 0x40
	hadc1.Init.OversamplingMode = DISABLE;
 80015b6:	4b1b      	ldr	r3, [pc, #108]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80015be:	4819      	ldr	r0, [pc, #100]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015c0:	f002 fa64 	bl	8003a8c <HAL_ADC_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC1_Init+0x8e>
		Error_Handler();
 80015ca:	f000 fe99 	bl	8002300 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80015d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d6:	4619      	mov	r1, r3
 80015d8:	4812      	ldr	r0, [pc, #72]	; (8001624 <MX_ADC1_Init+0xe4>)
 80015da:	f003 fa9f 	bl	8004b1c <HAL_ADCEx_MultiModeConfigChannel>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_ADC1_Init+0xa8>
		Error_Handler();
 80015e4:	f000 fe8c 	bl	8002300 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 80015e8:	4b10      	ldr	r3, [pc, #64]	; (800162c <MX_ADC1_Init+0xec>)
 80015ea:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80015ec:	2306      	movs	r3, #6
 80015ee:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 80015f0:	2303      	movs	r3, #3
 80015f2:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015f4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80015f8:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015fa:	2304      	movs	r3, #4
 80015fc:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001608:	463b      	mov	r3, r7
 800160a:	4619      	mov	r1, r3
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <MX_ADC1_Init+0xe4>)
 800160e:	f002 fc45 	bl	8003e9c <HAL_ADC_ConfigChannel>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC1_Init+0xdc>
		Error_Handler();
 8001618:	f000 fe72 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	3730      	adds	r7, #48	; 0x30
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	24000c6c 	.word	0x24000c6c
 8001628:	40022000 	.word	0x40022000
 800162c:	3ac04000 	.word	0x3ac04000

08001630 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b08a      	sub	sp, #40	; 0x28
 8001634:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	2224      	movs	r2, #36	; 0x24
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f018 fee2 	bl	801a406 <memset>

	/* USER CODE END ADC3_Init 1 */

	/** Common config
	 */
	hadc3.Instance = ADC3;
 8001642:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001644:	4a2f      	ldr	r2, [pc, #188]	; (8001704 <MX_ADC3_Init+0xd4>)
 8001646:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001648:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <MX_ADC3_Init+0xd0>)
 800164a:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 800164e:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001652:	2208      	movs	r2, #8
 8001654:	609a      	str	r2, [r3, #8]
	hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001656:	4b2a      	ldr	r3, [pc, #168]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001658:	2200      	movs	r2, #0
 800165a:	60da      	str	r2, [r3, #12]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800165c:	4b28      	ldr	r3, [pc, #160]	; (8001700 <MX_ADC3_Init+0xd0>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001662:	4b27      	ldr	r3, [pc, #156]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001664:	2204      	movs	r2, #4
 8001666:	615a      	str	r2, [r3, #20]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 8001668:	4b25      	ldr	r3, [pc, #148]	; (8001700 <MX_ADC3_Init+0xd0>)
 800166a:	2200      	movs	r2, #0
 800166c:	761a      	strb	r2, [r3, #24]
	hadc3.Init.ContinuousConvMode = DISABLE;
 800166e:	4b24      	ldr	r3, [pc, #144]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001670:	2200      	movs	r2, #0
 8001672:	765a      	strb	r2, [r3, #25]
	hadc3.Init.NbrOfConversion = 1;
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001676:	2201      	movs	r2, #1
 8001678:	61da      	str	r2, [r3, #28]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 800167a:	4b21      	ldr	r3, [pc, #132]	; (8001700 <MX_ADC3_Init+0xd0>)
 800167c:	2200      	movs	r2, #0
 800167e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001684:	2200      	movs	r2, #0
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001688:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <MX_ADC3_Init+0xd0>)
 800168a:	2200      	movs	r2, #0
 800168c:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.DMAContinuousRequests = ENABLE;
 800168e:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001696:	4b1a      	ldr	r3, [pc, #104]	; (8001700 <MX_ADC3_Init+0xd0>)
 8001698:	2200      	movs	r2, #0
 800169a:	635a      	str	r2, [r3, #52]	; 0x34
	hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800169c:	4b18      	ldr	r3, [pc, #96]	; (8001700 <MX_ADC3_Init+0xd0>)
 800169e:	2200      	movs	r2, #0
 80016a0:	631a      	str	r2, [r3, #48]	; 0x30
	hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016a2:	4b17      	ldr	r3, [pc, #92]	; (8001700 <MX_ADC3_Init+0xd0>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80016a8:	4b15      	ldr	r3, [pc, #84]	; (8001700 <MX_ADC3_Init+0xd0>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	641a      	str	r2, [r3, #64]	; 0x40
	hadc3.Init.OversamplingMode = DISABLE;
 80016ae:	4b14      	ldr	r3, [pc, #80]	; (8001700 <MX_ADC3_Init+0xd0>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 80016b6:	4812      	ldr	r0, [pc, #72]	; (8001700 <MX_ADC3_Init+0xd0>)
 80016b8:	f002 f9e8 	bl	8003a8c <HAL_ADC_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_ADC3_Init+0x96>
		Error_Handler();
 80016c2:	f000 fe1d 	bl	8002300 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <MX_ADC3_Init+0xd8>)
 80016c8:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80016ca:	2306      	movs	r3, #6
 80016cc:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016d2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80016d6:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016d8:	2304      	movs	r3, #4
 80016da:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4619      	mov	r1, r3
 80016e8:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_ADC3_Init+0xd0>)
 80016ea:	f002 fbd7 	bl	8003e9c <HAL_ADC_ConfigChannel>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_ADC3_Init+0xc8>
		Error_Handler();
 80016f4:	f000 fe04 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	3728      	adds	r7, #40	; 0x28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	24000cdc 	.word	0x24000cdc
 8001704:	58026000 	.word	0x58026000
 8001708:	04300002 	.word	0x04300002

0800170c <MX_FDCAN3_Init>:
/**
 * @brief FDCAN3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN3_Init(void) {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN3_Init 0 */

	/* USER CODE BEGIN FDCAN3_Init 1 */

	/* USER CODE END FDCAN3_Init 1 */
	hfdcan3.Instance = FDCAN3;
 8001710:	4b2e      	ldr	r3, [pc, #184]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001712:	4a2f      	ldr	r2, [pc, #188]	; (80017d0 <MX_FDCAN3_Init+0xc4>)
 8001714:	601a      	str	r2, [r3, #0]
	hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001716:	4b2d      	ldr	r3, [pc, #180]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
	hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800171c:	4b2b      	ldr	r3, [pc, #172]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
	hfdcan3.Init.AutoRetransmission = DISABLE;
 8001722:	4b2a      	ldr	r3, [pc, #168]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001724:	2200      	movs	r2, #0
 8001726:	741a      	strb	r2, [r3, #16]
	hfdcan3.Init.TransmitPause = DISABLE;
 8001728:	4b28      	ldr	r3, [pc, #160]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800172a:	2200      	movs	r2, #0
 800172c:	745a      	strb	r2, [r3, #17]
	hfdcan3.Init.ProtocolException = DISABLE;
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001730:	2200      	movs	r2, #0
 8001732:	749a      	strb	r2, [r3, #18]
	hfdcan3.Init.NominalPrescaler = 16;
 8001734:	4b25      	ldr	r3, [pc, #148]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001736:	2210      	movs	r2, #16
 8001738:	615a      	str	r2, [r3, #20]
	hfdcan3.Init.NominalSyncJumpWidth = 1;
 800173a:	4b24      	ldr	r3, [pc, #144]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800173c:	2201      	movs	r2, #1
 800173e:	619a      	str	r2, [r3, #24]
	hfdcan3.Init.NominalTimeSeg1 = 2;
 8001740:	4b22      	ldr	r3, [pc, #136]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001742:	2202      	movs	r2, #2
 8001744:	61da      	str	r2, [r3, #28]
	hfdcan3.Init.NominalTimeSeg2 = 2;
 8001746:	4b21      	ldr	r3, [pc, #132]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001748:	2202      	movs	r2, #2
 800174a:	621a      	str	r2, [r3, #32]
	hfdcan3.Init.DataPrescaler = 1;
 800174c:	4b1f      	ldr	r3, [pc, #124]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800174e:	2201      	movs	r2, #1
 8001750:	625a      	str	r2, [r3, #36]	; 0x24
	hfdcan3.Init.DataSyncJumpWidth = 1;
 8001752:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001754:	2201      	movs	r2, #1
 8001756:	629a      	str	r2, [r3, #40]	; 0x28
	hfdcan3.Init.DataTimeSeg1 = 1;
 8001758:	4b1c      	ldr	r3, [pc, #112]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800175a:	2201      	movs	r2, #1
 800175c:	62da      	str	r2, [r3, #44]	; 0x2c
	hfdcan3.Init.DataTimeSeg2 = 1;
 800175e:	4b1b      	ldr	r3, [pc, #108]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001760:	2201      	movs	r2, #1
 8001762:	631a      	str	r2, [r3, #48]	; 0x30
	hfdcan3.Init.MessageRAMOffset = 0;
 8001764:	4b19      	ldr	r3, [pc, #100]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001766:	2200      	movs	r2, #0
 8001768:	635a      	str	r2, [r3, #52]	; 0x34
	hfdcan3.Init.StdFiltersNbr = 0;
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800176c:	2200      	movs	r2, #0
 800176e:	639a      	str	r2, [r3, #56]	; 0x38
	hfdcan3.Init.ExtFiltersNbr = 0;
 8001770:	4b16      	ldr	r3, [pc, #88]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001772:	2200      	movs	r2, #0
 8001774:	63da      	str	r2, [r3, #60]	; 0x3c
	hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8001776:	4b15      	ldr	r3, [pc, #84]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001778:	2200      	movs	r2, #0
 800177a:	641a      	str	r2, [r3, #64]	; 0x40
	hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800177e:	2204      	movs	r2, #4
 8001780:	645a      	str	r2, [r3, #68]	; 0x44
	hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001782:	4b12      	ldr	r3, [pc, #72]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001784:	2200      	movs	r2, #0
 8001786:	649a      	str	r2, [r3, #72]	; 0x48
	hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800178a:	2204      	movs	r2, #4
 800178c:	64da      	str	r2, [r3, #76]	; 0x4c
	hfdcan3.Init.RxBuffersNbr = 0;
 800178e:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001790:	2200      	movs	r2, #0
 8001792:	651a      	str	r2, [r3, #80]	; 0x50
	hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 8001796:	2204      	movs	r2, #4
 8001798:	655a      	str	r2, [r3, #84]	; 0x54
	hfdcan3.Init.TxEventsNbr = 0;
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 800179c:	2200      	movs	r2, #0
 800179e:	659a      	str	r2, [r3, #88]	; 0x58
	hfdcan3.Init.TxBuffersNbr = 0;
 80017a0:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	65da      	str	r2, [r3, #92]	; 0x5c
	hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	661a      	str	r2, [r3, #96]	; 0x60
	hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	665a      	str	r2, [r3, #100]	; 0x64
	hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 80017b4:	2204      	movs	r2, #4
 80017b6:	669a      	str	r2, [r3, #104]	; 0x68
	if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK) {
 80017b8:	4804      	ldr	r0, [pc, #16]	; (80017cc <MX_FDCAN3_Init+0xc0>)
 80017ba:	f005 fc75 	bl	80070a8 <HAL_FDCAN_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_FDCAN3_Init+0xbc>
		Error_Handler();
 80017c4:	f000 fd9c 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN3_Init 2 */

	/* USER CODE END FDCAN3_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	24000e3c 	.word	0x24000e3c
 80017d0:	4000d400 	.word	0x4000d400

080017d4 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <MX_I2C2_Init+0x74>)
 80017da:	4a1c      	ldr	r2, [pc, #112]	; (800184c <MX_I2C2_Init+0x78>)
 80017dc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x20303E5D;
 80017de:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <MX_I2C2_Init+0x74>)
 80017e0:	4a1b      	ldr	r2, [pc, #108]	; (8001850 <MX_I2C2_Init+0x7c>)
 80017e2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <MX_I2C2_Init+0x74>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017ea:	4b17      	ldr	r3, [pc, #92]	; (8001848 <MX_I2C2_Init+0x74>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017f0:	4b15      	ldr	r3, [pc, #84]	; (8001848 <MX_I2C2_Init+0x74>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80017f6:	4b14      	ldr	r3, [pc, #80]	; (8001848 <MX_I2C2_Init+0x74>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <MX_I2C2_Init+0x74>)
 80017fe:	2200      	movs	r2, #0
 8001800:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001802:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_I2C2_Init+0x74>)
 8001804:	2200      	movs	r2, #0
 8001806:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <MX_I2C2_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800180e:	480e      	ldr	r0, [pc, #56]	; (8001848 <MX_I2C2_Init+0x74>)
 8001810:	f006 f970 	bl	8007af4 <HAL_I2C_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_I2C2_Init+0x4a>
		Error_Handler();
 800181a:	f000 fd71 	bl	8002300 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 800181e:	2100      	movs	r1, #0
 8001820:	4809      	ldr	r0, [pc, #36]	; (8001848 <MX_I2C2_Init+0x74>)
 8001822:	f006 fa11 	bl	8007c48 <HAL_I2CEx_ConfigAnalogFilter>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800182c:	f000 fd68 	bl	8002300 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8001830:	2100      	movs	r1, #0
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_I2C2_Init+0x74>)
 8001834:	f006 fa53 	bl	8007cde <HAL_I2CEx_ConfigDigitalFilter>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_I2C2_Init+0x6e>
		Error_Handler();
 800183e:	f000 fd5f 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	24000edc 	.word	0x24000edc
 800184c:	40005800 	.word	0x40005800
 8001850:	20303e5d 	.word	0x20303e5d

08001854 <MX_SDMMC2_SD_Init>:
/**
 * @brief SDMMC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC2_SD_Init(void) {
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC2_Init 0 */

	/* USER CODE BEGIN SDMMC2_Init 1 */

	/* USER CODE END SDMMC2_Init 1 */
	hsd2.Instance = SDMMC2;
 8001858:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 800185a:	4a0c      	ldr	r2, [pc, #48]	; (800188c <MX_SDMMC2_SD_Init+0x38>)
 800185c:	601a      	str	r2, [r3, #0]
	hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800185e:	4b0a      	ldr	r3, [pc, #40]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 8001860:	2200      	movs	r2, #0
 8001862:	605a      	str	r2, [r3, #4]
	hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001864:	4b08      	ldr	r3, [pc, #32]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
	hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800186a:	4b07      	ldr	r3, [pc, #28]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 800186c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001870:	60da      	str	r2, [r3, #12]
	hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 8001874:	2200      	movs	r2, #0
 8001876:	611a      	str	r2, [r3, #16]
	hsd2.Init.ClockDiv = 8;
 8001878:	4b03      	ldr	r3, [pc, #12]	; (8001888 <MX_SDMMC2_SD_Init+0x34>)
 800187a:	2208      	movs	r2, #8
 800187c:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN SDMMC2_Init 2 */

	/* USER CODE END SDMMC2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	24000f30 	.word	0x24000f30
 800188c:	48022400 	.word	0x48022400

08001890 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001894:	4b27      	ldr	r3, [pc, #156]	; (8001934 <MX_SPI1_Init+0xa4>)
 8001896:	4a28      	ldr	r2, [pc, #160]	; (8001938 <MX_SPI1_Init+0xa8>)
 8001898:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <MX_SPI1_Init+0xa4>)
 800189c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80018a0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018aa:	2207      	movs	r2, #7
 80018ac:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ae:	4b21      	ldr	r3, [pc, #132]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ba:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018bc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018c0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018c4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80018c8:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d6:	4b17      	ldr	r3, [pc, #92]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 0x0;
 80018dc:	4b15      	ldr	r3, [pc, #84]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018de:	2200      	movs	r2, #0
 80018e0:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018e2:	4b14      	ldr	r3, [pc, #80]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018e8:	635a      	str	r2, [r3, #52]	; 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018ea:	4b12      	ldr	r3, [pc, #72]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	639a      	str	r2, [r3, #56]	; 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018f0:	4b10      	ldr	r3, [pc, #64]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi1.Init.TxCRCInitializationPattern =
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.RxCRCInitializationPattern =
 80018fc:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <MX_SPI1_Init+0xa4>)
 80018fe:	2200      	movs	r2, #0
 8001900:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <MX_SPI1_Init+0xa4>)
 8001904:	2200      	movs	r2, #0
 8001906:	649a      	str	r2, [r3, #72]	; 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001908:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <MX_SPI1_Init+0xa4>)
 800190a:	2200      	movs	r2, #0
 800190c:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <MX_SPI1_Init+0xa4>)
 8001910:	2200      	movs	r2, #0
 8001912:	651a      	str	r2, [r3, #80]	; 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001914:	4b07      	ldr	r3, [pc, #28]	; (8001934 <MX_SPI1_Init+0xa4>)
 8001916:	2200      	movs	r2, #0
 8001918:	655a      	str	r2, [r3, #84]	; 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800191a:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MX_SPI1_Init+0xa4>)
 800191c:	2200      	movs	r2, #0
 800191e:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001920:	4804      	ldr	r0, [pc, #16]	; (8001934 <MX_SPI1_Init+0xa4>)
 8001922:	f00c fd45 	bl	800e3b0 <HAL_SPI_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_SPI1_Init+0xa0>
		Error_Handler();
 800192c:	f000 fce8 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	24000fac 	.word	0x24000fac
 8001938:	40013000 	.word	0x40013000

0800193c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001940:	4b27      	ldr	r3, [pc, #156]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001942:	4a28      	ldr	r2, [pc, #160]	; (80019e4 <MX_SPI2_Init+0xa8>)
 8001944:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001946:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001948:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800194c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001954:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001956:	2207      	movs	r2, #7
 8001958:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800195a:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <MX_SPI2_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001960:	4b1f      	ldr	r3, [pc, #124]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001962:	2200      	movs	r2, #0
 8001964:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001966:	4b1e      	ldr	r3, [pc, #120]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001968:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800196c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800196e:	4b1c      	ldr	r3, [pc, #112]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001970:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001974:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001976:	4b1a      	ldr	r3, [pc, #104]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001978:	2200      	movs	r2, #0
 800197a:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <MX_SPI2_Init+0xa4>)
 800197e:	2200      	movs	r2, #0
 8001980:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001982:	4b17      	ldr	r3, [pc, #92]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001984:	2200      	movs	r2, #0
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001988:	4b15      	ldr	r3, [pc, #84]	; (80019e0 <MX_SPI2_Init+0xa4>)
 800198a:	2200      	movs	r2, #0
 800198c:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800198e:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001990:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001994:	635a      	str	r2, [r3, #52]	; 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001996:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_SPI2_Init+0xa4>)
 8001998:	2200      	movs	r2, #0
 800199a:	639a      	str	r2, [r3, #56]	; 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <MX_SPI2_Init+0xa4>)
 800199e:	2200      	movs	r2, #0
 80019a0:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 80019a2:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 80019a8:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80019ae:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	649a      	str	r2, [r3, #72]	; 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80019b4:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80019ba:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	651a      	str	r2, [r3, #80]	; 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	655a      	str	r2, [r3, #84]	; 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80019cc:	4804      	ldr	r0, [pc, #16]	; (80019e0 <MX_SPI2_Init+0xa4>)
 80019ce:	f00c fcef 	bl	800e3b0 <HAL_SPI_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_SPI2_Init+0xa0>
		Error_Handler();
 80019d8:	f000 fc92 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	24001034 	.word	0x24001034
 80019e4:	40003800 	.word	0x40003800

080019e8 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <MX_SPI3_Init+0xa4>)
 80019ee:	4a28      	ldr	r2, [pc, #160]	; (8001a90 <MX_SPI3_Init+0xa8>)
 80019f0:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <MX_SPI3_Init+0xa4>)
 80019f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80019f8:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019fa:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <MX_SPI3_Init+0xa4>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a00:	4b22      	ldr	r3, [pc, #136]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a02:	2207      	movs	r2, #7
 8001a04:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a06:	4b21      	ldr	r3, [pc, #132]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a14:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a18:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a1c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001a20:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a28:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a2e:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 0x0;
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a3a:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a40:	635a      	str	r2, [r3, #52]	; 0x34
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001a42:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	639a      	str	r2, [r3, #56]	; 0x38
	hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi3.Init.TxCRCInitializationPattern =
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.RxCRCInitializationPattern =
 8001a54:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	649a      	str	r2, [r3, #72]	; 0x48
	hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	651a      	str	r2, [r3, #80]	; 0x50
	hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	655a      	str	r2, [r3, #84]	; 0x54
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001a72:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8001a78:	4804      	ldr	r0, [pc, #16]	; (8001a8c <MX_SPI3_Init+0xa4>)
 8001a7a:	f00c fc99 	bl	800e3b0 <HAL_SPI_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_SPI3_Init+0xa0>
		Error_Handler();
 8001a84:	f000 fc3c 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	240010bc 	.word	0x240010bc
 8001a90:	40003c00 	.word	0x40003c00

08001a94 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a9a:	f107 031c 	add.w	r3, r7, #28
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
 8001aa4:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
 8001ab4:	615a      	str	r2, [r3, #20]
 8001ab6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001ab8:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001aba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001abe:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001ac0:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac6:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 90;
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ace:	225a      	movs	r2, #90	; 0x5a
 8001ad0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001ade:	4818      	ldr	r0, [pc, #96]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001ae0:	f00d fa56 	bl	800ef90 <HAL_TIM_PWM_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM2_Init+0x5a>
		Error_Handler();
 8001aea:	f000 fc09 	bl	8002300 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001af6:	f107 031c 	add.w	r3, r7, #28
 8001afa:	4619      	mov	r1, r3
 8001afc:	4810      	ldr	r0, [pc, #64]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001afe:	f00e fcdd 	bl	80104bc <HAL_TIMEx_MasterConfigSynchronization>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM2_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8001b08:	f000 fbfa 	bl	8002300 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b0c:	2360      	movs	r3, #96	; 0x60
 8001b0e:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b14:	2300      	movs	r3, #0
 8001b16:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2208      	movs	r2, #8
 8001b20:	4619      	mov	r1, r3
 8001b22:	4807      	ldr	r0, [pc, #28]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001b24:	f00d fefc 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM2_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001b2e:	f000 fbe7 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001b32:	4803      	ldr	r0, [pc, #12]	; (8001b40 <MX_TIM2_Init+0xac>)
 8001b34:	f001 f91a 	bl	8002d6c <HAL_TIM_MspPostInit>

}
 8001b38:	bf00      	nop
 8001b3a:	3728      	adds	r7, #40	; 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	24001144 	.word	0x24001144

08001b44 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b08a      	sub	sp, #40	; 0x28
 8001b48:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b56:	463b      	mov	r3, r7
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
 8001b64:	615a      	str	r2, [r3, #20]
 8001b66:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001b68:	4b26      	ldr	r3, [pc, #152]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b6a:	4a27      	ldr	r2, [pc, #156]	; (8001c08 <MX_TIM3_Init+0xc4>)
 8001b6c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001b6e:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b74:	4b23      	ldr	r3, [pc, #140]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 90;
 8001b7a:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b7c:	225a      	movs	r2, #90	; 0x5a
 8001b7e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b80:	4b20      	ldr	r3, [pc, #128]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b86:	4b1f      	ldr	r3, [pc, #124]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001b8c:	481d      	ldr	r0, [pc, #116]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001b8e:	f00d f9ff 	bl	800ef90 <HAL_TIM_PWM_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM3_Init+0x58>
		Error_Handler();
 8001b98:	f000 fbb2 	bl	8002300 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4816      	ldr	r0, [pc, #88]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001bac:	f00e fc86 	bl	80104bc <HAL_TIMEx_MasterConfigSynchronization>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM3_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 8001bb6:	f000 fba3 	bl	8002300 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bba:	2360      	movs	r3, #96	; 0x60
 8001bbc:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001bca:	463b      	mov	r3, r7
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4619      	mov	r1, r3
 8001bd0:	480c      	ldr	r0, [pc, #48]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001bd2:	f00d fea5 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <MX_TIM3_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8001bdc:	f000 fb90 	bl	8002300 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001be0:	463b      	mov	r3, r7
 8001be2:	2204      	movs	r2, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4807      	ldr	r0, [pc, #28]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001be8:	f00d fe9a 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001bf2:	f000 fb85 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001bf6:	4803      	ldr	r0, [pc, #12]	; (8001c04 <MX_TIM3_Init+0xc0>)
 8001bf8:	f001 f8b8 	bl	8002d6c <HAL_TIM_MspPostInit>

}
 8001bfc:	bf00      	nop
 8001bfe:	3728      	adds	r7, #40	; 0x28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	24001190 	.word	0x24001190
 8001c08:	40000400 	.word	0x40000400

08001c0c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	; 0x28
 8001c10:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
 8001c2a:	611a      	str	r2, [r3, #16]
 8001c2c:	615a      	str	r2, [r3, #20]
 8001c2e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001c30:	4b32      	ldr	r3, [pc, #200]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c32:	4a33      	ldr	r2, [pc, #204]	; (8001d00 <MX_TIM4_Init+0xf4>)
 8001c34:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 29;
 8001c36:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c38:	221d      	movs	r2, #29
 8001c3a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3c:	4b2f      	ldr	r3, [pc, #188]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 9999;
 8001c42:	4b2e      	ldr	r3, [pc, #184]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c44:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c48:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4a:	4b2c      	ldr	r3, [pc, #176]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c50:	4b2a      	ldr	r3, [pc, #168]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8001c56:	4829      	ldr	r0, [pc, #164]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c58:	f00d f99a 	bl	800ef90 <HAL_TIM_PWM_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM4_Init+0x5a>
		Error_Handler();
 8001c62:	f000 fb4d 	bl	8002300 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001c6e:	f107 031c 	add.w	r3, r7, #28
 8001c72:	4619      	mov	r1, r3
 8001c74:	4821      	ldr	r0, [pc, #132]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c76:	f00e fc21 	bl	80104bc <HAL_TIMEx_MasterConfigSynchronization>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM4_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8001c80:	f000 fb3e 	bl	8002300 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c84:	2360      	movs	r3, #96	; 0x60
 8001c86:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8001c94:	463b      	mov	r3, r7
 8001c96:	2200      	movs	r2, #0
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4818      	ldr	r0, [pc, #96]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001c9c:	f00d fe40 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM4_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001ca6:	f000 fb2b 	bl	8002300 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8001caa:	463b      	mov	r3, r7
 8001cac:	2204      	movs	r2, #4
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4812      	ldr	r0, [pc, #72]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001cb2:	f00d fe35 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM4_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8001cbc:	f000 fb20 	bl	8002300 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8001cc0:	463b      	mov	r3, r7
 8001cc2:	2208      	movs	r2, #8
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	480d      	ldr	r0, [pc, #52]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001cc8:	f00d fe2a 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM4_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8001cd2:	f000 fb15 	bl	8002300 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 8001cd6:	463b      	mov	r3, r7
 8001cd8:	220c      	movs	r2, #12
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4807      	ldr	r0, [pc, #28]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001cde:	f00d fe1f 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM4_Init+0xe0>
			!= HAL_OK) {
		Error_Handler();
 8001ce8:	f000 fb0a 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8001cec:	4803      	ldr	r0, [pc, #12]	; (8001cfc <MX_TIM4_Init+0xf0>)
 8001cee:	f001 f83d 	bl	8002d6c <HAL_TIM_MspPostInit>

}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	; 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	240011dc 	.word	0x240011dc
 8001d00:	40000800 	.word	0x40000800

08001d04 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001d16:	463b      	mov	r3, r7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	611a      	str	r2, [r3, #16]
 8001d24:	615a      	str	r2, [r3, #20]
 8001d26:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001d28:	4b21      	ldr	r3, [pc, #132]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d2a:	4a22      	ldr	r2, [pc, #136]	; (8001db4 <MX_TIM5_Init+0xb0>)
 8001d2c:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8001d2e:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d34:	4b1e      	ldr	r3, [pc, #120]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 90;
 8001d3a:	4b1d      	ldr	r3, [pc, #116]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d3c:	225a      	movs	r2, #90	; 0x5a
 8001d3e:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d40:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 8001d4c:	4818      	ldr	r0, [pc, #96]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d4e:	f00d f91f 	bl	800ef90 <HAL_TIM_PWM_Init>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM5_Init+0x58>
		Error_Handler();
 8001d58:	f000 fad2 	bl	8002300 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001d64:	f107 031c 	add.w	r3, r7, #28
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4811      	ldr	r0, [pc, #68]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d6c:	f00e fba6 	bl	80104bc <HAL_TIMEx_MasterConfigSynchronization>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM5_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 8001d76:	f000 fac3 	bl	8002300 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d7a:	2360      	movs	r3, #96	; 0x60
 8001d7c:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 8001d8a:	463b      	mov	r3, r7
 8001d8c:	220c      	movs	r2, #12
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4807      	ldr	r0, [pc, #28]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001d92:	f00d fdc5 	bl	800f920 <HAL_TIM_PWM_ConfigChannel>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM5_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8001d9c:	f000 fab0 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8001da0:	4803      	ldr	r0, [pc, #12]	; (8001db0 <MX_TIM5_Init+0xac>)
 8001da2:	f000 ffe3 	bl	8002d6c <HAL_TIM_MspPostInit>

}
 8001da6:	bf00      	nop
 8001da8:	3728      	adds	r7, #40	; 0x28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	24001228 	.word	0x24001228
 8001db4:	40000c00 	.word	0x40000c00

08001db8 <MX_TIM13_Init>:
/**
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	/* USER CODE END TIM13_Init 0 */

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dbe:	4a0f      	ldr	r2, [pc, #60]	; (8001dfc <MX_TIM13_Init+0x44>)
 8001dc0:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 99;
 8001dc2:	4b0d      	ldr	r3, [pc, #52]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dc4:	2263      	movs	r2, #99	; 0x63
 8001dc6:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 65535;
 8001dce:	4b0a      	ldr	r3, [pc, #40]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dd4:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK) {
 8001de2:	4805      	ldr	r0, [pc, #20]	; (8001df8 <MX_TIM13_Init+0x40>)
 8001de4:	f00d f87d 	bl	800eee2 <HAL_TIM_Base_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM13_Init+0x3a>
		Error_Handler();
 8001dee:	f000 fa87 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */

	/* USER CODE END TIM13_Init 2 */

}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	24001274 	.word	0x24001274
 8001dfc:	40001c00 	.word	0x40001c00

08001e00 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e06:	4a0f      	ldr	r2, [pc, #60]	; (8001e44 <MX_TIM14_Init+0x44>)
 8001e08:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 99;
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e0c:	2263      	movs	r2, #99	; 0x63
 8001e0e:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 65535;
 8001e16:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e1c:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1e:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_TIM14_Init+0x40>)
 8001e2c:	f00d f859 	bl	800eee2 <HAL_TIM_Base_Init>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_TIM14_Init+0x3a>
		Error_Handler();
 8001e36:	f000 fa63 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	240012c0 	.word	0x240012c0
 8001e44:	40002000 	.word	0x40002000

08001e48 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8001e4c:	4b22      	ldr	r3, [pc, #136]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e4e:	4a23      	ldr	r2, [pc, #140]	; (8001edc <MX_UART4_Init+0x94>)
 8001e50:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8001e52:	4b21      	ldr	r3, [pc, #132]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e58:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5a:	4b1f      	ldr	r3, [pc, #124]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001e60:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8001e66:	4b1c      	ldr	r3, [pc, #112]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e6e:	220c      	movs	r2, #12
 8001e70:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e78:	4b17      	ldr	r3, [pc, #92]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e7e:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e84:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	625a      	str	r2, [r3, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e8a:	4b13      	ldr	r3, [pc, #76]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8001e90:	4811      	ldr	r0, [pc, #68]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001e92:	f00e fbcd 	bl	8010630 <HAL_UART_Init>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_UART4_Init+0x58>
		Error_Handler();
 8001e9c:	f000 fa30 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	480d      	ldr	r0, [pc, #52]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001ea4:	f00f fcd3 	bl	801184e <HAL_UARTEx_SetTxFifoThreshold>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8001eae:	f000 fa27 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4808      	ldr	r0, [pc, #32]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001eb6:	f00f fd08 	bl	80118ca <HAL_UARTEx_SetRxFifoThreshold>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8001ec0:	f000 fa1e 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8001ec4:	4804      	ldr	r0, [pc, #16]	; (8001ed8 <MX_UART4_Init+0x90>)
 8001ec6:	f00f fc89 	bl	80117dc <HAL_UARTEx_DisableFifoMode>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_UART4_Init+0x8c>
		Error_Handler();
 8001ed0:	f000 fa16 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	24001564 	.word	0x24001564
 8001edc:	40004c00 	.word	0x40004c00

08001ee0 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8001ee4:	4b22      	ldr	r3, [pc, #136]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001ee6:	4a23      	ldr	r2, [pc, #140]	; (8001f74 <MX_USART6_UART_Init+0x94>)
 8001ee8:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8001eea:	4b21      	ldr	r3, [pc, #132]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001eec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ef0:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ef2:	4b1f      	ldr	r3, [pc, #124]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8001ef8:	4b1d      	ldr	r3, [pc, #116]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8001efe:	4b1c      	ldr	r3, [pc, #112]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8001f04:	4b1a      	ldr	r3, [pc, #104]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f06:	220c      	movs	r2, #12
 8001f08:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f0a:	4b19      	ldr	r3, [pc, #100]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f16:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	621a      	str	r2, [r3, #32]
	huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f1c:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	625a      	str	r2, [r3, #36]	; 0x24
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f22:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8001f28:	4811      	ldr	r0, [pc, #68]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f2a:	f00e fb81 	bl	8010630 <HAL_UART_Init>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_USART6_UART_Init+0x58>
		Error_Handler();
 8001f34:	f000 f9e4 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8)
 8001f38:	2100      	movs	r1, #0
 8001f3a:	480d      	ldr	r0, [pc, #52]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f3c:	f00f fc87 	bl	801184e <HAL_UARTEx_SetTxFifoThreshold>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_USART6_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8001f46:	f000 f9db 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8)
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4808      	ldr	r0, [pc, #32]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f4e:	f00f fcbc 	bl	80118ca <HAL_UARTEx_SetRxFifoThreshold>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_USART6_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8001f58:	f000 f9d2 	bl	8002300 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK) {
 8001f5c:	4804      	ldr	r0, [pc, #16]	; (8001f70 <MX_USART6_UART_Init+0x90>)
 8001f5e:	f00f fc3d 	bl	80117dc <HAL_UARTEx_DisableFifoMode>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_USART6_UART_Init+0x8c>
		Error_Handler();
 8001f68:	f000 f9ca 	bl	8002300 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	240015f8 	.word	0x240015f8
 8001f74:	40011400 	.word	0x40011400

08001f78 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001f7e:	4b2d      	ldr	r3, [pc, #180]	; (8002034 <MX_DMA_Init+0xbc>)
 8001f80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001f84:	4a2b      	ldr	r2, [pc, #172]	; (8002034 <MX_DMA_Init+0xbc>)
 8001f86:	f043 0301 	orr.w	r3, r3, #1
 8001f8a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001f8e:	4b29      	ldr	r3, [pc, #164]	; (8002034 <MX_DMA_Init+0xbc>)
 8001f90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	607b      	str	r3, [r7, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001f9c:	4b25      	ldr	r3, [pc, #148]	; (8002034 <MX_DMA_Init+0xbc>)
 8001f9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fa2:	4a24      	ldr	r2, [pc, #144]	; (8002034 <MX_DMA_Init+0xbc>)
 8001fa4:	f043 0302 	orr.w	r3, r3, #2
 8001fa8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001fac:	4b21      	ldr	r3, [pc, #132]	; (8002034 <MX_DMA_Init+0xbc>)
 8001fae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	200b      	movs	r0, #11
 8001fc0:	f002 ff69 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001fc4:	200b      	movs	r0, #11
 8001fc6:	f002 ff80 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2100      	movs	r1, #0
 8001fce:	200c      	movs	r0, #12
 8001fd0:	f002 ff61 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001fd4:	200c      	movs	r0, #12
 8001fd6:	f002 ff78 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	2100      	movs	r1, #0
 8001fde:	200d      	movs	r0, #13
 8001fe0:	f002 ff59 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001fe4:	200d      	movs	r0, #13
 8001fe6:	f002 ff70 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	2100      	movs	r1, #0
 8001fee:	200e      	movs	r0, #14
 8001ff0:	f002 ff51 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001ff4:	200e      	movs	r0, #14
 8001ff6:	f002 ff68 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	200f      	movs	r0, #15
 8002000:	f002 ff49 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002004:	200f      	movs	r0, #15
 8002006:	f002 ff60 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	2010      	movs	r0, #16
 8002010:	f002 ff41 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002014:	2010      	movs	r0, #16
 8002016:	f002 ff58 	bl	8004eca <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800201a:	2200      	movs	r2, #0
 800201c:	2100      	movs	r1, #0
 800201e:	2046      	movs	r0, #70	; 0x46
 8002020:	f002 ff39 	bl	8004e96 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002024:	2046      	movs	r0, #70	; 0x46
 8002026:	f002 ff50 	bl	8004eca <HAL_NVIC_EnableIRQ>

}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	58024400 	.word	0x58024400

08002038 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b08c      	sub	sp, #48	; 0x30
 800203c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800203e:	f107 031c 	add.w	r3, r7, #28
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	60da      	str	r2, [r3, #12]
 800204c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	4ba4      	ldr	r3, [pc, #656]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002050:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002054:	4aa2      	ldr	r2, [pc, #648]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002056:	f043 0310 	orr.w	r3, r3, #16
 800205a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800205e:	4ba0      	ldr	r3, [pc, #640]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002060:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800206c:	4b9c      	ldr	r3, [pc, #624]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 800206e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002072:	4a9b      	ldr	r2, [pc, #620]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002074:	f043 0320 	orr.w	r3, r3, #32
 8002078:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800207c:	4b98      	ldr	r3, [pc, #608]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 800207e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002082:	f003 0320 	and.w	r3, r3, #32
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800208a:	4b95      	ldr	r3, [pc, #596]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 800208c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002090:	4a93      	ldr	r2, [pc, #588]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002092:	f043 0304 	orr.w	r3, r3, #4
 8002096:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800209a:	4b91      	ldr	r3, [pc, #580]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 800209c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	4b8d      	ldr	r3, [pc, #564]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ae:	4a8c      	ldr	r2, [pc, #560]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020b8:	4b89      	ldr	r3, [pc, #548]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80020c6:	4b86      	ldr	r3, [pc, #536]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020cc:	4a84      	ldr	r2, [pc, #528]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020ce:	f043 0302 	orr.w	r3, r3, #2
 80020d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020d6:	4b82      	ldr	r3, [pc, #520]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80020e4:	4b7e      	ldr	r3, [pc, #504]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ea:	4a7d      	ldr	r2, [pc, #500]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020f4:	4b7a      	ldr	r3, [pc, #488]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 80020f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002102:	4b77      	ldr	r3, [pc, #476]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002108:	4a75      	ldr	r2, [pc, #468]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 800210a:	f043 0308 	orr.w	r3, r3, #8
 800210e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002112:	4b73      	ldr	r3, [pc, #460]	; (80022e0 <MX_GPIO_Init+0x2a8>)
 8002114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002118:	f003 0308 	and.w	r3, r3, #8
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin,
 8002120:	2200      	movs	r2, #0
 8002122:	f241 5104 	movw	r1, #5380	; 0x1504
 8002126:	486f      	ldr	r0, [pc, #444]	; (80022e4 <MX_GPIO_Init+0x2ac>)
 8002128:	f005 fcca 	bl	8007ac0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ARM1_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 800212c:	2200      	movs	r2, #0
 800212e:	f248 0102 	movw	r1, #32770	; 0x8002
 8002132:	486d      	ldr	r0, [pc, #436]	; (80022e8 <MX_GPIO_Init+0x2b0>)
 8002134:	f005 fcc4 	bl	8007ac0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 8002138:	2200      	movs	r2, #0
 800213a:	2130      	movs	r1, #48	; 0x30
 800213c:	486b      	ldr	r0, [pc, #428]	; (80022ec <MX_GPIO_Init+0x2b4>)
 800213e:	f005 fcbf 	bl	8007ac0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, GPIO_PIN_RESET);
 8002142:	2200      	movs	r2, #0
 8002144:	2102      	movs	r1, #2
 8002146:	486a      	ldr	r0, [pc, #424]	; (80022f0 <MX_GPIO_Init+0x2b8>)
 8002148:	f005 fcba 	bl	8007ac0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, PYRO2_Pin | PYRO3_Pin | PYRO4_Pin, GPIO_PIN_RESET);
 800214c:	2200      	movs	r2, #0
 800214e:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002152:	4868      	ldr	r0, [pc, #416]	; (80022f4 <MX_GPIO_Init+0x2bc>)
 8002154:	f005 fcb4 	bl	8007ac0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3,
 8002158:	2200      	movs	r2, #0
 800215a:	210e      	movs	r1, #14
 800215c:	4866      	ldr	r0, [pc, #408]	; (80022f8 <MX_GPIO_Init+0x2c0>)
 800215e:	f005 fcaf 	bl	8007ac0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0,
 8002162:	2200      	movs	r2, #0
 8002164:	f240 3101 	movw	r1, #769	; 0x301
 8002168:	4864      	ldr	r0, [pc, #400]	; (80022fc <MX_GPIO_Init+0x2c4>)
 800216a:	f005 fca9 	bl	8007ac0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin;
 800216e:	f241 5304 	movw	r3, #5380	; 0x1504
 8002172:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002174:	2301      	movs	r3, #1
 8002176:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217c:	2300      	movs	r3, #0
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002180:	f107 031c 	add.w	r3, r7, #28
 8002184:	4619      	mov	r1, r3
 8002186:	4857      	ldr	r0, [pc, #348]	; (80022e4 <MX_GPIO_Init+0x2ac>)
 8002188:	f005 faf2 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARM1_Pin PA15 */
	GPIO_InitStruct.Pin = ARM1_Pin | GPIO_PIN_15;
 800218c:	f248 0302 	movw	r3, #32770	; 0x8002
 8002190:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219e:	f107 031c 	add.w	r3, r7, #28
 80021a2:	4619      	mov	r1, r3
 80021a4:	4850      	ldr	r0, [pc, #320]	; (80022e8 <MX_GPIO_Init+0x2b0>)
 80021a6:	f005 fae3 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC4 PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 80021aa:	2330      	movs	r3, #48	; 0x30
 80021ac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ba:	f107 031c 	add.w	r3, r7, #28
 80021be:	4619      	mov	r1, r3
 80021c0:	484a      	ldr	r0, [pc, #296]	; (80022ec <MX_GPIO_Init+0x2b4>)
 80021c2:	f005 fad5 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pin : PYRO1_Pin */
	GPIO_InitStruct.Pin = PYRO1_Pin;
 80021c6:	2302      	movs	r3, #2
 80021c8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ca:	2301      	movs	r3, #1
 80021cc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(PYRO1_GPIO_Port, &GPIO_InitStruct);
 80021d6:	f107 031c 	add.w	r3, r7, #28
 80021da:	4619      	mov	r1, r3
 80021dc:	4844      	ldr	r0, [pc, #272]	; (80022f0 <MX_GPIO_Init+0x2b8>)
 80021de:	f005 fac7 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT1_Pin */
	GPIO_InitStruct.Pin = CONT1_Pin;
 80021e2:	2304      	movs	r3, #4
 80021e4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021ea:	2301      	movs	r3, #1
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 80021ee:	f107 031c 	add.w	r3, r7, #28
 80021f2:	4619      	mov	r1, r3
 80021f4:	483e      	ldr	r0, [pc, #248]	; (80022f0 <MX_GPIO_Init+0x2b8>)
 80021f6:	f005 fabb 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
	GPIO_InitStruct.Pin = PYRO2_Pin | PYRO3_Pin | PYRO4_Pin;
 80021fa:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 80021fe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002200:	2301      	movs	r3, #1
 8002202:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002208:	2300      	movs	r3, #0
 800220a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	4619      	mov	r1, r3
 8002212:	4838      	ldr	r0, [pc, #224]	; (80022f4 <MX_GPIO_Init+0x2bc>)
 8002214:	f005 faac 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT2_Pin CONT3_Pin */
	GPIO_InitStruct.Pin = CONT2_Pin | CONT3_Pin;
 8002218:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800221c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221e:	2300      	movs	r3, #0
 8002220:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002222:	2301      	movs	r3, #1
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002226:	f107 031c 	add.w	r3, r7, #28
 800222a:	4619      	mov	r1, r3
 800222c:	4831      	ldr	r0, [pc, #196]	; (80022f4 <MX_GPIO_Init+0x2bc>)
 800222e:	f005 fa9f 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT4_Pin */
	GPIO_InitStruct.Pin = CONT4_Pin;
 8002232:	2301      	movs	r3, #1
 8002234:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002236:	2300      	movs	r3, #0
 8002238:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800223a:	2301      	movs	r3, #1
 800223c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	4619      	mov	r1, r3
 8002244:	482c      	ldr	r0, [pc, #176]	; (80022f8 <MX_GPIO_Init+0x2c0>)
 8002246:	f005 fa93 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
	GPIO_InitStruct.Pin = PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3;
 800224a:	230e      	movs	r3, #14
 800224c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224e:	2301      	movs	r3, #1
 8002250:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	2300      	movs	r3, #0
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800225a:	f107 031c 	add.w	r3, r7, #28
 800225e:	4619      	mov	r1, r3
 8002260:	4825      	ldr	r0, [pc, #148]	; (80022f8 <MX_GPIO_Init+0x2c0>)
 8002262:	f005 fa85 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
	GPIO_InitStruct.Pin = CONT5_Pin | CONT6_Pin | CONT7_Pin | CONT8_Pin;
 8002266:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 800226a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226c:	2300      	movs	r3, #0
 800226e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002270:	2301      	movs	r3, #1
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002274:	f107 031c 	add.w	r3, r7, #28
 8002278:	4619      	mov	r1, r3
 800227a:	481a      	ldr	r0, [pc, #104]	; (80022e4 <MX_GPIO_Init+0x2ac>)
 800227c:	f005 fa78 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD8 PD9 PD0 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0;
 8002280:	f240 3301 	movw	r3, #769	; 0x301
 8002284:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002286:	2301      	movs	r3, #1
 8002288:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2300      	movs	r3, #0
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002292:	f107 031c 	add.w	r3, r7, #28
 8002296:	4619      	mov	r1, r3
 8002298:	4818      	ldr	r0, [pc, #96]	; (80022fc <MX_GPIO_Init+0x2c4>)
 800229a:	f005 fa69 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pin : Servo_ARM_CHECK_Pin */
	GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 800229e:	2310      	movs	r3, #16
 80022a0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a2:	2300      	movs	r3, #0
 80022a4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 80022aa:	f107 031c 	add.w	r3, r7, #28
 80022ae:	4619      	mov	r1, r3
 80022b0:	4811      	ldr	r0, [pc, #68]	; (80022f8 <MX_GPIO_Init+0x2c0>)
 80022b2:	f005 fa5d 	bl	8007770 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80022c8:	2300      	movs	r3, #0
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	4619      	mov	r1, r3
 80022d2:	4805      	ldr	r0, [pc, #20]	; (80022e8 <MX_GPIO_Init+0x2b0>)
 80022d4:	f005 fa4c 	bl	8007770 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80022d8:	bf00      	nop
 80022da:	3730      	adds	r7, #48	; 0x30
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	58024400 	.word	0x58024400
 80022e4:	58021000 	.word	0x58021000
 80022e8:	58020000 	.word	0x58020000
 80022ec:	58020800 	.word	0x58020800
 80022f0:	58020400 	.word	0x58020400
 80022f4:	58021400 	.word	0x58021400
 80022f8:	58021800 	.word	0x58021800
 80022fc:	58020c00 	.word	0x58020c00

08002300 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002304:	b672      	cpsid	i
}
 8002306:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002308:	e7fe      	b.n	8002308 <Error_Handler+0x8>
	...

0800230c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_MspInit+0x30>)
 8002314:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002318:	4a08      	ldr	r2, [pc, #32]	; (800233c <HAL_MspInit+0x30>)
 800231a:	f043 0302 	orr.w	r3, r3, #2
 800231e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002322:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_MspInit+0x30>)
 8002324:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	607b      	str	r3, [r7, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	58024400 	.word	0x58024400

08002340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	; 0x30
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002348:	f107 031c 	add.w	r3, r7, #28
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a5d      	ldr	r2, [pc, #372]	; (80024d4 <HAL_ADC_MspInit+0x194>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d159      	bne.n	8002416 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002362:	4b5d      	ldr	r3, [pc, #372]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002364:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002368:	4a5b      	ldr	r2, [pc, #364]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 800236a:	f043 0320 	orr.w	r3, r3, #32
 800236e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002372:	4b59      	ldr	r3, [pc, #356]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002374:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002378:	f003 0320 	and.w	r3, r3, #32
 800237c:	61bb      	str	r3, [r7, #24]
 800237e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002380:	4b55      	ldr	r3, [pc, #340]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002386:	4a54      	ldr	r2, [pc, #336]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002390:	4b51      	ldr	r3, [pc, #324]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800239e:	2304      	movs	r3, #4
 80023a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023a2:	2303      	movs	r3, #3
 80023a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023aa:	f107 031c 	add.w	r3, r7, #28
 80023ae:	4619      	mov	r1, r3
 80023b0:	484a      	ldr	r0, [pc, #296]	; (80024dc <HAL_ADC_MspInit+0x19c>)
 80023b2:	f005 f9dd 	bl	8007770 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 80023b6:	4b4a      	ldr	r3, [pc, #296]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023b8:	4a4a      	ldr	r2, [pc, #296]	; (80024e4 <HAL_ADC_MspInit+0x1a4>)
 80023ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80023bc:	4b48      	ldr	r3, [pc, #288]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023be:	2209      	movs	r2, #9
 80023c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023c2:	4b47      	ldr	r3, [pc, #284]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023c8:	4b45      	ldr	r3, [pc, #276]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023ce:	4b44      	ldr	r3, [pc, #272]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023d6:	4b42      	ldr	r3, [pc, #264]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023de:	4b40      	ldr	r3, [pc, #256]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80023e6:	4b3e      	ldr	r3, [pc, #248]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023ec:	4b3c      	ldr	r3, [pc, #240]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80023f2:	4b3b      	ldr	r3, [pc, #236]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023f8:	4839      	ldr	r0, [pc, #228]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 80023fa:	f002 fd81 	bl	8004f00 <HAL_DMA_Init>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002404:	f7ff ff7c 	bl	8002300 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4a35      	ldr	r2, [pc, #212]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 800240c:	659a      	str	r2, [r3, #88]	; 0x58
 800240e:	4a34      	ldr	r2, [pc, #208]	; (80024e0 <HAL_ADC_MspInit+0x1a0>)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002414:	e059      	b.n	80024ca <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a33      	ldr	r2, [pc, #204]	; (80024e8 <HAL_ADC_MspInit+0x1a8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d154      	bne.n	80024ca <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002420:	4b2d      	ldr	r3, [pc, #180]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002426:	4a2c      	ldr	r2, [pc, #176]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002430:	4b29      	ldr	r3, [pc, #164]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800243e:	4b26      	ldr	r3, [pc, #152]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002444:	4a24      	ldr	r2, [pc, #144]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002446:	f043 0304 	orr.w	r3, r3, #4
 800244a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800244e:	4b22      	ldr	r3, [pc, #136]	; (80024d8 <HAL_ADC_MspInit+0x198>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 800245c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002460:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002464:	f001 f8b6 	bl	80035d4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8002468:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 800246a:	4a21      	ldr	r2, [pc, #132]	; (80024f0 <HAL_ADC_MspInit+0x1b0>)
 800246c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 800246e:	4b1f      	ldr	r3, [pc, #124]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 8002470:	2273      	movs	r2, #115	; 0x73
 8002472:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002474:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 8002476:	2200      	movs	r2, #0
 8002478:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800247a:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 800247c:	2200      	movs	r2, #0
 800247e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002480:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 8002482:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002486:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002488:	4b18      	ldr	r3, [pc, #96]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 800248a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800248e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002490:	4b16      	ldr	r3, [pc, #88]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 8002492:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002496:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002498:	4b14      	ldr	r3, [pc, #80]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 800249a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800249e:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024a0:	4b12      	ldr	r3, [pc, #72]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 80024a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80024a6:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024a8:	4b10      	ldr	r3, [pc, #64]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80024ae:	480f      	ldr	r0, [pc, #60]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 80024b0:	f002 fd26 	bl	8004f00 <HAL_DMA_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 80024ba:	f7ff ff21 	bl	8002300 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 80024c2:	659a      	str	r2, [r3, #88]	; 0x58
 80024c4:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_ADC_MspInit+0x1ac>)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80024ca:	bf00      	nop
 80024cc:	3730      	adds	r7, #48	; 0x30
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40022000 	.word	0x40022000
 80024d8:	58024400 	.word	0x58024400
 80024dc:	58020000 	.word	0x58020000
 80024e0:	24000d4c 	.word	0x24000d4c
 80024e4:	40020088 	.word	0x40020088
 80024e8:	58026000 	.word	0x58026000
 80024ec:	24000dc4 	.word	0x24000dc4
 80024f0:	400204b8 	.word	0x400204b8

080024f4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b0b8      	sub	sp, #224	; 0xe0
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024fc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800250c:	f107 0310 	add.w	r3, r7, #16
 8002510:	22b8      	movs	r2, #184	; 0xb8
 8002512:	2100      	movs	r1, #0
 8002514:	4618      	mov	r0, r3
 8002516:	f017 ff76 	bl	801a406 <memset>
  if(hfdcan->Instance==FDCAN3)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a26      	ldr	r2, [pc, #152]	; (80025b8 <HAL_FDCAN_MspInit+0xc4>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d145      	bne.n	80025b0 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002524:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002528:	f04f 0300 	mov.w	r3, #0
 800252c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002530:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002534:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002536:	f107 0310 	add.w	r3, r7, #16
 800253a:	4618      	mov	r0, r3
 800253c:	f007 feee 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002546:	f7ff fedb 	bl	8002300 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800254a:	4b1c      	ldr	r3, [pc, #112]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 800254c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002550:	4a1a      	ldr	r2, [pc, #104]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800255a:	4b18      	ldr	r3, [pc, #96]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 800255c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002560:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002568:	4b14      	ldr	r3, [pc, #80]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 800256a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800256e:	4a13      	ldr	r2, [pc, #76]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 8002570:	f043 0320 	orr.w	r3, r3, #32
 8002574:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002578:	4b10      	ldr	r3, [pc, #64]	; (80025bc <HAL_FDCAN_MspInit+0xc8>)
 800257a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800257e:	f003 0320 	and.w	r3, r3, #32
 8002582:	60bb      	str	r3, [r7, #8]
 8002584:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002586:	23c0      	movs	r3, #192	; 0xc0
 8002588:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 800259e:	2302      	movs	r3, #2
 80025a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80025a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80025a8:	4619      	mov	r1, r3
 80025aa:	4805      	ldr	r0, [pc, #20]	; (80025c0 <HAL_FDCAN_MspInit+0xcc>)
 80025ac:	f005 f8e0 	bl	8007770 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 80025b0:	bf00      	nop
 80025b2:	37e0      	adds	r7, #224	; 0xe0
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	4000d400 	.word	0x4000d400
 80025bc:	58024400 	.word	0x58024400
 80025c0:	58021400 	.word	0x58021400

080025c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b0b8      	sub	sp, #224	; 0xe0
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025dc:	f107 0310 	add.w	r3, r7, #16
 80025e0:	22b8      	movs	r2, #184	; 0xb8
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f017 ff0e 	bl	801a406 <memset>
  if(hi2c->Instance==I2C2)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a2a      	ldr	r2, [pc, #168]	; (8002698 <HAL_I2C_MspInit+0xd4>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d14d      	bne.n	8002690 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80025f4:	f04f 0208 	mov.w	r2, #8
 80025f8:	f04f 0300 	mov.w	r3, #0
 80025fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002606:	f107 0310 	add.w	r3, r7, #16
 800260a:	4618      	mov	r0, r3
 800260c:	f007 fe86 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d001      	beq.n	800261a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002616:	f7ff fe73 	bl	8002300 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800261a:	4b20      	ldr	r3, [pc, #128]	; (800269c <HAL_I2C_MspInit+0xd8>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002620:	4a1e      	ldr	r2, [pc, #120]	; (800269c <HAL_I2C_MspInit+0xd8>)
 8002622:	f043 0320 	orr.w	r3, r3, #32
 8002626:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800262a:	4b1c      	ldr	r3, [pc, #112]	; (800269c <HAL_I2C_MspInit+0xd8>)
 800262c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002638:	2303      	movs	r3, #3
 800263a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800263e:	2312      	movs	r3, #18
 8002640:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	2300      	movs	r3, #0
 800264c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002650:	2304      	movs	r3, #4
 8002652:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002656:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800265a:	4619      	mov	r1, r3
 800265c:	4810      	ldr	r0, [pc, #64]	; (80026a0 <HAL_I2C_MspInit+0xdc>)
 800265e:	f005 f887 	bl	8007770 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002662:	4b0e      	ldr	r3, [pc, #56]	; (800269c <HAL_I2C_MspInit+0xd8>)
 8002664:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002668:	4a0c      	ldr	r2, [pc, #48]	; (800269c <HAL_I2C_MspInit+0xd8>)
 800266a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800266e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002672:	4b0a      	ldr	r3, [pc, #40]	; (800269c <HAL_I2C_MspInit+0xd8>)
 8002674:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002678:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8002680:	2200      	movs	r2, #0
 8002682:	2101      	movs	r1, #1
 8002684:	2021      	movs	r0, #33	; 0x21
 8002686:	f002 fc06 	bl	8004e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800268a:	2021      	movs	r0, #33	; 0x21
 800268c:	f002 fc1d 	bl	8004eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002690:	bf00      	nop
 8002692:	37e0      	adds	r7, #224	; 0xe0
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40005800 	.word	0x40005800
 800269c:	58024400 	.word	0x58024400
 80026a0:	58021400 	.word	0x58021400

080026a4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b0ba      	sub	sp, #232	; 0xe8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80026b0:	2200      	movs	r2, #0
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	605a      	str	r2, [r3, #4]
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	60da      	str	r2, [r3, #12]
 80026ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026bc:	f107 0318 	add.w	r3, r7, #24
 80026c0:	22b8      	movs	r2, #184	; 0xb8
 80026c2:	2100      	movs	r1, #0
 80026c4:	4618      	mov	r0, r3
 80026c6:	f017 fe9e 	bl	801a406 <memset>
  if(hsd->Instance==SDMMC2)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a5d      	ldr	r2, [pc, #372]	; (8002844 <HAL_SD_MspInit+0x1a0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	f040 80b3 	bne.w	800283c <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80026d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026e6:	f107 0318 	add.w	r3, r7, #24
 80026ea:	4618      	mov	r0, r3
 80026ec:	f007 fe16 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 80026f6:	f7ff fe03 	bl	8002300 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 80026fa:	4b53      	ldr	r3, [pc, #332]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 80026fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002700:	4a51      	ldr	r2, [pc, #324]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 8002702:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002706:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800270a:	4b4f      	ldr	r3, [pc, #316]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 800270c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002718:	4b4b      	ldr	r3, [pc, #300]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 800271a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800271e:	4a4a      	ldr	r2, [pc, #296]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 8002720:	f043 0308 	orr.w	r3, r3, #8
 8002724:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002728:	4b47      	ldr	r3, [pc, #284]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 800272a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002736:	4b44      	ldr	r3, [pc, #272]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 8002738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800273c:	4a42      	ldr	r2, [pc, #264]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 800273e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002742:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002746:	4b40      	ldr	r3, [pc, #256]	; (8002848 <HAL_SD_MspInit+0x1a4>)
 8002748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800274c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002754:	2340      	movs	r3, #64	; 0x40
 8002756:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002766:	2303      	movs	r3, #3
 8002768:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800276c:	230b      	movs	r3, #11
 800276e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002772:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002776:	4619      	mov	r1, r3
 8002778:	4834      	ldr	r0, [pc, #208]	; (800284c <HAL_SD_MspInit+0x1a8>)
 800277a:	f004 fff9 	bl	8007770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002784:	2302      	movs	r3, #2
 8002786:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800278a:	2301      	movs	r3, #1
 800278c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002790:	2303      	movs	r3, #3
 8002792:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002796:	230b      	movs	r3, #11
 8002798:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800279c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80027a0:	4619      	mov	r1, r3
 80027a2:	482a      	ldr	r0, [pc, #168]	; (800284c <HAL_SD_MspInit+0x1a8>)
 80027a4:	f004 ffe4 	bl	8007770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b0:	2302      	movs	r3, #2
 80027b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b6:	2301      	movs	r3, #1
 80027b8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027bc:	2303      	movs	r3, #3
 80027be:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80027c2:	230b      	movs	r3, #11
 80027c4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027c8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80027cc:	4619      	mov	r1, r3
 80027ce:	4820      	ldr	r0, [pc, #128]	; (8002850 <HAL_SD_MspInit+0x1ac>)
 80027d0:	f004 ffce 	bl	8007770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027d8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e8:	2303      	movs	r3, #3
 80027ea:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80027ee:	230b      	movs	r3, #11
 80027f0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80027f4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4815      	ldr	r0, [pc, #84]	; (8002850 <HAL_SD_MspInit+0x1ac>)
 80027fc:	f004 ffb8 	bl	8007770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002800:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002804:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002808:	2302      	movs	r3, #2
 800280a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280e:	2300      	movs	r3, #0
 8002810:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002814:	2303      	movs	r3, #3
 8002816:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 800281a:	230a      	movs	r3, #10
 800281c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002820:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002824:	4619      	mov	r1, r3
 8002826:	480a      	ldr	r0, [pc, #40]	; (8002850 <HAL_SD_MspInit+0x1ac>)
 8002828:	f004 ffa2 	bl	8007770 <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 800282c:	2200      	movs	r2, #0
 800282e:	2100      	movs	r1, #0
 8002830:	207c      	movs	r0, #124	; 0x7c
 8002832:	f002 fb30 	bl	8004e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 8002836:	207c      	movs	r0, #124	; 0x7c
 8002838:	f002 fb47 	bl	8004eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 800283c:	bf00      	nop
 800283e:	37e8      	adds	r7, #232	; 0xe8
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	48022400 	.word	0x48022400
 8002848:	58024400 	.word	0x58024400
 800284c:	58020c00 	.word	0x58020c00
 8002850:	58021800 	.word	0x58021800

08002854 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08e      	sub	sp, #56	; 0x38
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a4f      	ldr	r2, [pc, #316]	; (80029b0 <HAL_SPI_MspInit+0x15c>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d12e      	bne.n	80028d4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002876:	4b4f      	ldr	r3, [pc, #316]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800287c:	4a4d      	ldr	r2, [pc, #308]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800287e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002882:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002886:	4b4b      	ldr	r3, [pc, #300]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002888:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800288c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002894:	4b47      	ldr	r3, [pc, #284]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800289a:	4a46      	ldr	r2, [pc, #280]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028a4:	4b43      	ldr	r3, [pc, #268]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 80028a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	61fb      	str	r3, [r7, #28]
 80028b0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80028b2:	23e0      	movs	r3, #224	; 0xe0
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b6:	2302      	movs	r3, #2
 80028b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028c2:	2305      	movs	r3, #5
 80028c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ca:	4619      	mov	r1, r3
 80028cc:	483a      	ldr	r0, [pc, #232]	; (80029b8 <HAL_SPI_MspInit+0x164>)
 80028ce:	f004 ff4f 	bl	8007770 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80028d2:	e068      	b.n	80029a6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a38      	ldr	r2, [pc, #224]	; (80029bc <HAL_SPI_MspInit+0x168>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d12f      	bne.n	800293e <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80028de:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 80028e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028e4:	4a33      	ldr	r2, [pc, #204]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 80028e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80028ee:	4b31      	ldr	r3, [pc, #196]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 80028f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fc:	4b2d      	ldr	r3, [pc, #180]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 80028fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002902:	4a2c      	ldr	r2, [pc, #176]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002904:	f043 0302 	orr.w	r3, r3, #2
 8002908:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800290c:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800290e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800291a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800291e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002920:	2302      	movs	r3, #2
 8002922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002924:	2300      	movs	r3, #0
 8002926:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002928:	2300      	movs	r3, #0
 800292a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800292c:	2305      	movs	r3, #5
 800292e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002934:	4619      	mov	r1, r3
 8002936:	4822      	ldr	r0, [pc, #136]	; (80029c0 <HAL_SPI_MspInit+0x16c>)
 8002938:	f004 ff1a 	bl	8007770 <HAL_GPIO_Init>
}
 800293c:	e033      	b.n	80029a6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a20      	ldr	r2, [pc, #128]	; (80029c4 <HAL_SPI_MspInit+0x170>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d12e      	bne.n	80029a6 <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002948:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800294a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800294e:	4a19      	ldr	r2, [pc, #100]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002950:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002954:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002958:	4b16      	ldr	r3, [pc, #88]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800295a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800295e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800296c:	4a11      	ldr	r2, [pc, #68]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 800296e:	f043 0304 	orr.w	r3, r3, #4
 8002972:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002976:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <HAL_SPI_MspInit+0x160>)
 8002978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800297c:	f003 0304 	and.w	r3, r3, #4
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002984:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002988:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002992:	2300      	movs	r3, #0
 8002994:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002996:	2306      	movs	r3, #6
 8002998:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800299a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800299e:	4619      	mov	r1, r3
 80029a0:	4809      	ldr	r0, [pc, #36]	; (80029c8 <HAL_SPI_MspInit+0x174>)
 80029a2:	f004 fee5 	bl	8007770 <HAL_GPIO_Init>
}
 80029a6:	bf00      	nop
 80029a8:	3738      	adds	r7, #56	; 0x38
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40013000 	.word	0x40013000
 80029b4:	58024400 	.word	0x58024400
 80029b8:	58020000 	.word	0x58020000
 80029bc:	40003800 	.word	0x40003800
 80029c0:	58020400 	.word	0x58020400
 80029c4:	40003c00 	.word	0x40003c00
 80029c8:	58020800 	.word	0x58020800

080029cc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08c      	sub	sp, #48	; 0x30
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d4:	f107 031c 	add.w	r3, r7, #28
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ec:	d15d      	bne.n	8002aaa <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029ee:	4b8e      	ldr	r3, [pc, #568]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 80029f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80029f4:	4a8c      	ldr	r2, [pc, #560]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80029fe:	4b8a      	ldr	r3, [pc, #552]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002a00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0c:	4b86      	ldr	r3, [pc, #536]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a12:	4a85      	ldr	r2, [pc, #532]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002a14:	f043 0301 	orr.w	r3, r3, #1
 8002a18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a1c:	4b82      	ldr	r3, [pc, #520]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2300      	movs	r3, #0
 8002a38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3e:	f107 031c 	add.w	r3, r7, #28
 8002a42:	4619      	mov	r1, r3
 8002a44:	4879      	ldr	r0, [pc, #484]	; (8002c2c <HAL_TIM_PWM_MspInit+0x260>)
 8002a46:	f004 fe93 	bl	8007770 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8002a4a:	4b79      	ldr	r3, [pc, #484]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a4c:	4a79      	ldr	r2, [pc, #484]	; (8002c34 <HAL_TIM_PWM_MspInit+0x268>)
 8002a4e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8002a50:	4b77      	ldr	r3, [pc, #476]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a52:	2214      	movs	r2, #20
 8002a54:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a56:	4b76      	ldr	r3, [pc, #472]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a58:	2240      	movs	r2, #64	; 0x40
 8002a5a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a5c:	4b74      	ldr	r3, [pc, #464]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002a62:	4b73      	ldr	r3, [pc, #460]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a68:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a6a:	4b71      	ldr	r3, [pc, #452]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a70:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a72:	4b6f      	ldr	r3, [pc, #444]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a78:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8002a7a:	4b6d      	ldr	r3, [pc, #436]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002a80:	4b6b      	ldr	r3, [pc, #428]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a86:	4b6a      	ldr	r3, [pc, #424]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8002a8c:	4868      	ldr	r0, [pc, #416]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002a8e:	f002 fa37 	bl	8004f00 <HAL_DMA_Init>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 8002a98:	f7ff fc32 	bl	8002300 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a64      	ldr	r2, [pc, #400]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002aa0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aa2:	4a63      	ldr	r2, [pc, #396]	; (8002c30 <HAL_TIM_PWM_MspInit+0x264>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002aa8:	e119      	b.n	8002cde <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a62      	ldr	r2, [pc, #392]	; (8002c38 <HAL_TIM_PWM_MspInit+0x26c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d16d      	bne.n	8002b90 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ab4:	4b5c      	ldr	r3, [pc, #368]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002ab6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002aba:	4a5b      	ldr	r2, [pc, #364]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002abc:	f043 0302 	orr.w	r3, r3, #2
 8002ac0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ac4:	4b58      	ldr	r3, [pc, #352]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002ac6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 8002ad2:	4b5a      	ldr	r3, [pc, #360]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002ad4:	4a5a      	ldr	r2, [pc, #360]	; (8002c40 <HAL_TIM_PWM_MspInit+0x274>)
 8002ad6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8002ad8:	4b58      	ldr	r3, [pc, #352]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002ada:	2218      	movs	r2, #24
 8002adc:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ade:	4b57      	ldr	r3, [pc, #348]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002ae0:	2240      	movs	r2, #64	; 0x40
 8002ae2:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae4:	4b55      	ldr	r3, [pc, #340]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002aea:	4b54      	ldr	r3, [pc, #336]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002aec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af0:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002af2:	4b52      	ldr	r3, [pc, #328]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002af4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002af8:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002afa:	4b50      	ldr	r3, [pc, #320]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002afc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b00:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 8002b02:	4b4e      	ldr	r3, [pc, #312]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002b08:	4b4c      	ldr	r3, [pc, #304]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b0e:	4b4b      	ldr	r3, [pc, #300]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8002b14:	4849      	ldr	r0, [pc, #292]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b16:	f002 f9f3 	bl	8004f00 <HAL_DMA_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 8002b20:	f7ff fbee 	bl	8002300 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a45      	ldr	r2, [pc, #276]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b28:	629a      	str	r2, [r3, #40]	; 0x28
 8002b2a:	4a44      	ldr	r2, [pc, #272]	; (8002c3c <HAL_TIM_PWM_MspInit+0x270>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 8002b30:	4b44      	ldr	r3, [pc, #272]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b32:	4a45      	ldr	r2, [pc, #276]	; (8002c48 <HAL_TIM_PWM_MspInit+0x27c>)
 8002b34:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8002b36:	4b43      	ldr	r3, [pc, #268]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b38:	2217      	movs	r2, #23
 8002b3a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b3c:	4b41      	ldr	r3, [pc, #260]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b3e:	2240      	movs	r2, #64	; 0x40
 8002b40:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b42:	4b40      	ldr	r3, [pc, #256]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002b48:	4b3e      	ldr	r3, [pc, #248]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b4e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b50:	4b3c      	ldr	r3, [pc, #240]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b56:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b58:	4b3a      	ldr	r3, [pc, #232]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b5e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8002b60:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002b66:	4b37      	ldr	r3, [pc, #220]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b6c:	4b35      	ldr	r3, [pc, #212]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8002b72:	4834      	ldr	r0, [pc, #208]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b74:	f002 f9c4 	bl	8004f00 <HAL_DMA_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 8002b7e:	f7ff fbbf 	bl	8002300 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a2f      	ldr	r2, [pc, #188]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b86:	625a      	str	r2, [r3, #36]	; 0x24
 8002b88:	4a2e      	ldr	r2, [pc, #184]	; (8002c44 <HAL_TIM_PWM_MspInit+0x278>)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002b8e:	e0a6      	b.n	8002cde <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a2d      	ldr	r2, [pc, #180]	; (8002c4c <HAL_TIM_PWM_MspInit+0x280>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d15e      	bne.n	8002c58 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b9a:	4b23      	ldr	r3, [pc, #140]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002b9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ba0:	4a21      	ldr	r2, [pc, #132]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002ba2:	f043 0304 	orr.w	r3, r3, #4
 8002ba6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002baa:	4b1f      	ldr	r3, [pc, #124]	; (8002c28 <HAL_TIM_PWM_MspInit+0x25c>)
 8002bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8002bb8:	4b25      	ldr	r3, [pc, #148]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bba:	4a26      	ldr	r2, [pc, #152]	; (8002c54 <HAL_TIM_PWM_MspInit+0x288>)
 8002bbc:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8002bbe:	4b24      	ldr	r3, [pc, #144]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bc0:	221f      	movs	r2, #31
 8002bc2:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bc4:	4b22      	ldr	r3, [pc, #136]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bc6:	2240      	movs	r2, #64	; 0x40
 8002bc8:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bca:	4b21      	ldr	r3, [pc, #132]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002bd0:	4b1f      	ldr	r3, [pc, #124]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bd6:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002bd8:	4b1d      	ldr	r3, [pc, #116]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bda:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bde:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002be0:	4b1b      	ldr	r3, [pc, #108]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002be2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002be6:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8002be8:	4b19      	ldr	r3, [pc, #100]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002bee:	4b18      	ldr	r3, [pc, #96]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bf4:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8002bfa:	4815      	ldr	r0, [pc, #84]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002bfc:	f002 f980 	bl	8004f00 <HAL_DMA_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 8002c06:	f7ff fb7b 	bl	8002300 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a10      	ldr	r2, [pc, #64]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002c0e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c10:	4a0f      	ldr	r2, [pc, #60]	; (8002c50 <HAL_TIM_PWM_MspInit+0x284>)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	201e      	movs	r0, #30
 8002c1c:	f002 f93b 	bl	8004e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c20:	201e      	movs	r0, #30
 8002c22:	f002 f952 	bl	8004eca <HAL_NVIC_EnableIRQ>
}
 8002c26:	e05a      	b.n	8002cde <HAL_TIM_PWM_MspInit+0x312>
 8002c28:	58024400 	.word	0x58024400
 8002c2c:	58020000 	.word	0x58020000
 8002c30:	2400130c 	.word	0x2400130c
 8002c34:	40020028 	.word	0x40020028
 8002c38:	40000400 	.word	0x40000400
 8002c3c:	24001384 	.word	0x24001384
 8002c40:	40020058 	.word	0x40020058
 8002c44:	240013fc 	.word	0x240013fc
 8002c48:	40020070 	.word	0x40020070
 8002c4c:	40000800 	.word	0x40000800
 8002c50:	24001474 	.word	0x24001474
 8002c54:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a22      	ldr	r2, [pc, #136]	; (8002ce8 <HAL_TIM_PWM_MspInit+0x31c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d13d      	bne.n	8002cde <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c62:	4b22      	ldr	r3, [pc, #136]	; (8002cec <HAL_TIM_PWM_MspInit+0x320>)
 8002c64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c68:	4a20      	ldr	r2, [pc, #128]	; (8002cec <HAL_TIM_PWM_MspInit+0x320>)
 8002c6a:	f043 0308 	orr.w	r3, r3, #8
 8002c6e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c72:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <HAL_TIM_PWM_MspInit+0x320>)
 8002c74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c78:	f003 0308 	and.w	r3, r3, #8
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002c82:	4a1c      	ldr	r2, [pc, #112]	; (8002cf4 <HAL_TIM_PWM_MspInit+0x328>)
 8002c84:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 8002c86:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002c88:	223a      	movs	r2, #58	; 0x3a
 8002c8a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c8c:	4b18      	ldr	r3, [pc, #96]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002c8e:	2240      	movs	r2, #64	; 0x40
 8002c90:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c92:	4b17      	ldr	r3, [pc, #92]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8002c98:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c9e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ca0:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002ca2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ca6:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ca8:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002caa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cae:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8002cc2:	480b      	ldr	r0, [pc, #44]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cc4:	f002 f91c 	bl	8004f00 <HAL_DMA_Init>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 8002cce:	f7ff fb17 	bl	8002300 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a06      	ldr	r2, [pc, #24]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8002cd8:	4a05      	ldr	r2, [pc, #20]	; (8002cf0 <HAL_TIM_PWM_MspInit+0x324>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002cde:	bf00      	nop
 8002ce0:	3730      	adds	r7, #48	; 0x30
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000c00 	.word	0x40000c00
 8002cec:	58024400 	.word	0x58024400
 8002cf0:	240014ec 	.word	0x240014ec
 8002cf4:	40020040 	.word	0x40020040

08002cf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a16      	ldr	r2, [pc, #88]	; (8002d60 <HAL_TIM_Base_MspInit+0x68>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d10f      	bne.n	8002d2a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d10:	4a14      	ldr	r2, [pc, #80]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d16:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d1a:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002d28:	e013      	b.n	8002d52 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a0e      	ldr	r2, [pc, #56]	; (8002d68 <HAL_TIM_Base_MspInit+0x70>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d10e      	bne.n	8002d52 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002d34:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d3a:	4a0a      	ldr	r2, [pc, #40]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d40:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002d44:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <HAL_TIM_Base_MspInit+0x6c>)
 8002d46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	68bb      	ldr	r3, [r7, #8]
}
 8002d52:	bf00      	nop
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	40001c00 	.word	0x40001c00
 8002d64:	58024400 	.word	0x58024400
 8002d68:	40002000 	.word	0x40002000

08002d6c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08c      	sub	sp, #48	; 0x30
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	f107 031c 	add.w	r3, r7, #28
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d8c:	d120      	bne.n	8002dd0 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d8e:	4b52      	ldr	r3, [pc, #328]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d94:	4a50      	ldr	r2, [pc, #320]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002d96:	f043 0302 	orr.w	r3, r3, #2
 8002d9a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	61bb      	str	r3, [r7, #24]
 8002daa:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002dac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db2:	2302      	movs	r3, #2
 8002db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002db6:	2302      	movs	r3, #2
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc2:	f107 031c 	add.w	r3, r7, #28
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4844      	ldr	r0, [pc, #272]	; (8002edc <HAL_TIM_MspPostInit+0x170>)
 8002dca:	f004 fcd1 	bl	8007770 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002dce:	e07f      	b.n	8002ed0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a42      	ldr	r2, [pc, #264]	; (8002ee0 <HAL_TIM_MspPostInit+0x174>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d11f      	bne.n	8002e1a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dda:	4b3f      	ldr	r3, [pc, #252]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002de0:	4a3d      	ldr	r2, [pc, #244]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002de2:	f043 0302 	orr.w	r3, r3, #2
 8002de6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dea:	4b3b      	ldr	r3, [pc, #236]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002df8:	2330      	movs	r3, #48	; 0x30
 8002dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e00:	2302      	movs	r3, #2
 8002e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	2300      	movs	r3, #0
 8002e06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0c:	f107 031c 	add.w	r3, r7, #28
 8002e10:	4619      	mov	r1, r3
 8002e12:	4832      	ldr	r0, [pc, #200]	; (8002edc <HAL_TIM_MspPostInit+0x170>)
 8002e14:	f004 fcac 	bl	8007770 <HAL_GPIO_Init>
}
 8002e18:	e05a      	b.n	8002ed0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a31      	ldr	r2, [pc, #196]	; (8002ee4 <HAL_TIM_MspPostInit+0x178>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d131      	bne.n	8002e88 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e24:	4b2c      	ldr	r3, [pc, #176]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e2a:	4a2b      	ldr	r2, [pc, #172]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002e2c:	f043 0308 	orr.w	r3, r3, #8
 8002e30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e34:	4b28      	ldr	r3, [pc, #160]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e3a:	f003 0308 	and.w	r3, r3, #8
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002e42:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8002e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e50:	2300      	movs	r3, #0
 8002e52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e54:	2302      	movs	r3, #2
 8002e56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e58:	f107 031c 	add.w	r3, r7, #28
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	4822      	ldr	r0, [pc, #136]	; (8002ee8 <HAL_TIM_MspPostInit+0x17c>)
 8002e60:	f004 fc86 	bl	8007770 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002e64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e72:	2300      	movs	r3, #0
 8002e74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e76:	2302      	movs	r3, #2
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e7a:	f107 031c 	add.w	r3, r7, #28
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4819      	ldr	r0, [pc, #100]	; (8002ee8 <HAL_TIM_MspPostInit+0x17c>)
 8002e82:	f004 fc75 	bl	8007770 <HAL_GPIO_Init>
}
 8002e86:	e023      	b.n	8002ed0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a17      	ldr	r2, [pc, #92]	; (8002eec <HAL_TIM_MspPostInit+0x180>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d11e      	bne.n	8002ed0 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e92:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e98:	4a0f      	ldr	r2, [pc, #60]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <HAL_TIM_MspPostInit+0x16c>)
 8002ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	60fb      	str	r3, [r7, #12]
 8002eae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002eb0:	2308      	movs	r3, #8
 8002eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002eb8:	2302      	movs	r3, #2
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec4:	f107 031c 	add.w	r3, r7, #28
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4809      	ldr	r0, [pc, #36]	; (8002ef0 <HAL_TIM_MspPostInit+0x184>)
 8002ecc:	f004 fc50 	bl	8007770 <HAL_GPIO_Init>
}
 8002ed0:	bf00      	nop
 8002ed2:	3730      	adds	r7, #48	; 0x30
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	58024400 	.word	0x58024400
 8002edc:	58020400 	.word	0x58020400
 8002ee0:	40000400 	.word	0x40000400
 8002ee4:	40000800 	.word	0x40000800
 8002ee8:	58020c00 	.word	0x58020c00
 8002eec:	40000c00 	.word	0x40000c00
 8002ef0:	58020000 	.word	0x58020000

08002ef4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b0ba      	sub	sp, #232	; 0xe8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002efc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f00:	2200      	movs	r2, #0
 8002f02:	601a      	str	r2, [r3, #0]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	609a      	str	r2, [r3, #8]
 8002f08:	60da      	str	r2, [r3, #12]
 8002f0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f0c:	f107 0318 	add.w	r3, r7, #24
 8002f10:	22b8      	movs	r2, #184	; 0xb8
 8002f12:	2100      	movs	r1, #0
 8002f14:	4618      	mov	r0, r3
 8002f16:	f017 fa76 	bl	801a406 <memset>
  if(huart->Instance==UART4)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a4d      	ldr	r2, [pc, #308]	; (8003054 <HAL_UART_MspInit+0x160>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d147      	bne.n	8002fb4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002f24:	f04f 0202 	mov.w	r2, #2
 8002f28:	f04f 0300 	mov.w	r3, #0
 8002f2c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f36:	f107 0318 	add.w	r3, r7, #24
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f007 f9ee 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002f46:	f7ff f9db 	bl	8002300 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f4a:	4b43      	ldr	r3, [pc, #268]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f50:	4a41      	ldr	r2, [pc, #260]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f52:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002f56:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f5a:	4b3f      	ldr	r3, [pc, #252]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f68:	4b3b      	ldr	r3, [pc, #236]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f6e:	4a3a      	ldr	r2, [pc, #232]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f70:	f043 0302 	orr.w	r3, r3, #2
 8002f74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f78:	4b37      	ldr	r3, [pc, #220]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002f7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002fa0:	2308      	movs	r3, #8
 8002fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002faa:	4619      	mov	r1, r3
 8002fac:	482b      	ldr	r0, [pc, #172]	; (800305c <HAL_UART_MspInit+0x168>)
 8002fae:	f004 fbdf 	bl	8007770 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002fb2:	e04a      	b.n	800304a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a29      	ldr	r2, [pc, #164]	; (8003060 <HAL_UART_MspInit+0x16c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d145      	bne.n	800304a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002fbe:	f04f 0201 	mov.w	r2, #1
 8002fc2:	f04f 0300 	mov.w	r3, #0
 8002fc6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fd0:	f107 0318 	add.w	r3, r7, #24
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f007 f9a1 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002fe0:	f7ff f98e 	bl	8002300 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fe4:	4b1c      	ldr	r3, [pc, #112]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002fe6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002fea:	4a1b      	ldr	r2, [pc, #108]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002fec:	f043 0320 	orr.w	r3, r3, #32
 8002ff0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002ff4:	4b18      	ldr	r3, [pc, #96]	; (8003058 <HAL_UART_MspInit+0x164>)
 8002ff6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003002:	4b15      	ldr	r3, [pc, #84]	; (8003058 <HAL_UART_MspInit+0x164>)
 8003004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003008:	4a13      	ldr	r2, [pc, #76]	; (8003058 <HAL_UART_MspInit+0x164>)
 800300a:	f043 0304 	orr.w	r3, r3, #4
 800300e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003012:	4b11      	ldr	r3, [pc, #68]	; (8003058 <HAL_UART_MspInit+0x164>)
 8003014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	60bb      	str	r3, [r7, #8]
 800301e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003020:	23c0      	movs	r3, #192	; 0xc0
 8003022:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003026:	2302      	movs	r3, #2
 8003028:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302c:	2300      	movs	r3, #0
 800302e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003032:	2300      	movs	r3, #0
 8003034:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003038:	2307      	movs	r3, #7
 800303a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003042:	4619      	mov	r1, r3
 8003044:	4807      	ldr	r0, [pc, #28]	; (8003064 <HAL_UART_MspInit+0x170>)
 8003046:	f004 fb93 	bl	8007770 <HAL_GPIO_Init>
}
 800304a:	bf00      	nop
 800304c:	37e8      	adds	r7, #232	; 0xe8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40004c00 	.word	0x40004c00
 8003058:	58024400 	.word	0x58024400
 800305c:	58020400 	.word	0x58020400
 8003060:	40011400 	.word	0x40011400
 8003064:	58020800 	.word	0x58020800

08003068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800306c:	e7fe      	b.n	800306c <NMI_Handler+0x4>

0800306e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800306e:	b480      	push	{r7}
 8003070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003072:	e7fe      	b.n	8003072 <HardFault_Handler+0x4>

08003074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003078:	e7fe      	b.n	8003078 <MemManage_Handler+0x4>

0800307a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800307a:	b480      	push	{r7}
 800307c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800307e:	e7fe      	b.n	800307e <BusFault_Handler+0x4>

08003080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003084:	e7fe      	b.n	8003084 <UsageFault_Handler+0x4>

08003086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003086:	b480      	push	{r7}
 8003088:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800308a:	bf00      	nop
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030a2:	b480      	push	{r7}
 80030a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030b4:	f000 fa4a 	bl	800354c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030b8:	bf00      	nop
 80030ba:	bd80      	pop	{r7, pc}

080030bc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80030c0:	4802      	ldr	r0, [pc, #8]	; (80030cc <DMA1_Stream0_IRQHandler+0x10>)
 80030c2:	f002 fcdf 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	24001474 	.word	0x24001474

080030d0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 80030d4:	4802      	ldr	r0, [pc, #8]	; (80030e0 <DMA1_Stream1_IRQHandler+0x10>)
 80030d6:	f002 fcd5 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	2400130c 	.word	0x2400130c

080030e4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 80030e8:	4802      	ldr	r0, [pc, #8]	; (80030f4 <DMA1_Stream2_IRQHandler+0x10>)
 80030ea:	f002 fccb 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	240014ec 	.word	0x240014ec

080030f8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 80030fc:	4802      	ldr	r0, [pc, #8]	; (8003108 <DMA1_Stream3_IRQHandler+0x10>)
 80030fe:	f002 fcc1 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	24001384 	.word	0x24001384

0800310c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003110:	4802      	ldr	r0, [pc, #8]	; (800311c <DMA1_Stream4_IRQHandler+0x10>)
 8003112:	f002 fcb7 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	240013fc 	.word	0x240013fc

08003120 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003124:	4802      	ldr	r0, [pc, #8]	; (8003130 <DMA1_Stream5_IRQHandler+0x10>)
 8003126:	f002 fcad 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800312a:	bf00      	nop
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	24000d4c 	.word	0x24000d4c

08003134 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003138:	4802      	ldr	r0, [pc, #8]	; (8003144 <TIM4_IRQHandler+0x10>)
 800313a:	f00c fad1 	bl	800f6e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	240011dc 	.word	0x240011dc

08003148 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800314c:	4802      	ldr	r0, [pc, #8]	; (8003158 <I2C2_EV_IRQHandler+0x10>)
 800314e:	f004 fd61 	bl	8007c14 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	24000edc 	.word	0x24000edc

0800315c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003160:	4802      	ldr	r0, [pc, #8]	; (800316c <DMA2_Stream7_IRQHandler+0x10>)
 8003162:	f002 fc8f 	bl	8005a84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	24000dc4 	.word	0x24000dc4

08003170 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <OTG_HS_IRQHandler+0x10>)
 8003176:	f004 ff57 	bl	8008028 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	24002db8 	.word	0x24002db8

08003184 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <SDMMC2_IRQHandler+0x10>)
 800318a:	f009 ff1d 	bl	800cfc8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	24000f30 	.word	0x24000f30

08003198 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return 1;
 800319c:	2301      	movs	r3, #1
}
 800319e:	4618      	mov	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <_kill>:

int _kill(int pid, int sig)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031b2:	f017 f97b 	bl	801a4ac <__errno>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2216      	movs	r2, #22
 80031ba:	601a      	str	r2, [r3, #0]
  return -1;
 80031bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <_exit>:

void _exit (int status)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031d0:	f04f 31ff 	mov.w	r1, #4294967295
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff ffe7 	bl	80031a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031da:	e7fe      	b.n	80031da <_exit+0x12>

080031dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e8:	2300      	movs	r3, #0
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	e00a      	b.n	8003204 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031ee:	f3af 8000 	nop.w
 80031f2:	4601      	mov	r1, r0
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	1c5a      	adds	r2, r3, #1
 80031f8:	60ba      	str	r2, [r7, #8]
 80031fa:	b2ca      	uxtb	r2, r1
 80031fc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	3301      	adds	r3, #1
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	dbf0      	blt.n	80031ee <_read+0x12>
  }

  return len;
 800320c:	687b      	ldr	r3, [r7, #4]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b086      	sub	sp, #24
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	e009      	b.n	800323c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	60ba      	str	r2, [r7, #8]
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	3301      	adds	r3, #1
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	429a      	cmp	r2, r3
 8003242:	dbf1      	blt.n	8003228 <_write+0x12>
  }
  return len;
 8003244:	687b      	ldr	r3, [r7, #4]
}
 8003246:	4618      	mov	r0, r3
 8003248:	3718      	adds	r7, #24
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <_close>:

int _close(int file)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003276:	605a      	str	r2, [r3, #4]
  return 0;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <_isatty>:

int _isatty(int file)
{
 8003286:	b480      	push	{r7}
 8003288:	b083      	sub	sp, #12
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c0:	4a14      	ldr	r2, [pc, #80]	; (8003314 <_sbrk+0x5c>)
 80032c2:	4b15      	ldr	r3, [pc, #84]	; (8003318 <_sbrk+0x60>)
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032cc:	4b13      	ldr	r3, [pc, #76]	; (800331c <_sbrk+0x64>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d102      	bne.n	80032da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032d4:	4b11      	ldr	r3, [pc, #68]	; (800331c <_sbrk+0x64>)
 80032d6:	4a12      	ldr	r2, [pc, #72]	; (8003320 <_sbrk+0x68>)
 80032d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032da:	4b10      	ldr	r3, [pc, #64]	; (800331c <_sbrk+0x64>)
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4413      	add	r3, r2
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d207      	bcs.n	80032f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032e8:	f017 f8e0 	bl	801a4ac <__errno>
 80032ec:	4603      	mov	r3, r0
 80032ee:	220c      	movs	r2, #12
 80032f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e009      	b.n	800330c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <_sbrk+0x64>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032fe:	4b07      	ldr	r3, [pc, #28]	; (800331c <_sbrk+0x64>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4413      	add	r3, r2
 8003306:	4a05      	ldr	r2, [pc, #20]	; (800331c <_sbrk+0x64>)
 8003308:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800330a:	68fb      	ldr	r3, [r7, #12]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3718      	adds	r7, #24
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	24050000 	.word	0x24050000
 8003318:	00000800 	.word	0x00000800
 800331c:	2400168c 	.word	0x2400168c
 8003320:	24003630 	.word	0x24003630

08003324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003328:	4b32      	ldr	r3, [pc, #200]	; (80033f4 <SystemInit+0xd0>)
 800332a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800332e:	4a31      	ldr	r2, [pc, #196]	; (80033f4 <SystemInit+0xd0>)
 8003330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003334:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003338:	4b2f      	ldr	r3, [pc, #188]	; (80033f8 <SystemInit+0xd4>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 030f 	and.w	r3, r3, #15
 8003340:	2b06      	cmp	r3, #6
 8003342:	d807      	bhi.n	8003354 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003344:	4b2c      	ldr	r3, [pc, #176]	; (80033f8 <SystemInit+0xd4>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f023 030f 	bic.w	r3, r3, #15
 800334c:	4a2a      	ldr	r2, [pc, #168]	; (80033f8 <SystemInit+0xd4>)
 800334e:	f043 0307 	orr.w	r3, r3, #7
 8003352:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003354:	4b29      	ldr	r3, [pc, #164]	; (80033fc <SystemInit+0xd8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a28      	ldr	r2, [pc, #160]	; (80033fc <SystemInit+0xd8>)
 800335a:	f043 0301 	orr.w	r3, r3, #1
 800335e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003360:	4b26      	ldr	r3, [pc, #152]	; (80033fc <SystemInit+0xd8>)
 8003362:	2200      	movs	r2, #0
 8003364:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003366:	4b25      	ldr	r3, [pc, #148]	; (80033fc <SystemInit+0xd8>)
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4924      	ldr	r1, [pc, #144]	; (80033fc <SystemInit+0xd8>)
 800336c:	4b24      	ldr	r3, [pc, #144]	; (8003400 <SystemInit+0xdc>)
 800336e:	4013      	ands	r3, r2
 8003370:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003372:	4b21      	ldr	r3, [pc, #132]	; (80033f8 <SystemInit+0xd4>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0308 	and.w	r3, r3, #8
 800337a:	2b00      	cmp	r3, #0
 800337c:	d007      	beq.n	800338e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800337e:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <SystemInit+0xd4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f023 030f 	bic.w	r3, r3, #15
 8003386:	4a1c      	ldr	r2, [pc, #112]	; (80033f8 <SystemInit+0xd4>)
 8003388:	f043 0307 	orr.w	r3, r3, #7
 800338c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800338e:	4b1b      	ldr	r3, [pc, #108]	; (80033fc <SystemInit+0xd8>)
 8003390:	2200      	movs	r2, #0
 8003392:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003394:	4b19      	ldr	r3, [pc, #100]	; (80033fc <SystemInit+0xd8>)
 8003396:	2200      	movs	r2, #0
 8003398:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800339a:	4b18      	ldr	r3, [pc, #96]	; (80033fc <SystemInit+0xd8>)
 800339c:	2200      	movs	r2, #0
 800339e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80033a0:	4b16      	ldr	r3, [pc, #88]	; (80033fc <SystemInit+0xd8>)
 80033a2:	4a18      	ldr	r2, [pc, #96]	; (8003404 <SystemInit+0xe0>)
 80033a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80033a6:	4b15      	ldr	r3, [pc, #84]	; (80033fc <SystemInit+0xd8>)
 80033a8:	4a17      	ldr	r2, [pc, #92]	; (8003408 <SystemInit+0xe4>)
 80033aa:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80033ac:	4b13      	ldr	r3, [pc, #76]	; (80033fc <SystemInit+0xd8>)
 80033ae:	4a17      	ldr	r2, [pc, #92]	; (800340c <SystemInit+0xe8>)
 80033b0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80033b2:	4b12      	ldr	r3, [pc, #72]	; (80033fc <SystemInit+0xd8>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80033b8:	4b10      	ldr	r3, [pc, #64]	; (80033fc <SystemInit+0xd8>)
 80033ba:	4a14      	ldr	r2, [pc, #80]	; (800340c <SystemInit+0xe8>)
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80033be:	4b0f      	ldr	r3, [pc, #60]	; (80033fc <SystemInit+0xd8>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80033c4:	4b0d      	ldr	r3, [pc, #52]	; (80033fc <SystemInit+0xd8>)
 80033c6:	4a11      	ldr	r2, [pc, #68]	; (800340c <SystemInit+0xe8>)
 80033c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80033ca:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <SystemInit+0xd8>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033d0:	4b0a      	ldr	r3, [pc, #40]	; (80033fc <SystemInit+0xd8>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a09      	ldr	r2, [pc, #36]	; (80033fc <SystemInit+0xd8>)
 80033d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033da:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80033dc:	4b07      	ldr	r3, [pc, #28]	; (80033fc <SystemInit+0xd8>)
 80033de:	2200      	movs	r2, #0
 80033e0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80033e2:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <SystemInit+0xec>)
 80033e4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80033e8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80033ea:	bf00      	nop
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	e000ed00 	.word	0xe000ed00
 80033f8:	52002000 	.word	0x52002000
 80033fc:	58024400 	.word	0x58024400
 8003400:	eaf6ed7f 	.word	0xeaf6ed7f
 8003404:	02020200 	.word	0x02020200
 8003408:	01ff0000 	.word	0x01ff0000
 800340c:	01010280 	.word	0x01010280
 8003410:	52004000 	.word	0x52004000

08003414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003414:	f8df d034 	ldr.w	sp, [pc, #52]	; 800344c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003418:	f7ff ff84 	bl	8003324 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800341c:	480c      	ldr	r0, [pc, #48]	; (8003450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800341e:	490d      	ldr	r1, [pc, #52]	; (8003454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003420:	4a0d      	ldr	r2, [pc, #52]	; (8003458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003424:	e002      	b.n	800342c <LoopCopyDataInit>

08003426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800342a:	3304      	adds	r3, #4

0800342c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800342c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800342e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003430:	d3f9      	bcc.n	8003426 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003432:	4a0a      	ldr	r2, [pc, #40]	; (800345c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003434:	4c0a      	ldr	r4, [pc, #40]	; (8003460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003438:	e001      	b.n	800343e <LoopFillZerobss>

0800343a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800343a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800343c:	3204      	adds	r2, #4

0800343e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800343e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003440:	d3fb      	bcc.n	800343a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003442:	f017 f839 	bl	801a4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003446:	f7fd ff39 	bl	80012bc <main>
  bx  lr
 800344a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800344c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003450:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003454:	240002c8 	.word	0x240002c8
  ldr r2, =_sidata
 8003458:	0801e540 	.word	0x0801e540
  ldr r2, =_sbss
 800345c:	240002c8 	.word	0x240002c8
  ldr r4, =_ebss
 8003460:	24003630 	.word	0x24003630

08003464 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003464:	e7fe      	b.n	8003464 <ADC3_IRQHandler>
	...

08003468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800346e:	2003      	movs	r0, #3
 8003470:	f001 fd06 	bl	8004e80 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003474:	f006 fd7c 	bl	8009f70 <HAL_RCC_GetSysClockFreq>
 8003478:	4602      	mov	r2, r0
 800347a:	4b15      	ldr	r3, [pc, #84]	; (80034d0 <HAL_Init+0x68>)
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	0a1b      	lsrs	r3, r3, #8
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	4913      	ldr	r1, [pc, #76]	; (80034d4 <HAL_Init+0x6c>)
 8003486:	5ccb      	ldrb	r3, [r1, r3]
 8003488:	f003 031f 	and.w	r3, r3, #31
 800348c:	fa22 f303 	lsr.w	r3, r2, r3
 8003490:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003492:	4b0f      	ldr	r3, [pc, #60]	; (80034d0 <HAL_Init+0x68>)
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	4a0e      	ldr	r2, [pc, #56]	; (80034d4 <HAL_Init+0x6c>)
 800349c:	5cd3      	ldrb	r3, [r2, r3]
 800349e:	f003 031f 	and.w	r3, r3, #31
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	fa22 f303 	lsr.w	r3, r2, r3
 80034a8:	4a0b      	ldr	r2, [pc, #44]	; (80034d8 <HAL_Init+0x70>)
 80034aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034ac:	4a0b      	ldr	r2, [pc, #44]	; (80034dc <HAL_Init+0x74>)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034b2:	200f      	movs	r0, #15
 80034b4:	f000 f814 	bl	80034e0 <HAL_InitTick>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e002      	b.n	80034c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80034c2:	f7fe ff23 	bl	800230c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	58024400 	.word	0x58024400
 80034d4:	0801dc74 	.word	0x0801dc74
 80034d8:	24000004 	.word	0x24000004
 80034dc:	24000000 	.word	0x24000000

080034e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80034e8:	4b15      	ldr	r3, [pc, #84]	; (8003540 <HAL_InitTick+0x60>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e021      	b.n	8003538 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80034f4:	4b13      	ldr	r3, [pc, #76]	; (8003544 <HAL_InitTick+0x64>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	4b11      	ldr	r3, [pc, #68]	; (8003540 <HAL_InitTick+0x60>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	4619      	mov	r1, r3
 80034fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003502:	fbb3 f3f1 	udiv	r3, r3, r1
 8003506:	fbb2 f3f3 	udiv	r3, r2, r3
 800350a:	4618      	mov	r0, r3
 800350c:	f001 fceb 	bl	8004ee6 <HAL_SYSTICK_Config>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e00e      	b.n	8003538 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b0f      	cmp	r3, #15
 800351e:	d80a      	bhi.n	8003536 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003520:	2200      	movs	r2, #0
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	f001 fcb5 	bl	8004e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800352c:	4a06      	ldr	r2, [pc, #24]	; (8003548 <HAL_InitTick+0x68>)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	e000      	b.n	8003538 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	2400000c 	.word	0x2400000c
 8003544:	24000000 	.word	0x24000000
 8003548:	24000008 	.word	0x24000008

0800354c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003550:	4b06      	ldr	r3, [pc, #24]	; (800356c <HAL_IncTick+0x20>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	461a      	mov	r2, r3
 8003556:	4b06      	ldr	r3, [pc, #24]	; (8003570 <HAL_IncTick+0x24>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4413      	add	r3, r2
 800355c:	4a04      	ldr	r2, [pc, #16]	; (8003570 <HAL_IncTick+0x24>)
 800355e:	6013      	str	r3, [r2, #0]
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	2400000c 	.word	0x2400000c
 8003570:	24001690 	.word	0x24001690

08003574 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  return uwTick;
 8003578:	4b03      	ldr	r3, [pc, #12]	; (8003588 <HAL_GetTick+0x14>)
 800357a:	681b      	ldr	r3, [r3, #0]
}
 800357c:	4618      	mov	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	24001690 	.word	0x24001690

0800358c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003594:	f7ff ffee 	bl	8003574 <HAL_GetTick>
 8003598:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a4:	d005      	beq.n	80035b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035a6:	4b0a      	ldr	r3, [pc, #40]	; (80035d0 <HAL_Delay+0x44>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4413      	add	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80035b2:	bf00      	nop
 80035b4:	f7ff ffde 	bl	8003574 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d8f7      	bhi.n	80035b4 <HAL_Delay+0x28>
  {
  }
}
 80035c4:	bf00      	nop
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	2400000c 	.word	0x2400000c

080035d4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80035de:	4b07      	ldr	r3, [pc, #28]	; (80035fc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	43db      	mvns	r3, r3
 80035e6:	401a      	ands	r2, r3
 80035e8:	4904      	ldr	r1, [pc, #16]	; (80035fc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	58000400 	.word	0x58000400

08003600 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	609a      	str	r2, [r3, #8]
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003626:	b480      	push	{r7}
 8003628:	b083      	sub	sp, #12
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	609a      	str	r2, [r3, #8]
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800365c:	4618      	mov	r0, r3
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	3360      	adds	r3, #96	; 0x60
 800367a:	461a      	mov	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	4413      	add	r3, r2
 8003682:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4a10      	ldr	r2, [pc, #64]	; (80036c8 <LL_ADC_SetOffset+0x60>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d10b      	bne.n	80036a4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	4313      	orrs	r3, r2
 800369a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80036a2:	e00b      	b.n	80036bc <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	430b      	orrs	r3, r1
 80036b6:	431a      	orrs	r2, r3
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	601a      	str	r2, [r3, #0]
}
 80036bc:	bf00      	nop
 80036be:	371c      	adds	r7, #28
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	58026000 	.word	0x58026000

080036cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	3360      	adds	r3, #96	; 0x60
 80036da:	461a      	mov	r2, r3
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3714      	adds	r7, #20
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f003 031f 	and.w	r3, r3, #31
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	fa01 f303 	lsl.w	r3, r1, r3
 8003718:	431a      	orrs	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	611a      	str	r2, [r3, #16]
}
 800371e:	bf00      	nop
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
	...

0800372c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800372c:	b480      	push	{r7}
 800372e:	b087      	sub	sp, #28
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4a0c      	ldr	r2, [pc, #48]	; (800376c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d00e      	beq.n	800375e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	3360      	adds	r3, #96	; 0x60
 8003744:	461a      	mov	r2, r3
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4413      	add	r3, r2
 800374c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	431a      	orrs	r2, r3
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	601a      	str	r2, [r3, #0]
  }
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	58026000 	.word	0x58026000

08003770 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4a0c      	ldr	r2, [pc, #48]	; (80037b0 <LL_ADC_SetOffsetSaturation+0x40>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d10e      	bne.n	80037a2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	3360      	adds	r3, #96	; 0x60
 8003788:	461a      	mov	r2, r3
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	431a      	orrs	r2, r3
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80037a2:	bf00      	nop
 80037a4:	371c      	adds	r7, #28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	58026000 	.word	0x58026000

080037b4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b087      	sub	sp, #28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4a0c      	ldr	r2, [pc, #48]	; (80037f4 <LL_ADC_SetOffsetSign+0x40>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d10e      	bne.n	80037e6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3360      	adds	r3, #96	; 0x60
 80037cc:	461a      	mov	r2, r3
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	4413      	add	r3, r2
 80037d4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	431a      	orrs	r2, r3
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80037e6:	bf00      	nop
 80037e8:	371c      	adds	r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	58026000 	.word	0x58026000

080037f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b087      	sub	sp, #28
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	3360      	adds	r3, #96	; 0x60
 8003808:	461a      	mov	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	4413      	add	r3, r2
 8003810:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4a0c      	ldr	r2, [pc, #48]	; (8003848 <LL_ADC_SetOffsetState+0x50>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d108      	bne.n	800382c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	431a      	orrs	r2, r3
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800382a:	e007      	b.n	800383c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	431a      	orrs	r2, r3
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	601a      	str	r2, [r3, #0]
}
 800383c:	bf00      	nop
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	58026000 	.word	0x58026000

0800384c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800384c:	b480      	push	{r7}
 800384e:	b087      	sub	sp, #28
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3330      	adds	r3, #48	; 0x30
 800385c:	461a      	mov	r2, r3
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	0a1b      	lsrs	r3, r3, #8
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	f003 030c 	and.w	r3, r3, #12
 8003868:	4413      	add	r3, r2
 800386a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f003 031f 	and.w	r3, r3, #31
 8003876:	211f      	movs	r1, #31
 8003878:	fa01 f303 	lsl.w	r3, r1, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	401a      	ands	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	0e9b      	lsrs	r3, r3, #26
 8003884:	f003 011f 	and.w	r1, r3, #31
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	f003 031f 	and.w	r3, r3, #31
 800388e:	fa01 f303 	lsl.w	r3, r1, r3
 8003892:	431a      	orrs	r2, r3
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003898:	bf00      	nop
 800389a:	371c      	adds	r7, #28
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b087      	sub	sp, #28
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	3314      	adds	r3, #20
 80038b4:	461a      	mov	r2, r3
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	0e5b      	lsrs	r3, r3, #25
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	4413      	add	r3, r2
 80038c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	0d1b      	lsrs	r3, r3, #20
 80038cc:	f003 031f 	and.w	r3, r3, #31
 80038d0:	2107      	movs	r1, #7
 80038d2:	fa01 f303 	lsl.w	r3, r1, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	401a      	ands	r2, r3
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	0d1b      	lsrs	r3, r3, #20
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	fa01 f303 	lsl.w	r3, r1, r3
 80038e8:	431a      	orrs	r2, r3
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80038ee:	bf00      	nop
 80038f0:	371c      	adds	r7, #28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4a1a      	ldr	r2, [pc, #104]	; (8003974 <LL_ADC_SetChannelSingleDiff+0x78>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d115      	bne.n	800393c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800391c:	43db      	mvns	r3, r3
 800391e:	401a      	ands	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f003 0318 	and.w	r3, r3, #24
 8003926:	4914      	ldr	r1, [pc, #80]	; (8003978 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003928:	40d9      	lsrs	r1, r3
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	400b      	ands	r3, r1
 800392e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003932:	431a      	orrs	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800393a:	e014      	b.n	8003966 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003948:	43db      	mvns	r3, r3
 800394a:	401a      	ands	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f003 0318 	and.w	r3, r3, #24
 8003952:	4909      	ldr	r1, [pc, #36]	; (8003978 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003954:	40d9      	lsrs	r1, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	400b      	ands	r3, r1
 800395a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800395e:	431a      	orrs	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003966:	bf00      	nop
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	58026000 	.word	0x58026000
 8003978:	000fffff 	.word	0x000fffff

0800397c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	4b04      	ldr	r3, [pc, #16]	; (800399c <LL_ADC_DisableDeepPowerDown+0x20>)
 800398a:	4013      	ands	r3, r2
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6093      	str	r3, [r2, #8]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr
 800399c:	5fffffc0 	.word	0x5fffffc0

080039a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b4:	d101      	bne.n	80039ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	4b05      	ldr	r3, [pc, #20]	; (80039ec <LL_ADC_EnableInternalRegulator+0x24>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	6fffffc0 	.word	0x6fffffc0

080039f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a00:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a04:	d101      	bne.n	8003a0a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a06:	2301      	movs	r3, #1
 8003a08:	e000      	b.n	8003a0c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <LL_ADC_IsEnabled+0x18>
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e000      	b.n	8003a32 <LL_ADC_IsEnabled+0x1a>
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr

08003a3e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d101      	bne.n	8003a56 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003a52:	2301      	movs	r3, #1
 8003a54:	e000      	b.n	8003a58 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f003 0308 	and.w	r3, r3, #8
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d101      	bne.n	8003a7c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
	...

08003a8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a8c:	b590      	push	{r4, r7, lr}
 8003a8e:	b089      	sub	sp, #36	; 0x24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e1ee      	b.n	8003e84 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d109      	bne.n	8003ac8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7fe fc43 	bl	8002340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff67 	bl	80039a0 <LL_ADC_IsDeepPowerDownEnabled>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d004      	beq.n	8003ae2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff ff4d 	bl	800397c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff ff82 	bl	80039f0 <LL_ADC_IsInternalRegulatorEnabled>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d114      	bne.n	8003b1c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff ff66 	bl	80039c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003afc:	4b8e      	ldr	r3, [pc, #568]	; (8003d38 <HAL_ADC_Init+0x2ac>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	099b      	lsrs	r3, r3, #6
 8003b02:	4a8e      	ldr	r2, [pc, #568]	; (8003d3c <HAL_ADC_Init+0x2b0>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	099b      	lsrs	r3, r3, #6
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003b0e:	e002      	b.n	8003b16 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	3b01      	subs	r3, #1
 8003b14:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1f9      	bne.n	8003b10 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7ff ff65 	bl	80039f0 <LL_ADC_IsInternalRegulatorEnabled>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10d      	bne.n	8003b48 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b30:	f043 0210 	orr.w	r2, r3, #16
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b3c:	f043 0201 	orr.w	r2, r3, #1
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff76 	bl	8003a3e <LL_ADC_REG_IsConversionOngoing>
 8003b52:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b58:	f003 0310 	and.w	r3, r3, #16
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f040 8188 	bne.w	8003e72 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f040 8184 	bne.w	8003e72 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b6e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003b72:	f043 0202 	orr.w	r2, r3, #2
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7ff ff4a 	bl	8003a18 <LL_ADC_IsEnabled>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d136      	bne.n	8003bf8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a6c      	ldr	r2, [pc, #432]	; (8003d40 <HAL_ADC_Init+0x2b4>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d004      	beq.n	8003b9e <HAL_ADC_Init+0x112>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a6a      	ldr	r2, [pc, #424]	; (8003d44 <HAL_ADC_Init+0x2b8>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d10e      	bne.n	8003bbc <HAL_ADC_Init+0x130>
 8003b9e:	4868      	ldr	r0, [pc, #416]	; (8003d40 <HAL_ADC_Init+0x2b4>)
 8003ba0:	f7ff ff3a 	bl	8003a18 <LL_ADC_IsEnabled>
 8003ba4:	4604      	mov	r4, r0
 8003ba6:	4867      	ldr	r0, [pc, #412]	; (8003d44 <HAL_ADC_Init+0x2b8>)
 8003ba8:	f7ff ff36 	bl	8003a18 <LL_ADC_IsEnabled>
 8003bac:	4603      	mov	r3, r0
 8003bae:	4323      	orrs	r3, r4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	bf0c      	ite	eq
 8003bb4:	2301      	moveq	r3, #1
 8003bb6:	2300      	movne	r3, #0
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	e008      	b.n	8003bce <HAL_ADC_Init+0x142>
 8003bbc:	4862      	ldr	r0, [pc, #392]	; (8003d48 <HAL_ADC_Init+0x2bc>)
 8003bbe:	f7ff ff2b 	bl	8003a18 <LL_ADC_IsEnabled>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2301      	moveq	r3, #1
 8003bca:	2300      	movne	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d012      	beq.n	8003bf8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a5a      	ldr	r2, [pc, #360]	; (8003d40 <HAL_ADC_Init+0x2b4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d004      	beq.n	8003be6 <HAL_ADC_Init+0x15a>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a58      	ldr	r2, [pc, #352]	; (8003d44 <HAL_ADC_Init+0x2b8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d101      	bne.n	8003bea <HAL_ADC_Init+0x15e>
 8003be6:	4a59      	ldr	r2, [pc, #356]	; (8003d4c <HAL_ADC_Init+0x2c0>)
 8003be8:	e000      	b.n	8003bec <HAL_ADC_Init+0x160>
 8003bea:	4a59      	ldr	r2, [pc, #356]	; (8003d50 <HAL_ADC_Init+0x2c4>)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4610      	mov	r0, r2
 8003bf4:	f7ff fd04 	bl	8003600 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a52      	ldr	r2, [pc, #328]	; (8003d48 <HAL_ADC_Init+0x2bc>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d129      	bne.n	8003c56 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	7e5b      	ldrb	r3, [r3, #25]
 8003c06:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003c0c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003c12:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d013      	beq.n	8003c44 <HAL_ADC_Init+0x1b8>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b0c      	cmp	r3, #12
 8003c22:	d00d      	beq.n	8003c40 <HAL_ADC_Init+0x1b4>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2b1c      	cmp	r3, #28
 8003c2a:	d007      	beq.n	8003c3c <HAL_ADC_Init+0x1b0>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b18      	cmp	r3, #24
 8003c32:	d101      	bne.n	8003c38 <HAL_ADC_Init+0x1ac>
 8003c34:	2318      	movs	r3, #24
 8003c36:	e006      	b.n	8003c46 <HAL_ADC_Init+0x1ba>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	e004      	b.n	8003c46 <HAL_ADC_Init+0x1ba>
 8003c3c:	2310      	movs	r3, #16
 8003c3e:	e002      	b.n	8003c46 <HAL_ADC_Init+0x1ba>
 8003c40:	2308      	movs	r3, #8
 8003c42:	e000      	b.n	8003c46 <HAL_ADC_Init+0x1ba>
 8003c44:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8003c46:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c4e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	e00e      	b.n	8003c74 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	7e5b      	ldrb	r3, [r3, #25]
 8003c5a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003c60:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003c66:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c6e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d106      	bne.n	8003c8c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c82:	3b01      	subs	r3, #1
 8003c84:	045b      	lsls	r3, r3, #17
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a26      	ldr	r2, [pc, #152]	; (8003d48 <HAL_ADC_Init+0x2bc>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d115      	bne.n	8003cde <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	4b26      	ldr	r3, [pc, #152]	; (8003d54 <HAL_ADC_Init+0x2c8>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6812      	ldr	r2, [r2, #0]
 8003cc0:	69b9      	ldr	r1, [r7, #24]
 8003cc2:	430b      	orrs	r3, r1
 8003cc4:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	611a      	str	r2, [r3, #16]
 8003cdc:	e009      	b.n	8003cf2 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	4b1c      	ldr	r3, [pc, #112]	; (8003d58 <HAL_ADC_Init+0x2cc>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	69b9      	ldr	r1, [r7, #24]
 8003cee:	430b      	orrs	r3, r1
 8003cf0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff fea1 	bl	8003a3e <LL_ADC_REG_IsConversionOngoing>
 8003cfc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7ff feae 	bl	8003a64 <LL_ADC_INJ_IsConversionOngoing>
 8003d08:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f040 808e 	bne.w	8003e2e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f040 808a 	bne.w	8003e2e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a0a      	ldr	r2, [pc, #40]	; (8003d48 <HAL_ADC_Init+0x2bc>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d11b      	bne.n	8003d5c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	7e1b      	ldrb	r3, [r3, #24]
 8003d28:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d30:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	e018      	b.n	8003d6a <HAL_ADC_Init+0x2de>
 8003d38:	24000000 	.word	0x24000000
 8003d3c:	053e2d63 	.word	0x053e2d63
 8003d40:	40022000 	.word	0x40022000
 8003d44:	40022100 	.word	0x40022100
 8003d48:	58026000 	.word	0x58026000
 8003d4c:	40022300 	.word	0x40022300
 8003d50:	58026300 	.word	0x58026300
 8003d54:	fff04007 	.word	0xfff04007
 8003d58:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	7e1b      	ldrb	r3, [r3, #24]
 8003d60:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8003d66:	4313      	orrs	r3, r2
 8003d68:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	4b46      	ldr	r3, [pc, #280]	; (8003e8c <HAL_ADC_Init+0x400>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	69b9      	ldr	r1, [r7, #24]
 8003d7a:	430b      	orrs	r3, r1
 8003d7c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d137      	bne.n	8003df8 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a3f      	ldr	r2, [pc, #252]	; (8003e90 <HAL_ADC_Init+0x404>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d116      	bne.n	8003dc6 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	691a      	ldr	r2, [r3, #16]
 8003d9e:	4b3d      	ldr	r3, [pc, #244]	; (8003e94 <HAL_ADC_Init+0x408>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003daa:	4311      	orrs	r1, r2
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003db0:	4311      	orrs	r1, r2
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003db6:	430a      	orrs	r2, r1
 8003db8:	431a      	orrs	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	611a      	str	r2, [r3, #16]
 8003dc4:	e020      	b.n	8003e08 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	4b32      	ldr	r3, [pc, #200]	; (8003e98 <HAL_ADC_Init+0x40c>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003dd4:	3a01      	subs	r2, #1
 8003dd6:	0411      	lsls	r1, r2, #16
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003ddc:	4311      	orrs	r1, r2
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003de2:	4311      	orrs	r1, r2
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003de8:	430a      	orrs	r2, r1
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0201 	orr.w	r2, r2, #1
 8003df4:	611a      	str	r2, [r3, #16]
 8003df6:	e007      	b.n	8003e08 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0201 	bic.w	r2, r2, #1
 8003e06:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a1b      	ldr	r2, [pc, #108]	; (8003e90 <HAL_ADC_Init+0x404>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d002      	beq.n	8003e2e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fd63 	bl	80048f4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d10c      	bne.n	8003e50 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3c:	f023 010f 	bic.w	r1, r3, #15
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
 8003e44:	1e5a      	subs	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	631a      	str	r2, [r3, #48]	; 0x30
 8003e4e:	e007      	b.n	8003e60 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 020f 	bic.w	r2, r2, #15
 8003e5e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e64:	f023 0303 	bic.w	r3, r3, #3
 8003e68:	f043 0201 	orr.w	r2, r3, #1
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	661a      	str	r2, [r3, #96]	; 0x60
 8003e70:	e007      	b.n	8003e82 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e76:	f043 0210 	orr.w	r2, r3, #16
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003e82:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3724      	adds	r7, #36	; 0x24
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd90      	pop	{r4, r7, pc}
 8003e8c:	ffffbffc 	.word	0xffffbffc
 8003e90:	58026000 	.word	0x58026000
 8003e94:	fc00f81f 	.word	0xfc00f81f
 8003e98:	fc00f81e 	.word	0xfc00f81e

08003e9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003e9c:	b590      	push	{r4, r7, lr}
 8003e9e:	b0b9      	sub	sp, #228	; 0xe4
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003eb6:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	4aa9      	ldr	r2, [pc, #676]	; (8004164 <HAL_ADC_ConfigChannel+0x2c8>)
 8003ebe:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d102      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x34>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	f000 bcfa 	b.w	80048c4 <HAL_ADC_ConfigChannel+0xa28>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7ff fdae 	bl	8003a3e <LL_ADC_REG_IsConversionOngoing>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f040 84de 	bne.w	80048a6 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a9e      	ldr	r2, [pc, #632]	; (8004168 <HAL_ADC_ConfigChannel+0x2cc>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d033      	beq.n	8003f5c <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d108      	bne.n	8003f12 <HAL_ADC_ConfigChannel+0x76>
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	0e9b      	lsrs	r3, r3, #26
 8003f06:	f003 031f 	and.w	r3, r3, #31
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	e01d      	b.n	8003f4e <HAL_ADC_ConfigChannel+0xb2>
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f1e:	fa93 f3a3 	rbit	r3, r3
 8003f22:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003f26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003f2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8003f36:	2320      	movs	r3, #32
 8003f38:	e004      	b.n	8003f44 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8003f3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f3e:	fab3 f383 	clz	r3, r3
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	f003 031f 	and.w	r3, r3, #31
 8003f48:	2201      	movs	r2, #1
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	6812      	ldr	r2, [r2, #0]
 8003f52:	69d1      	ldr	r1, [r2, #28]
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	6812      	ldr	r2, [r2, #0]
 8003f58:	430b      	orrs	r3, r1
 8003f5a:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6818      	ldr	r0, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	f7ff fc6f 	bl	800384c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff fd63 	bl	8003a3e <LL_ADC_REG_IsConversionOngoing>
 8003f78:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fd6f 	bl	8003a64 <LL_ADC_INJ_IsConversionOngoing>
 8003f86:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f040 8270 	bne.w	8004474 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f040 826b 	bne.w	8004474 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	6819      	ldr	r1, [r3, #0]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	461a      	mov	r2, r3
 8003fac:	f7ff fc7a 	bl	80038a4 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a6c      	ldr	r2, [pc, #432]	; (8004168 <HAL_ADC_ConfigChannel+0x2cc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d10d      	bne.n	8003fd6 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	695a      	ldr	r2, [r3, #20]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	08db      	lsrs	r3, r3, #3
 8003fc6:	f003 0303 	and.w	r3, r3, #3
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003fd4:	e032      	b.n	800403c <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003fd6:	4b65      	ldr	r3, [pc, #404]	; (800416c <HAL_ADC_ConfigChannel+0x2d0>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003fde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fe2:	d10b      	bne.n	8003ffc <HAL_ADC_ConfigChannel+0x160>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	695a      	ldr	r2, [r3, #20]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	089b      	lsrs	r3, r3, #2
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	e01d      	b.n	8004038 <HAL_ADC_ConfigChannel+0x19c>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	f003 0310 	and.w	r3, r3, #16
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10b      	bne.n	8004022 <HAL_ADC_ConfigChannel+0x186>
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	695a      	ldr	r2, [r3, #20]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	089b      	lsrs	r3, r3, #2
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	e00a      	b.n	8004038 <HAL_ADC_ConfigChannel+0x19c>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	089b      	lsrs	r3, r3, #2
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	2b04      	cmp	r3, #4
 8004042:	d048      	beq.n	80040d6 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6818      	ldr	r0, [r3, #0]
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	6919      	ldr	r1, [r3, #16]
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004054:	f7ff fb08 	bl	8003668 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a42      	ldr	r2, [pc, #264]	; (8004168 <HAL_ADC_ConfigChannel+0x2cc>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d119      	bne.n	8004096 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6818      	ldr	r0, [r3, #0]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	6919      	ldr	r1, [r3, #16]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	461a      	mov	r2, r3
 8004070:	f7ff fba0 	bl	80037b4 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6818      	ldr	r0, [r3, #0]
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	6919      	ldr	r1, [r3, #16]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d102      	bne.n	800408c <HAL_ADC_ConfigChannel+0x1f0>
 8004086:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800408a:	e000      	b.n	800408e <HAL_ADC_ConfigChannel+0x1f2>
 800408c:	2300      	movs	r3, #0
 800408e:	461a      	mov	r2, r3
 8004090:	f7ff fb6e 	bl	8003770 <LL_ADC_SetOffsetSaturation>
 8004094:	e1ee      	b.n	8004474 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6818      	ldr	r0, [r3, #0]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	6919      	ldr	r1, [r3, #16]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d102      	bne.n	80040ae <HAL_ADC_ConfigChannel+0x212>
 80040a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80040ac:	e000      	b.n	80040b0 <HAL_ADC_ConfigChannel+0x214>
 80040ae:	2300      	movs	r3, #0
 80040b0:	461a      	mov	r2, r3
 80040b2:	f7ff fb3b 	bl	800372c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6919      	ldr	r1, [r3, #16]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	7e1b      	ldrb	r3, [r3, #24]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d102      	bne.n	80040cc <HAL_ADC_ConfigChannel+0x230>
 80040c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80040ca:	e000      	b.n	80040ce <HAL_ADC_ConfigChannel+0x232>
 80040cc:	2300      	movs	r3, #0
 80040ce:	461a      	mov	r2, r3
 80040d0:	f7ff fb12 	bl	80036f8 <LL_ADC_SetDataRightShift>
 80040d4:	e1ce      	b.n	8004474 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a23      	ldr	r2, [pc, #140]	; (8004168 <HAL_ADC_ConfigChannel+0x2cc>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	f040 8181 	bne.w	80043e4 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2100      	movs	r1, #0
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff faef 	bl	80036cc <LL_ADC_GetOffsetChannel>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <HAL_ADC_ConfigChannel+0x272>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2100      	movs	r1, #0
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff fae4 	bl	80036cc <LL_ADC_GetOffsetChannel>
 8004104:	4603      	mov	r3, r0
 8004106:	0e9b      	lsrs	r3, r3, #26
 8004108:	f003 021f 	and.w	r2, r3, #31
 800410c:	e01e      	b.n	800414c <HAL_ADC_ConfigChannel+0x2b0>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2100      	movs	r1, #0
 8004114:	4618      	mov	r0, r3
 8004116:	f7ff fad9 	bl	80036cc <LL_ADC_GetOffsetChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004120:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004124:	fa93 f3a3 	rbit	r3, r3
 8004128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 800412c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004130:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8004134:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 800413c:	2320      	movs	r3, #32
 800413e:	e004      	b.n	800414a <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8004140:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004144:	fab3 f383 	clz	r3, r3
 8004148:	b2db      	uxtb	r3, r3
 800414a:	461a      	mov	r2, r3
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10b      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x2d4>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	0e9b      	lsrs	r3, r3, #26
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	e01e      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x306>
 8004164:	47ff0000 	.word	0x47ff0000
 8004168:	58026000 	.word	0x58026000
 800416c:	5c001000 	.word	0x5c001000
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004178:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800417c:	fa93 f3a3 	rbit	r3, r3
 8004180:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004184:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004188:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800418c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8004194:	2320      	movs	r3, #32
 8004196:	e004      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8004198:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800419c:	fab3 f383 	clz	r3, r3
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d106      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2200      	movs	r2, #0
 80041ac:	2100      	movs	r1, #0
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff fb22 	bl	80037f8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2101      	movs	r1, #1
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff fa86 	bl	80036cc <LL_ADC_GetOffsetChannel>
 80041c0:	4603      	mov	r3, r0
 80041c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10a      	bne.n	80041e0 <HAL_ADC_ConfigChannel+0x344>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2101      	movs	r1, #1
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff fa7b 	bl	80036cc <LL_ADC_GetOffsetChannel>
 80041d6:	4603      	mov	r3, r0
 80041d8:	0e9b      	lsrs	r3, r3, #26
 80041da:	f003 021f 	and.w	r2, r3, #31
 80041de:	e01e      	b.n	800421e <HAL_ADC_ConfigChannel+0x382>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2101      	movs	r1, #1
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff fa70 	bl	80036cc <LL_ADC_GetOffsetChannel>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80041f6:	fa93 f3a3 	rbit	r3, r3
 80041fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80041fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004202:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004206:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 800420e:	2320      	movs	r3, #32
 8004210:	e004      	b.n	800421c <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8004212:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004216:	fab3 f383 	clz	r3, r3
 800421a:	b2db      	uxtb	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004226:	2b00      	cmp	r3, #0
 8004228:	d105      	bne.n	8004236 <HAL_ADC_ConfigChannel+0x39a>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	0e9b      	lsrs	r3, r3, #26
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	e018      	b.n	8004268 <HAL_ADC_ConfigChannel+0x3cc>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004242:	fa93 f3a3 	rbit	r3, r3
 8004246:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800424a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800424e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004252:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 800425a:	2320      	movs	r3, #32
 800425c:	e004      	b.n	8004268 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 800425e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004262:	fab3 f383 	clz	r3, r3
 8004266:	b2db      	uxtb	r3, r3
 8004268:	429a      	cmp	r2, r3
 800426a:	d106      	bne.n	800427a <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2200      	movs	r2, #0
 8004272:	2101      	movs	r1, #1
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fabf 	bl	80037f8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2102      	movs	r1, #2
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff fa23 	bl	80036cc <LL_ADC_GetOffsetChannel>
 8004286:	4603      	mov	r3, r0
 8004288:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10a      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x40a>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2102      	movs	r1, #2
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff fa18 	bl	80036cc <LL_ADC_GetOffsetChannel>
 800429c:	4603      	mov	r3, r0
 800429e:	0e9b      	lsrs	r3, r3, #26
 80042a0:	f003 021f 	and.w	r2, r3, #31
 80042a4:	e01e      	b.n	80042e4 <HAL_ADC_ConfigChannel+0x448>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2102      	movs	r1, #2
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7ff fa0d 	bl	80036cc <LL_ADC_GetOffsetChannel>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80042bc:	fa93 f3a3 	rbit	r3, r3
 80042c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80042c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80042c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80042cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 80042d4:	2320      	movs	r3, #32
 80042d6:	e004      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 80042d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042dc:	fab3 f383 	clz	r3, r3
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d105      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x460>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	0e9b      	lsrs	r3, r3, #26
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	e014      	b.n	8004326 <HAL_ADC_ConfigChannel+0x48a>
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004304:	fa93 f3a3 	rbit	r3, r3
 8004308:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800430a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800430c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004310:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8004318:	2320      	movs	r3, #32
 800431a:	e004      	b.n	8004326 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 800431c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004320:	fab3 f383 	clz	r3, r3
 8004324:	b2db      	uxtb	r3, r3
 8004326:	429a      	cmp	r2, r3
 8004328:	d106      	bne.n	8004338 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2200      	movs	r2, #0
 8004330:	2102      	movs	r1, #2
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fa60 	bl	80037f8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2103      	movs	r1, #3
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff f9c4 	bl	80036cc <LL_ADC_GetOffsetChannel>
 8004344:	4603      	mov	r3, r0
 8004346:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10a      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x4c8>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2103      	movs	r1, #3
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff f9b9 	bl	80036cc <LL_ADC_GetOffsetChannel>
 800435a:	4603      	mov	r3, r0
 800435c:	0e9b      	lsrs	r3, r3, #26
 800435e:	f003 021f 	and.w	r2, r3, #31
 8004362:	e017      	b.n	8004394 <HAL_ADC_ConfigChannel+0x4f8>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2103      	movs	r1, #3
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff f9ae 	bl	80036cc <LL_ADC_GetOffsetChannel>
 8004370:	4603      	mov	r3, r0
 8004372:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004374:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004376:	fa93 f3a3 	rbit	r3, r3
 800437a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800437c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800437e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004380:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004386:	2320      	movs	r3, #32
 8004388:	e003      	b.n	8004392 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800438a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800438c:	fab3 f383 	clz	r3, r3
 8004390:	b2db      	uxtb	r3, r3
 8004392:	461a      	mov	r2, r3
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <HAL_ADC_ConfigChannel+0x510>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	0e9b      	lsrs	r3, r3, #26
 80043a6:	f003 031f 	and.w	r3, r3, #31
 80043aa:	e011      	b.n	80043d0 <HAL_ADC_ConfigChannel+0x534>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043b4:	fa93 f3a3 	rbit	r3, r3
 80043b8:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80043ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043bc:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80043be:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d101      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 80043c4:	2320      	movs	r3, #32
 80043c6:	e003      	b.n	80043d0 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 80043c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d14f      	bne.n	8004474 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2200      	movs	r2, #0
 80043da:	2103      	movs	r1, #3
 80043dc:	4618      	mov	r0, r3
 80043de:	f7ff fa0b 	bl	80037f8 <LL_ADC_SetOffsetState>
 80043e2:	e047      	b.n	8004474 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	069b      	lsls	r3, r3, #26
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d107      	bne.n	8004408 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004406:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800440e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	069b      	lsls	r3, r3, #26
 8004418:	429a      	cmp	r2, r3
 800441a:	d107      	bne.n	800442c <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800442a:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004432:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	069b      	lsls	r3, r3, #26
 800443c:	429a      	cmp	r2, r3
 800443e:	d107      	bne.n	8004450 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800444e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004456:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	069b      	lsls	r3, r3, #26
 8004460:	429a      	cmp	r2, r3
 8004462:	d107      	bne.n	8004474 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004472:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff facd 	bl	8003a18 <LL_ADC_IsEnabled>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	f040 8219 	bne.w	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6818      	ldr	r0, [r3, #0]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	6819      	ldr	r1, [r3, #0]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	461a      	mov	r2, r3
 8004494:	f7ff fa32 	bl	80038fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4aa1      	ldr	r2, [pc, #644]	; (8004724 <HAL_ADC_ConfigChannel+0x888>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	f040 812e 	bne.w	8004700 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d10b      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x630>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	0e9b      	lsrs	r3, r3, #26
 80044ba:	3301      	adds	r3, #1
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	2b09      	cmp	r3, #9
 80044c2:	bf94      	ite	ls
 80044c4:	2301      	movls	r3, #1
 80044c6:	2300      	movhi	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	e019      	b.n	8004500 <HAL_ADC_ConfigChannel+0x664>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044d4:	fa93 f3a3 	rbit	r3, r3
 80044d8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80044da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80044de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 80044e4:	2320      	movs	r3, #32
 80044e6:	e003      	b.n	80044f0 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 80044e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044ea:	fab3 f383 	clz	r3, r3
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	3301      	adds	r3, #1
 80044f2:	f003 031f 	and.w	r3, r3, #31
 80044f6:	2b09      	cmp	r3, #9
 80044f8:	bf94      	ite	ls
 80044fa:	2301      	movls	r3, #1
 80044fc:	2300      	movhi	r3, #0
 80044fe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004500:	2b00      	cmp	r3, #0
 8004502:	d079      	beq.n	80045f8 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800450c:	2b00      	cmp	r3, #0
 800450e:	d107      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x684>
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	0e9b      	lsrs	r3, r3, #26
 8004516:	3301      	adds	r3, #1
 8004518:	069b      	lsls	r3, r3, #26
 800451a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800451e:	e015      	b.n	800454c <HAL_ADC_ConfigChannel+0x6b0>
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004528:	fa93 f3a3 	rbit	r3, r3
 800452c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800452e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004530:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004532:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8004538:	2320      	movs	r3, #32
 800453a:	e003      	b.n	8004544 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 800453c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800453e:	fab3 f383 	clz	r3, r3
 8004542:	b2db      	uxtb	r3, r3
 8004544:	3301      	adds	r3, #1
 8004546:	069b      	lsls	r3, r3, #26
 8004548:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004554:	2b00      	cmp	r3, #0
 8004556:	d109      	bne.n	800456c <HAL_ADC_ConfigChannel+0x6d0>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	3301      	adds	r3, #1
 8004560:	f003 031f 	and.w	r3, r3, #31
 8004564:	2101      	movs	r1, #1
 8004566:	fa01 f303 	lsl.w	r3, r1, r3
 800456a:	e017      	b.n	800459c <HAL_ADC_ConfigChannel+0x700>
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004574:	fa93 f3a3 	rbit	r3, r3
 8004578:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800457a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800457c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800457e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8004584:	2320      	movs	r3, #32
 8004586:	e003      	b.n	8004590 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8004588:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800458a:	fab3 f383 	clz	r3, r3
 800458e:	b2db      	uxtb	r3, r3
 8004590:	3301      	adds	r3, #1
 8004592:	f003 031f 	and.w	r3, r3, #31
 8004596:	2101      	movs	r1, #1
 8004598:	fa01 f303 	lsl.w	r3, r1, r3
 800459c:	ea42 0103 	orr.w	r1, r2, r3
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <HAL_ADC_ConfigChannel+0x726>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	0e9b      	lsrs	r3, r3, #26
 80045b2:	3301      	adds	r3, #1
 80045b4:	f003 021f 	and.w	r2, r3, #31
 80045b8:	4613      	mov	r3, r2
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	4413      	add	r3, r2
 80045be:	051b      	lsls	r3, r3, #20
 80045c0:	e018      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x758>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ca:	fa93 f3a3 	rbit	r3, r3
 80045ce:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80045d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 80045da:	2320      	movs	r3, #32
 80045dc:	e003      	b.n	80045e6 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 80045de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045e0:	fab3 f383 	clz	r3, r3
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	3301      	adds	r3, #1
 80045e8:	f003 021f 	and.w	r2, r3, #31
 80045ec:	4613      	mov	r3, r2
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	4413      	add	r3, r2
 80045f2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045f4:	430b      	orrs	r3, r1
 80045f6:	e07e      	b.n	80046f6 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004600:	2b00      	cmp	r3, #0
 8004602:	d107      	bne.n	8004614 <HAL_ADC_ConfigChannel+0x778>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	3301      	adds	r3, #1
 800460c:	069b      	lsls	r3, r3, #26
 800460e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004612:	e015      	b.n	8004640 <HAL_ADC_ConfigChannel+0x7a4>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461c:	fa93 f3a3 	rbit	r3, r3
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004624:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 800462c:	2320      	movs	r3, #32
 800462e:	e003      	b.n	8004638 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004632:	fab3 f383 	clz	r3, r3
 8004636:	b2db      	uxtb	r3, r3
 8004638:	3301      	adds	r3, #1
 800463a:	069b      	lsls	r3, r3, #26
 800463c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004648:	2b00      	cmp	r3, #0
 800464a:	d109      	bne.n	8004660 <HAL_ADC_ConfigChannel+0x7c4>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	0e9b      	lsrs	r3, r3, #26
 8004652:	3301      	adds	r3, #1
 8004654:	f003 031f 	and.w	r3, r3, #31
 8004658:	2101      	movs	r1, #1
 800465a:	fa01 f303 	lsl.w	r3, r1, r3
 800465e:	e017      	b.n	8004690 <HAL_ADC_ConfigChannel+0x7f4>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	fa93 f3a3 	rbit	r3, r3
 800466c:	61bb      	str	r3, [r7, #24]
  return result;
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8004678:	2320      	movs	r3, #32
 800467a:	e003      	b.n	8004684 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	fab3 f383 	clz	r3, r3
 8004682:	b2db      	uxtb	r3, r3
 8004684:	3301      	adds	r3, #1
 8004686:	f003 031f 	and.w	r3, r3, #31
 800468a:	2101      	movs	r1, #1
 800468c:	fa01 f303 	lsl.w	r3, r1, r3
 8004690:	ea42 0103 	orr.w	r1, r2, r3
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10d      	bne.n	80046bc <HAL_ADC_ConfigChannel+0x820>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	0e9b      	lsrs	r3, r3, #26
 80046a6:	3301      	adds	r3, #1
 80046a8:	f003 021f 	and.w	r2, r3, #31
 80046ac:	4613      	mov	r3, r2
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	4413      	add	r3, r2
 80046b2:	3b1e      	subs	r3, #30
 80046b4:	051b      	lsls	r3, r3, #20
 80046b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046ba:	e01b      	b.n	80046f4 <HAL_ADC_ConfigChannel+0x858>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	fa93 f3a3 	rbit	r3, r3
 80046c8:	60fb      	str	r3, [r7, #12]
  return result;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80046d4:	2320      	movs	r3, #32
 80046d6:	e003      	b.n	80046e0 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	fab3 f383 	clz	r3, r3
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	3301      	adds	r3, #1
 80046e2:	f003 021f 	and.w	r2, r3, #31
 80046e6:	4613      	mov	r3, r2
 80046e8:	005b      	lsls	r3, r3, #1
 80046ea:	4413      	add	r3, r2
 80046ec:	3b1e      	subs	r3, #30
 80046ee:	051b      	lsls	r3, r3, #20
 80046f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046f4:	430b      	orrs	r3, r1
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	6892      	ldr	r2, [r2, #8]
 80046fa:	4619      	mov	r1, r3
 80046fc:	f7ff f8d2 	bl	80038a4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f280 80d7 	bge.w	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a06      	ldr	r2, [pc, #24]	; (8004728 <HAL_ADC_ConfigChannel+0x88c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d004      	beq.n	800471e <HAL_ADC_ConfigChannel+0x882>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a04      	ldr	r2, [pc, #16]	; (800472c <HAL_ADC_ConfigChannel+0x890>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d10a      	bne.n	8004734 <HAL_ADC_ConfigChannel+0x898>
 800471e:	4b04      	ldr	r3, [pc, #16]	; (8004730 <HAL_ADC_ConfigChannel+0x894>)
 8004720:	e009      	b.n	8004736 <HAL_ADC_ConfigChannel+0x89a>
 8004722:	bf00      	nop
 8004724:	47ff0000 	.word	0x47ff0000
 8004728:	40022000 	.word	0x40022000
 800472c:	40022100 	.word	0x40022100
 8004730:	40022300 	.word	0x40022300
 8004734:	4b65      	ldr	r3, [pc, #404]	; (80048cc <HAL_ADC_ConfigChannel+0xa30>)
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe ff88 	bl	800364c <LL_ADC_GetCommonPathInternalCh>
 800473c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a62      	ldr	r2, [pc, #392]	; (80048d0 <HAL_ADC_ConfigChannel+0xa34>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d004      	beq.n	8004754 <HAL_ADC_ConfigChannel+0x8b8>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a61      	ldr	r2, [pc, #388]	; (80048d4 <HAL_ADC_ConfigChannel+0xa38>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d10e      	bne.n	8004772 <HAL_ADC_ConfigChannel+0x8d6>
 8004754:	485e      	ldr	r0, [pc, #376]	; (80048d0 <HAL_ADC_ConfigChannel+0xa34>)
 8004756:	f7ff f95f 	bl	8003a18 <LL_ADC_IsEnabled>
 800475a:	4604      	mov	r4, r0
 800475c:	485d      	ldr	r0, [pc, #372]	; (80048d4 <HAL_ADC_ConfigChannel+0xa38>)
 800475e:	f7ff f95b 	bl	8003a18 <LL_ADC_IsEnabled>
 8004762:	4603      	mov	r3, r0
 8004764:	4323      	orrs	r3, r4
 8004766:	2b00      	cmp	r3, #0
 8004768:	bf0c      	ite	eq
 800476a:	2301      	moveq	r3, #1
 800476c:	2300      	movne	r3, #0
 800476e:	b2db      	uxtb	r3, r3
 8004770:	e008      	b.n	8004784 <HAL_ADC_ConfigChannel+0x8e8>
 8004772:	4859      	ldr	r0, [pc, #356]	; (80048d8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004774:	f7ff f950 	bl	8003a18 <LL_ADC_IsEnabled>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	bf0c      	ite	eq
 800477e:	2301      	moveq	r3, #1
 8004780:	2300      	movne	r3, #0
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8084 	beq.w	8004892 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a53      	ldr	r2, [pc, #332]	; (80048dc <HAL_ADC_ConfigChannel+0xa40>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d132      	bne.n	80047fa <HAL_ADC_ConfigChannel+0x95e>
 8004794:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004798:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800479c:	2b00      	cmp	r3, #0
 800479e:	d12c      	bne.n	80047fa <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a4c      	ldr	r2, [pc, #304]	; (80048d8 <HAL_ADC_ConfigChannel+0xa3c>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	f040 8086 	bne.w	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a47      	ldr	r2, [pc, #284]	; (80048d0 <HAL_ADC_ConfigChannel+0xa34>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d004      	beq.n	80047c0 <HAL_ADC_ConfigChannel+0x924>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a46      	ldr	r2, [pc, #280]	; (80048d4 <HAL_ADC_ConfigChannel+0xa38>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d101      	bne.n	80047c4 <HAL_ADC_ConfigChannel+0x928>
 80047c0:	4a47      	ldr	r2, [pc, #284]	; (80048e0 <HAL_ADC_ConfigChannel+0xa44>)
 80047c2:	e000      	b.n	80047c6 <HAL_ADC_ConfigChannel+0x92a>
 80047c4:	4a41      	ldr	r2, [pc, #260]	; (80048cc <HAL_ADC_ConfigChannel+0xa30>)
 80047c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80047ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80047ce:	4619      	mov	r1, r3
 80047d0:	4610      	mov	r0, r2
 80047d2:	f7fe ff28 	bl	8003626 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047d6:	4b43      	ldr	r3, [pc, #268]	; (80048e4 <HAL_ADC_ConfigChannel+0xa48>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	099b      	lsrs	r3, r3, #6
 80047dc:	4a42      	ldr	r2, [pc, #264]	; (80048e8 <HAL_ADC_ConfigChannel+0xa4c>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	099b      	lsrs	r3, r3, #6
 80047e4:	3301      	adds	r3, #1
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80047ea:	e002      	b.n	80047f2 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f9      	bne.n	80047ec <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047f8:	e05e      	b.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a3b      	ldr	r2, [pc, #236]	; (80048ec <HAL_ADC_ConfigChannel+0xa50>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d120      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x9aa>
 8004804:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004808:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d11a      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a30      	ldr	r2, [pc, #192]	; (80048d8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d14e      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a2c      	ldr	r2, [pc, #176]	; (80048d0 <HAL_ADC_ConfigChannel+0xa34>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d004      	beq.n	800482e <HAL_ADC_ConfigChannel+0x992>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a2a      	ldr	r2, [pc, #168]	; (80048d4 <HAL_ADC_ConfigChannel+0xa38>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d101      	bne.n	8004832 <HAL_ADC_ConfigChannel+0x996>
 800482e:	4a2c      	ldr	r2, [pc, #176]	; (80048e0 <HAL_ADC_ConfigChannel+0xa44>)
 8004830:	e000      	b.n	8004834 <HAL_ADC_ConfigChannel+0x998>
 8004832:	4a26      	ldr	r2, [pc, #152]	; (80048cc <HAL_ADC_ConfigChannel+0xa30>)
 8004834:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004838:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800483c:	4619      	mov	r1, r3
 800483e:	4610      	mov	r0, r2
 8004840:	f7fe fef1 	bl	8003626 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004844:	e038      	b.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a29      	ldr	r2, [pc, #164]	; (80048f0 <HAL_ADC_ConfigChannel+0xa54>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d133      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
 8004850:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d12d      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1d      	ldr	r2, [pc, #116]	; (80048d8 <HAL_ADC_ConfigChannel+0xa3c>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d128      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a19      	ldr	r2, [pc, #100]	; (80048d0 <HAL_ADC_ConfigChannel+0xa34>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d004      	beq.n	800487a <HAL_ADC_ConfigChannel+0x9de>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a17      	ldr	r2, [pc, #92]	; (80048d4 <HAL_ADC_ConfigChannel+0xa38>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d101      	bne.n	800487e <HAL_ADC_ConfigChannel+0x9e2>
 800487a:	4a19      	ldr	r2, [pc, #100]	; (80048e0 <HAL_ADC_ConfigChannel+0xa44>)
 800487c:	e000      	b.n	8004880 <HAL_ADC_ConfigChannel+0x9e4>
 800487e:	4a13      	ldr	r2, [pc, #76]	; (80048cc <HAL_ADC_ConfigChannel+0xa30>)
 8004880:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004884:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004888:	4619      	mov	r1, r3
 800488a:	4610      	mov	r0, r2
 800488c:	f7fe fecb 	bl	8003626 <LL_ADC_SetCommonPathInternalCh>
 8004890:	e012      	b.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004896:	f043 0220 	orr.w	r2, r3, #32
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 80048a4:	e008      	b.n	80048b8 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048aa:	f043 0220 	orr.w	r2, r3, #32
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80048c0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	37e4      	adds	r7, #228	; 0xe4
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd90      	pop	{r4, r7, pc}
 80048cc:	58026300 	.word	0x58026300
 80048d0:	40022000 	.word	0x40022000
 80048d4:	40022100 	.word	0x40022100
 80048d8:	58026000 	.word	0x58026000
 80048dc:	c7520000 	.word	0xc7520000
 80048e0:	40022300 	.word	0x40022300
 80048e4:	24000000 	.word	0x24000000
 80048e8:	053e2d63 	.word	0x053e2d63
 80048ec:	c3210000 	.word	0xc3210000
 80048f0:	cb840000 	.word	0xcb840000

080048f4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a6c      	ldr	r2, [pc, #432]	; (8004ab4 <ADC_ConfigureBoostMode+0x1c0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <ADC_ConfigureBoostMode+0x1c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6b      	ldr	r2, [pc, #428]	; (8004ab8 <ADC_ConfigureBoostMode+0x1c4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d109      	bne.n	8004924 <ADC_ConfigureBoostMode+0x30>
 8004910:	4b6a      	ldr	r3, [pc, #424]	; (8004abc <ADC_ConfigureBoostMode+0x1c8>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004918:	2b00      	cmp	r3, #0
 800491a:	bf14      	ite	ne
 800491c:	2301      	movne	r3, #1
 800491e:	2300      	moveq	r3, #0
 8004920:	b2db      	uxtb	r3, r3
 8004922:	e008      	b.n	8004936 <ADC_ConfigureBoostMode+0x42>
 8004924:	4b66      	ldr	r3, [pc, #408]	; (8004ac0 <ADC_ConfigureBoostMode+0x1cc>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800492c:	2b00      	cmp	r3, #0
 800492e:	bf14      	ite	ne
 8004930:	2301      	movne	r3, #1
 8004932:	2300      	moveq	r3, #0
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d01c      	beq.n	8004974 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800493a:	f005 fc93 	bl	800a264 <HAL_RCC_GetHCLKFreq>
 800493e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004948:	d010      	beq.n	800496c <ADC_ConfigureBoostMode+0x78>
 800494a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800494e:	d873      	bhi.n	8004a38 <ADC_ConfigureBoostMode+0x144>
 8004950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004954:	d002      	beq.n	800495c <ADC_ConfigureBoostMode+0x68>
 8004956:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800495a:	d16d      	bne.n	8004a38 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	0c1b      	lsrs	r3, r3, #16
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	fbb2 f3f3 	udiv	r3, r2, r3
 8004968:	60fb      	str	r3, [r7, #12]
        break;
 800496a:	e068      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	089b      	lsrs	r3, r3, #2
 8004970:	60fb      	str	r3, [r7, #12]
        break;
 8004972:	e064      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004974:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004978:	f04f 0100 	mov.w	r1, #0
 800497c:	f006 fe6e 	bl	800b65c <HAL_RCCEx_GetPeriphCLKFreq>
 8004980:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800498a:	d051      	beq.n	8004a30 <ADC_ConfigureBoostMode+0x13c>
 800498c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004990:	d854      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 8004992:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004996:	d047      	beq.n	8004a28 <ADC_ConfigureBoostMode+0x134>
 8004998:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800499c:	d84e      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 800499e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80049a2:	d03d      	beq.n	8004a20 <ADC_ConfigureBoostMode+0x12c>
 80049a4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80049a8:	d848      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80049ae:	d033      	beq.n	8004a18 <ADC_ConfigureBoostMode+0x124>
 80049b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80049b4:	d842      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049b6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80049ba:	d029      	beq.n	8004a10 <ADC_ConfigureBoostMode+0x11c>
 80049bc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80049c0:	d83c      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049c2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80049c6:	d01a      	beq.n	80049fe <ADC_ConfigureBoostMode+0x10a>
 80049c8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80049cc:	d836      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049ce:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80049d2:	d014      	beq.n	80049fe <ADC_ConfigureBoostMode+0x10a>
 80049d4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80049d8:	d830      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049de:	d00e      	beq.n	80049fe <ADC_ConfigureBoostMode+0x10a>
 80049e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049e4:	d82a      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80049ea:	d008      	beq.n	80049fe <ADC_ConfigureBoostMode+0x10a>
 80049ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80049f0:	d824      	bhi.n	8004a3c <ADC_ConfigureBoostMode+0x148>
 80049f2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80049f6:	d002      	beq.n	80049fe <ADC_ConfigureBoostMode+0x10a>
 80049f8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80049fc:	d11e      	bne.n	8004a3c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	0c9b      	lsrs	r3, r3, #18
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	60fb      	str	r3, [r7, #12]
        break;
 8004a0e:	e016      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	091b      	lsrs	r3, r3, #4
 8004a14:	60fb      	str	r3, [r7, #12]
        break;
 8004a16:	e012      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	095b      	lsrs	r3, r3, #5
 8004a1c:	60fb      	str	r3, [r7, #12]
        break;
 8004a1e:	e00e      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	099b      	lsrs	r3, r3, #6
 8004a24:	60fb      	str	r3, [r7, #12]
        break;
 8004a26:	e00a      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	09db      	lsrs	r3, r3, #7
 8004a2c:	60fb      	str	r3, [r7, #12]
        break;
 8004a2e:	e006      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	60fb      	str	r3, [r7, #12]
        break;
 8004a36:	e002      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
        break;
 8004a38:	bf00      	nop
 8004a3a:	e000      	b.n	8004a3e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004a3c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	085b      	lsrs	r3, r3, #1
 8004a42:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4a1f      	ldr	r2, [pc, #124]	; (8004ac4 <ADC_ConfigureBoostMode+0x1d0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d808      	bhi.n	8004a5e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a5a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004a5c:	e025      	b.n	8004aaa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4a19      	ldr	r2, [pc, #100]	; (8004ac8 <ADC_ConfigureBoostMode+0x1d4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d80a      	bhi.n	8004a7c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a78:	609a      	str	r2, [r3, #8]
}
 8004a7a:	e016      	b.n	8004aaa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4a13      	ldr	r2, [pc, #76]	; (8004acc <ADC_ConfigureBoostMode+0x1d8>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d80a      	bhi.n	8004a9a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a96:	609a      	str	r2, [r3, #8]
}
 8004a98:	e007      	b.n	8004aaa <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689a      	ldr	r2, [r3, #8]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004aa8:	609a      	str	r2, [r3, #8]
}
 8004aaa:	bf00      	nop
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40022000 	.word	0x40022000
 8004ab8:	40022100 	.word	0x40022100
 8004abc:	40022300 	.word	0x40022300
 8004ac0:	58026300 	.word	0x58026300
 8004ac4:	005f5e10 	.word	0x005f5e10
 8004ac8:	00bebc20 	.word	0x00bebc20
 8004acc:	017d7840 	.word	0x017d7840

08004ad0 <LL_ADC_IsEnabled>:
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d101      	bne.n	8004ae8 <LL_ADC_IsEnabled+0x18>
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e000      	b.n	8004aea <LL_ADC_IsEnabled+0x1a>
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <LL_ADC_REG_IsConversionOngoing>:
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f003 0304 	and.w	r3, r3, #4
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d101      	bne.n	8004b0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e000      	b.n	8004b10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b1c:	b590      	push	{r4, r7, lr}
 8004b1e:	b0a3      	sub	sp, #140	; 0x8c
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b26:	2300      	movs	r3, #0
 8004b28:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e0c1      	b.n	8004cbe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004b42:	2300      	movs	r3, #0
 8004b44:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004b46:	2300      	movs	r3, #0
 8004b48:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a5e      	ldr	r2, [pc, #376]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d102      	bne.n	8004b5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004b54:	4b5d      	ldr	r3, [pc, #372]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	e001      	b.n	8004b5e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10b      	bne.n	8004b7c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b68:	f043 0220 	orr.w	r2, r3, #32
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e0a0      	b.n	8004cbe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff ffb9 	bl	8004af6 <LL_ADC_REG_IsConversionOngoing>
 8004b84:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff ffb2 	bl	8004af6 <LL_ADC_REG_IsConversionOngoing>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f040 8081 	bne.w	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d17c      	bne.n	8004c9c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a48      	ldr	r2, [pc, #288]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d004      	beq.n	8004bb6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a46      	ldr	r2, [pc, #280]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d101      	bne.n	8004bba <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8004bb6:	4b46      	ldr	r3, [pc, #280]	; (8004cd0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004bb8:	e000      	b.n	8004bbc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8004bba:	4b46      	ldr	r3, [pc, #280]	; (8004cd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004bbc:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d039      	beq.n	8004c3a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004bc6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004bd6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a3a      	ldr	r2, [pc, #232]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d004      	beq.n	8004bec <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a39      	ldr	r2, [pc, #228]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d10e      	bne.n	8004c0a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004bec:	4836      	ldr	r0, [pc, #216]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004bee:	f7ff ff6f 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	4835      	ldr	r0, [pc, #212]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004bf6:	f7ff ff6b 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	4323      	orrs	r3, r4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	bf0c      	ite	eq
 8004c02:	2301      	moveq	r3, #1
 8004c04:	2300      	movne	r3, #0
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	e008      	b.n	8004c1c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8004c0a:	4833      	ldr	r0, [pc, #204]	; (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c0c:	f7ff ff60 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d047      	beq.n	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	4b2d      	ldr	r3, [pc, #180]	; (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004c26:	4013      	ands	r3, r2
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	6811      	ldr	r1, [r2, #0]
 8004c2c:	683a      	ldr	r2, [r7, #0]
 8004c2e:	6892      	ldr	r2, [r2, #8]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	431a      	orrs	r2, r3
 8004c34:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c36:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c38:	e03a      	b.n	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004c3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c44:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a1f      	ldr	r2, [pc, #124]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d004      	beq.n	8004c5a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a1d      	ldr	r2, [pc, #116]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d10e      	bne.n	8004c78 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8004c5a:	481b      	ldr	r0, [pc, #108]	; (8004cc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004c5c:	f7ff ff38 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004c60:	4604      	mov	r4, r0
 8004c62:	481a      	ldr	r0, [pc, #104]	; (8004ccc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004c64:	f7ff ff34 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	4323      	orrs	r3, r4
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	bf0c      	ite	eq
 8004c70:	2301      	moveq	r3, #1
 8004c72:	2300      	movne	r3, #0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	e008      	b.n	8004c8a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004c78:	4817      	ldr	r0, [pc, #92]	; (8004cd8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004c7a:	f7ff ff29 	bl	8004ad0 <LL_ADC_IsEnabled>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	bf0c      	ite	eq
 8004c84:	2301      	moveq	r3, #1
 8004c86:	2300      	movne	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d010      	beq.n	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c8e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	4b12      	ldr	r3, [pc, #72]	; (8004cdc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004c94:	4013      	ands	r3, r2
 8004c96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004c98:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c9a:	e009      	b.n	8004cb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca0:	f043 0220 	orr.w	r2, r3, #32
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8004cae:	e000      	b.n	8004cb2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004cb0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004cba:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	378c      	adds	r7, #140	; 0x8c
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd90      	pop	{r4, r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	40022000 	.word	0x40022000
 8004ccc:	40022100 	.word	0x40022100
 8004cd0:	40022300 	.word	0x40022300
 8004cd4:	58026300 	.word	0x58026300
 8004cd8:	58026000 	.word	0x58026000
 8004cdc:	fffff0e0 	.word	0xfffff0e0

08004ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f003 0307 	and.w	r3, r3, #7
 8004cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	; (8004d20 <__NVIC_SetPriorityGrouping+0x40>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <__NVIC_SetPriorityGrouping+0x44>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d0e:	4a04      	ldr	r2, [pc, #16]	; (8004d20 <__NVIC_SetPriorityGrouping+0x40>)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	60d3      	str	r3, [r2, #12]
}
 8004d14:	bf00      	nop
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	e000ed00 	.word	0xe000ed00
 8004d24:	05fa0000 	.word	0x05fa0000

08004d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <__NVIC_GetPriorityGrouping+0x18>)
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	0a1b      	lsrs	r3, r3, #8
 8004d32:	f003 0307 	and.w	r3, r3, #7
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	e000ed00 	.word	0xe000ed00

08004d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	db0b      	blt.n	8004d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d56:	88fb      	ldrh	r3, [r7, #6]
 8004d58:	f003 021f 	and.w	r2, r3, #31
 8004d5c:	4907      	ldr	r1, [pc, #28]	; (8004d7c <__NVIC_EnableIRQ+0x38>)
 8004d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	2001      	movs	r0, #1
 8004d66:	fa00 f202 	lsl.w	r2, r0, r2
 8004d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d6e:	bf00      	nop
 8004d70:	370c      	adds	r7, #12
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	e000e100 	.word	0xe000e100

08004d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	4603      	mov	r3, r0
 8004d88:	6039      	str	r1, [r7, #0]
 8004d8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004d8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	db0a      	blt.n	8004daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	490c      	ldr	r1, [pc, #48]	; (8004dcc <__NVIC_SetPriority+0x4c>)
 8004d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d9e:	0112      	lsls	r2, r2, #4
 8004da0:	b2d2      	uxtb	r2, r2
 8004da2:	440b      	add	r3, r1
 8004da4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004da8:	e00a      	b.n	8004dc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	4908      	ldr	r1, [pc, #32]	; (8004dd0 <__NVIC_SetPriority+0x50>)
 8004db0:	88fb      	ldrh	r3, [r7, #6]
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	3b04      	subs	r3, #4
 8004db8:	0112      	lsls	r2, r2, #4
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	761a      	strb	r2, [r3, #24]
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	e000e100 	.word	0xe000e100
 8004dd0:	e000ed00 	.word	0xe000ed00

08004dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b089      	sub	sp, #36	; 0x24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f1c3 0307 	rsb	r3, r3, #7
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	bf28      	it	cs
 8004df2:	2304      	movcs	r3, #4
 8004df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	3304      	adds	r3, #4
 8004dfa:	2b06      	cmp	r3, #6
 8004dfc:	d902      	bls.n	8004e04 <NVIC_EncodePriority+0x30>
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3b03      	subs	r3, #3
 8004e02:	e000      	b.n	8004e06 <NVIC_EncodePriority+0x32>
 8004e04:	2300      	movs	r3, #0
 8004e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e08:	f04f 32ff 	mov.w	r2, #4294967295
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43da      	mvns	r2, r3
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	401a      	ands	r2, r3
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	fa01 f303 	lsl.w	r3, r1, r3
 8004e26:	43d9      	mvns	r1, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e2c:	4313      	orrs	r3, r2
         );
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3724      	adds	r7, #36	; 0x24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
	...

08004e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	3b01      	subs	r3, #1
 8004e48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e4c:	d301      	bcc.n	8004e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e00f      	b.n	8004e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e52:	4a0a      	ldr	r2, [pc, #40]	; (8004e7c <SysTick_Config+0x40>)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e5a:	210f      	movs	r1, #15
 8004e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e60:	f7ff ff8e 	bl	8004d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e64:	4b05      	ldr	r3, [pc, #20]	; (8004e7c <SysTick_Config+0x40>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e6a:	4b04      	ldr	r3, [pc, #16]	; (8004e7c <SysTick_Config+0x40>)
 8004e6c:	2207      	movs	r2, #7
 8004e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	e000e010 	.word	0xe000e010

08004e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff ff29 	bl	8004ce0 <__NVIC_SetPriorityGrouping>
}
 8004e8e:	bf00      	nop
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b086      	sub	sp, #24
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	60b9      	str	r1, [r7, #8]
 8004ea0:	607a      	str	r2, [r7, #4]
 8004ea2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ea4:	f7ff ff40 	bl	8004d28 <__NVIC_GetPriorityGrouping>
 8004ea8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	68b9      	ldr	r1, [r7, #8]
 8004eae:	6978      	ldr	r0, [r7, #20]
 8004eb0:	f7ff ff90 	bl	8004dd4 <NVIC_EncodePriority>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004eba:	4611      	mov	r1, r2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff ff5f 	bl	8004d80 <__NVIC_SetPriority>
}
 8004ec2:	bf00      	nop
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b082      	sub	sp, #8
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff ff33 	bl	8004d44 <__NVIC_EnableIRQ>
}
 8004ede:	bf00      	nop
 8004ee0:	3708      	adds	r7, #8
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b082      	sub	sp, #8
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7ff ffa4 	bl	8004e3c <SysTick_Config>
 8004ef4:	4603      	mov	r3, r0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3708      	adds	r7, #8
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
	...

08004f00 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004f08:	f7fe fb34 	bl	8003574 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e312      	b.n	800553e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a66      	ldr	r2, [pc, #408]	; (80050b8 <HAL_DMA_Init+0x1b8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d04a      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a65      	ldr	r2, [pc, #404]	; (80050bc <HAL_DMA_Init+0x1bc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d045      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a63      	ldr	r2, [pc, #396]	; (80050c0 <HAL_DMA_Init+0x1c0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d040      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a62      	ldr	r2, [pc, #392]	; (80050c4 <HAL_DMA_Init+0x1c4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d03b      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a60      	ldr	r2, [pc, #384]	; (80050c8 <HAL_DMA_Init+0x1c8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d036      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a5f      	ldr	r2, [pc, #380]	; (80050cc <HAL_DMA_Init+0x1cc>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d031      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a5d      	ldr	r2, [pc, #372]	; (80050d0 <HAL_DMA_Init+0x1d0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d02c      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a5c      	ldr	r2, [pc, #368]	; (80050d4 <HAL_DMA_Init+0x1d4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d027      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a5a      	ldr	r2, [pc, #360]	; (80050d8 <HAL_DMA_Init+0x1d8>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d022      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a59      	ldr	r2, [pc, #356]	; (80050dc <HAL_DMA_Init+0x1dc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d01d      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a57      	ldr	r2, [pc, #348]	; (80050e0 <HAL_DMA_Init+0x1e0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d018      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a56      	ldr	r2, [pc, #344]	; (80050e4 <HAL_DMA_Init+0x1e4>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d013      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a54      	ldr	r2, [pc, #336]	; (80050e8 <HAL_DMA_Init+0x1e8>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00e      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a53      	ldr	r2, [pc, #332]	; (80050ec <HAL_DMA_Init+0x1ec>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d009      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a51      	ldr	r2, [pc, #324]	; (80050f0 <HAL_DMA_Init+0x1f0>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d004      	beq.n	8004fb8 <HAL_DMA_Init+0xb8>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a50      	ldr	r2, [pc, #320]	; (80050f4 <HAL_DMA_Init+0x1f4>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d101      	bne.n	8004fbc <HAL_DMA_Init+0xbc>
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e000      	b.n	8004fbe <HAL_DMA_Init+0xbe>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 813c 	beq.w	800523c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a37      	ldr	r2, [pc, #220]	; (80050b8 <HAL_DMA_Init+0x1b8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d04a      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a36      	ldr	r2, [pc, #216]	; (80050bc <HAL_DMA_Init+0x1bc>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d045      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a34      	ldr	r2, [pc, #208]	; (80050c0 <HAL_DMA_Init+0x1c0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d040      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a33      	ldr	r2, [pc, #204]	; (80050c4 <HAL_DMA_Init+0x1c4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d03b      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a31      	ldr	r2, [pc, #196]	; (80050c8 <HAL_DMA_Init+0x1c8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d036      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a30      	ldr	r2, [pc, #192]	; (80050cc <HAL_DMA_Init+0x1cc>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d031      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a2e      	ldr	r2, [pc, #184]	; (80050d0 <HAL_DMA_Init+0x1d0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d02c      	beq.n	8005074 <HAL_DMA_Init+0x174>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a2d      	ldr	r2, [pc, #180]	; (80050d4 <HAL_DMA_Init+0x1d4>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d027      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a2b      	ldr	r2, [pc, #172]	; (80050d8 <HAL_DMA_Init+0x1d8>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d022      	beq.n	8005074 <HAL_DMA_Init+0x174>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2a      	ldr	r2, [pc, #168]	; (80050dc <HAL_DMA_Init+0x1dc>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d01d      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a28      	ldr	r2, [pc, #160]	; (80050e0 <HAL_DMA_Init+0x1e0>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d018      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a27      	ldr	r2, [pc, #156]	; (80050e4 <HAL_DMA_Init+0x1e4>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d013      	beq.n	8005074 <HAL_DMA_Init+0x174>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a25      	ldr	r2, [pc, #148]	; (80050e8 <HAL_DMA_Init+0x1e8>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00e      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a24      	ldr	r2, [pc, #144]	; (80050ec <HAL_DMA_Init+0x1ec>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d009      	beq.n	8005074 <HAL_DMA_Init+0x174>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a22      	ldr	r2, [pc, #136]	; (80050f0 <HAL_DMA_Init+0x1f0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d004      	beq.n	8005074 <HAL_DMA_Init+0x174>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a21      	ldr	r2, [pc, #132]	; (80050f4 <HAL_DMA_Init+0x1f4>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d108      	bne.n	8005086 <HAL_DMA_Init+0x186>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 0201 	bic.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	e007      	b.n	8005096 <HAL_DMA_Init+0x196>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0201 	bic.w	r2, r2, #1
 8005094:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005096:	e02f      	b.n	80050f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005098:	f7fe fa6c 	bl	8003574 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b05      	cmp	r3, #5
 80050a4:	d928      	bls.n	80050f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2203      	movs	r2, #3
 80050b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e242      	b.n	800553e <HAL_DMA_Init+0x63e>
 80050b8:	40020010 	.word	0x40020010
 80050bc:	40020028 	.word	0x40020028
 80050c0:	40020040 	.word	0x40020040
 80050c4:	40020058 	.word	0x40020058
 80050c8:	40020070 	.word	0x40020070
 80050cc:	40020088 	.word	0x40020088
 80050d0:	400200a0 	.word	0x400200a0
 80050d4:	400200b8 	.word	0x400200b8
 80050d8:	40020410 	.word	0x40020410
 80050dc:	40020428 	.word	0x40020428
 80050e0:	40020440 	.word	0x40020440
 80050e4:	40020458 	.word	0x40020458
 80050e8:	40020470 	.word	0x40020470
 80050ec:	40020488 	.word	0x40020488
 80050f0:	400204a0 	.word	0x400204a0
 80050f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1c8      	bne.n	8005098 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4b83      	ldr	r3, [pc, #524]	; (8005320 <HAL_DMA_Init+0x420>)
 8005112:	4013      	ands	r3, r2
 8005114:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800511e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800512a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005136:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005148:	2b04      	cmp	r3, #4
 800514a:	d107      	bne.n	800515c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005154:	4313      	orrs	r3, r2
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b28      	cmp	r3, #40	; 0x28
 8005162:	d903      	bls.n	800516c <HAL_DMA_Init+0x26c>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	2b2e      	cmp	r3, #46	; 0x2e
 800516a:	d91f      	bls.n	80051ac <HAL_DMA_Init+0x2ac>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b3e      	cmp	r3, #62	; 0x3e
 8005172:	d903      	bls.n	800517c <HAL_DMA_Init+0x27c>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	2b42      	cmp	r3, #66	; 0x42
 800517a:	d917      	bls.n	80051ac <HAL_DMA_Init+0x2ac>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b46      	cmp	r3, #70	; 0x46
 8005182:	d903      	bls.n	800518c <HAL_DMA_Init+0x28c>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	2b48      	cmp	r3, #72	; 0x48
 800518a:	d90f      	bls.n	80051ac <HAL_DMA_Init+0x2ac>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	2b4e      	cmp	r3, #78	; 0x4e
 8005192:	d903      	bls.n	800519c <HAL_DMA_Init+0x29c>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b52      	cmp	r3, #82	; 0x52
 800519a:	d907      	bls.n	80051ac <HAL_DMA_Init+0x2ac>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	2b73      	cmp	r3, #115	; 0x73
 80051a2:	d905      	bls.n	80051b0 <HAL_DMA_Init+0x2b0>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	2b77      	cmp	r3, #119	; 0x77
 80051aa:	d801      	bhi.n	80051b0 <HAL_DMA_Init+0x2b0>
 80051ac:	2301      	movs	r3, #1
 80051ae:	e000      	b.n	80051b2 <HAL_DMA_Init+0x2b2>
 80051b0:	2300      	movs	r3, #0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051bc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f023 0307 	bic.w	r3, r3, #7
 80051d4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	2b04      	cmp	r3, #4
 80051e6:	d117      	bne.n	8005218 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00e      	beq.n	8005218 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f001 fdca 	bl	8006d94 <DMA_CheckFifoParam>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d008      	beq.n	8005218 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2240      	movs	r2, #64	; 0x40
 800520a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e192      	b.n	800553e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f001 fd05 	bl	8006c30 <DMA_CalcBaseAndBitshift>
 8005226:	4603      	mov	r3, r0
 8005228:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800522e:	f003 031f 	and.w	r3, r3, #31
 8005232:	223f      	movs	r2, #63	; 0x3f
 8005234:	409a      	lsls	r2, r3
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	609a      	str	r2, [r3, #8]
 800523a:	e0c8      	b.n	80053ce <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a38      	ldr	r2, [pc, #224]	; (8005324 <HAL_DMA_Init+0x424>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d022      	beq.n	800528c <HAL_DMA_Init+0x38c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a37      	ldr	r2, [pc, #220]	; (8005328 <HAL_DMA_Init+0x428>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d01d      	beq.n	800528c <HAL_DMA_Init+0x38c>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a35      	ldr	r2, [pc, #212]	; (800532c <HAL_DMA_Init+0x42c>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d018      	beq.n	800528c <HAL_DMA_Init+0x38c>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a34      	ldr	r2, [pc, #208]	; (8005330 <HAL_DMA_Init+0x430>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d013      	beq.n	800528c <HAL_DMA_Init+0x38c>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a32      	ldr	r2, [pc, #200]	; (8005334 <HAL_DMA_Init+0x434>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d00e      	beq.n	800528c <HAL_DMA_Init+0x38c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a31      	ldr	r2, [pc, #196]	; (8005338 <HAL_DMA_Init+0x438>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d009      	beq.n	800528c <HAL_DMA_Init+0x38c>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a2f      	ldr	r2, [pc, #188]	; (800533c <HAL_DMA_Init+0x43c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d004      	beq.n	800528c <HAL_DMA_Init+0x38c>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a2e      	ldr	r2, [pc, #184]	; (8005340 <HAL_DMA_Init+0x440>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d101      	bne.n	8005290 <HAL_DMA_Init+0x390>
 800528c:	2301      	movs	r3, #1
 800528e:	e000      	b.n	8005292 <HAL_DMA_Init+0x392>
 8005290:	2300      	movs	r3, #0
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 8092 	beq.w	80053bc <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a21      	ldr	r2, [pc, #132]	; (8005324 <HAL_DMA_Init+0x424>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d021      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a20      	ldr	r2, [pc, #128]	; (8005328 <HAL_DMA_Init+0x428>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d01c      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1e      	ldr	r2, [pc, #120]	; (800532c <HAL_DMA_Init+0x42c>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d017      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a1d      	ldr	r2, [pc, #116]	; (8005330 <HAL_DMA_Init+0x430>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d012      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1b      	ldr	r2, [pc, #108]	; (8005334 <HAL_DMA_Init+0x434>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00d      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1a      	ldr	r2, [pc, #104]	; (8005338 <HAL_DMA_Init+0x438>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d008      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a18      	ldr	r2, [pc, #96]	; (800533c <HAL_DMA_Init+0x43c>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d003      	beq.n	80052e6 <HAL_DMA_Init+0x3e6>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a17      	ldr	r2, [pc, #92]	; (8005340 <HAL_DMA_Init+0x440>)
 80052e4:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2202      	movs	r2, #2
 80052ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	4b10      	ldr	r3, [pc, #64]	; (8005344 <HAL_DMA_Init+0x444>)
 8005302:	4013      	ands	r3, r2
 8005304:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b40      	cmp	r3, #64	; 0x40
 800530c:	d01c      	beq.n	8005348 <HAL_DMA_Init+0x448>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	2b80      	cmp	r3, #128	; 0x80
 8005314:	d102      	bne.n	800531c <HAL_DMA_Init+0x41c>
 8005316:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800531a:	e016      	b.n	800534a <HAL_DMA_Init+0x44a>
 800531c:	2300      	movs	r3, #0
 800531e:	e014      	b.n	800534a <HAL_DMA_Init+0x44a>
 8005320:	fe10803f 	.word	0xfe10803f
 8005324:	58025408 	.word	0x58025408
 8005328:	5802541c 	.word	0x5802541c
 800532c:	58025430 	.word	0x58025430
 8005330:	58025444 	.word	0x58025444
 8005334:	58025458 	.word	0x58025458
 8005338:	5802546c 	.word	0x5802546c
 800533c:	58025480 	.word	0x58025480
 8005340:	58025494 	.word	0x58025494
 8005344:	fffe000f 	.word	0xfffe000f
 8005348:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	68d2      	ldr	r2, [r2, #12]
 800534e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005350:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005358:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005360:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005368:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005370:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005378:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	461a      	mov	r2, r3
 800538e:	4b6e      	ldr	r3, [pc, #440]	; (8005548 <HAL_DMA_Init+0x648>)
 8005390:	4413      	add	r3, r2
 8005392:	4a6e      	ldr	r2, [pc, #440]	; (800554c <HAL_DMA_Init+0x64c>)
 8005394:	fba2 2303 	umull	r2, r3, r2, r3
 8005398:	091b      	lsrs	r3, r3, #4
 800539a:	009a      	lsls	r2, r3, #2
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f001 fc45 	bl	8006c30 <DMA_CalcBaseAndBitshift>
 80053a6:	4603      	mov	r3, r0
 80053a8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ae:	f003 031f 	and.w	r3, r3, #31
 80053b2:	2201      	movs	r2, #1
 80053b4:	409a      	lsls	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	605a      	str	r2, [r3, #4]
 80053ba:	e008      	b.n	80053ce <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2240      	movs	r2, #64	; 0x40
 80053c0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2203      	movs	r2, #3
 80053c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e0b7      	b.n	800553e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a5f      	ldr	r2, [pc, #380]	; (8005550 <HAL_DMA_Init+0x650>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d072      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a5d      	ldr	r2, [pc, #372]	; (8005554 <HAL_DMA_Init+0x654>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d06d      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a5c      	ldr	r2, [pc, #368]	; (8005558 <HAL_DMA_Init+0x658>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d068      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a5a      	ldr	r2, [pc, #360]	; (800555c <HAL_DMA_Init+0x65c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d063      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a59      	ldr	r2, [pc, #356]	; (8005560 <HAL_DMA_Init+0x660>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d05e      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a57      	ldr	r2, [pc, #348]	; (8005564 <HAL_DMA_Init+0x664>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d059      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a56      	ldr	r2, [pc, #344]	; (8005568 <HAL_DMA_Init+0x668>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d054      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a54      	ldr	r2, [pc, #336]	; (800556c <HAL_DMA_Init+0x66c>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d04f      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a53      	ldr	r2, [pc, #332]	; (8005570 <HAL_DMA_Init+0x670>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d04a      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a51      	ldr	r2, [pc, #324]	; (8005574 <HAL_DMA_Init+0x674>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d045      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a50      	ldr	r2, [pc, #320]	; (8005578 <HAL_DMA_Init+0x678>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d040      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a4e      	ldr	r2, [pc, #312]	; (800557c <HAL_DMA_Init+0x67c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d03b      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a4d      	ldr	r2, [pc, #308]	; (8005580 <HAL_DMA_Init+0x680>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d036      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a4b      	ldr	r2, [pc, #300]	; (8005584 <HAL_DMA_Init+0x684>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d031      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a4a      	ldr	r2, [pc, #296]	; (8005588 <HAL_DMA_Init+0x688>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d02c      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a48      	ldr	r2, [pc, #288]	; (800558c <HAL_DMA_Init+0x68c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d027      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a47      	ldr	r2, [pc, #284]	; (8005590 <HAL_DMA_Init+0x690>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d022      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a45      	ldr	r2, [pc, #276]	; (8005594 <HAL_DMA_Init+0x694>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d01d      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a44      	ldr	r2, [pc, #272]	; (8005598 <HAL_DMA_Init+0x698>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d018      	beq.n	80054be <HAL_DMA_Init+0x5be>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a42      	ldr	r2, [pc, #264]	; (800559c <HAL_DMA_Init+0x69c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d013      	beq.n	80054be <HAL_DMA_Init+0x5be>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a41      	ldr	r2, [pc, #260]	; (80055a0 <HAL_DMA_Init+0x6a0>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d00e      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a3f      	ldr	r2, [pc, #252]	; (80055a4 <HAL_DMA_Init+0x6a4>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d009      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a3e      	ldr	r2, [pc, #248]	; (80055a8 <HAL_DMA_Init+0x6a8>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d004      	beq.n	80054be <HAL_DMA_Init+0x5be>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a3c      	ldr	r2, [pc, #240]	; (80055ac <HAL_DMA_Init+0x6ac>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d101      	bne.n	80054c2 <HAL_DMA_Init+0x5c2>
 80054be:	2301      	movs	r3, #1
 80054c0:	e000      	b.n	80054c4 <HAL_DMA_Init+0x5c4>
 80054c2:	2300      	movs	r3, #0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d032      	beq.n	800552e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f001 fcdf 	bl	8006e8c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	2b80      	cmp	r3, #128	; 0x80
 80054d4:	d102      	bne.n	80054dc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e4:	b2d2      	uxtb	r2, r2
 80054e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80054f0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d010      	beq.n	800551c <HAL_DMA_Init+0x61c>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	2b08      	cmp	r3, #8
 8005500:	d80c      	bhi.n	800551c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f001 fd5c 	bl	8006fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e008      	b.n	800552e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3718      	adds	r7, #24
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	a7fdabf8 	.word	0xa7fdabf8
 800554c:	cccccccd 	.word	0xcccccccd
 8005550:	40020010 	.word	0x40020010
 8005554:	40020028 	.word	0x40020028
 8005558:	40020040 	.word	0x40020040
 800555c:	40020058 	.word	0x40020058
 8005560:	40020070 	.word	0x40020070
 8005564:	40020088 	.word	0x40020088
 8005568:	400200a0 	.word	0x400200a0
 800556c:	400200b8 	.word	0x400200b8
 8005570:	40020410 	.word	0x40020410
 8005574:	40020428 	.word	0x40020428
 8005578:	40020440 	.word	0x40020440
 800557c:	40020458 	.word	0x40020458
 8005580:	40020470 	.word	0x40020470
 8005584:	40020488 	.word	0x40020488
 8005588:	400204a0 	.word	0x400204a0
 800558c:	400204b8 	.word	0x400204b8
 8005590:	58025408 	.word	0x58025408
 8005594:	5802541c 	.word	0x5802541c
 8005598:	58025430 	.word	0x58025430
 800559c:	58025444 	.word	0x58025444
 80055a0:	58025458 	.word	0x58025458
 80055a4:	5802546c 	.word	0x5802546c
 80055a8:	58025480 	.word	0x58025480
 80055ac:	58025494 	.word	0x58025494

080055b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e226      	b.n	8005a1a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d101      	bne.n	80055da <HAL_DMA_Start_IT+0x2a>
 80055d6:	2302      	movs	r3, #2
 80055d8:	e21f      	b.n	8005a1a <HAL_DMA_Start_IT+0x46a>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	f040 820a 	bne.w	8005a04 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a68      	ldr	r2, [pc, #416]	; (80057a4 <HAL_DMA_Start_IT+0x1f4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d04a      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a66      	ldr	r2, [pc, #408]	; (80057a8 <HAL_DMA_Start_IT+0x1f8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d045      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a65      	ldr	r2, [pc, #404]	; (80057ac <HAL_DMA_Start_IT+0x1fc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d040      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a63      	ldr	r2, [pc, #396]	; (80057b0 <HAL_DMA_Start_IT+0x200>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d03b      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a62      	ldr	r2, [pc, #392]	; (80057b4 <HAL_DMA_Start_IT+0x204>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d036      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a60      	ldr	r2, [pc, #384]	; (80057b8 <HAL_DMA_Start_IT+0x208>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d031      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a5f      	ldr	r2, [pc, #380]	; (80057bc <HAL_DMA_Start_IT+0x20c>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d02c      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a5d      	ldr	r2, [pc, #372]	; (80057c0 <HAL_DMA_Start_IT+0x210>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d027      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a5c      	ldr	r2, [pc, #368]	; (80057c4 <HAL_DMA_Start_IT+0x214>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d022      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a5a      	ldr	r2, [pc, #360]	; (80057c8 <HAL_DMA_Start_IT+0x218>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d01d      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a59      	ldr	r2, [pc, #356]	; (80057cc <HAL_DMA_Start_IT+0x21c>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d018      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a57      	ldr	r2, [pc, #348]	; (80057d0 <HAL_DMA_Start_IT+0x220>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d013      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a56      	ldr	r2, [pc, #344]	; (80057d4 <HAL_DMA_Start_IT+0x224>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00e      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a54      	ldr	r2, [pc, #336]	; (80057d8 <HAL_DMA_Start_IT+0x228>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d009      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a53      	ldr	r2, [pc, #332]	; (80057dc <HAL_DMA_Start_IT+0x22c>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d004      	beq.n	800569e <HAL_DMA_Start_IT+0xee>
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a51      	ldr	r2, [pc, #324]	; (80057e0 <HAL_DMA_Start_IT+0x230>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d108      	bne.n	80056b0 <HAL_DMA_Start_IT+0x100>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0201 	bic.w	r2, r2, #1
 80056ac:	601a      	str	r2, [r3, #0]
 80056ae:	e007      	b.n	80056c0 <HAL_DMA_Start_IT+0x110>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0201 	bic.w	r2, r2, #1
 80056be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68b9      	ldr	r1, [r7, #8]
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f001 f906 	bl	80068d8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a34      	ldr	r2, [pc, #208]	; (80057a4 <HAL_DMA_Start_IT+0x1f4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d04a      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a33      	ldr	r2, [pc, #204]	; (80057a8 <HAL_DMA_Start_IT+0x1f8>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d045      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a31      	ldr	r2, [pc, #196]	; (80057ac <HAL_DMA_Start_IT+0x1fc>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d040      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a30      	ldr	r2, [pc, #192]	; (80057b0 <HAL_DMA_Start_IT+0x200>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d03b      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a2e      	ldr	r2, [pc, #184]	; (80057b4 <HAL_DMA_Start_IT+0x204>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d036      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a2d      	ldr	r2, [pc, #180]	; (80057b8 <HAL_DMA_Start_IT+0x208>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d031      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a2b      	ldr	r2, [pc, #172]	; (80057bc <HAL_DMA_Start_IT+0x20c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d02c      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a2a      	ldr	r2, [pc, #168]	; (80057c0 <HAL_DMA_Start_IT+0x210>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d027      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a28      	ldr	r2, [pc, #160]	; (80057c4 <HAL_DMA_Start_IT+0x214>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d022      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a27      	ldr	r2, [pc, #156]	; (80057c8 <HAL_DMA_Start_IT+0x218>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d01d      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a25      	ldr	r2, [pc, #148]	; (80057cc <HAL_DMA_Start_IT+0x21c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d018      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a24      	ldr	r2, [pc, #144]	; (80057d0 <HAL_DMA_Start_IT+0x220>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d013      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a22      	ldr	r2, [pc, #136]	; (80057d4 <HAL_DMA_Start_IT+0x224>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00e      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a21      	ldr	r2, [pc, #132]	; (80057d8 <HAL_DMA_Start_IT+0x228>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d009      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a1f      	ldr	r2, [pc, #124]	; (80057dc <HAL_DMA_Start_IT+0x22c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d004      	beq.n	800576c <HAL_DMA_Start_IT+0x1bc>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a1e      	ldr	r2, [pc, #120]	; (80057e0 <HAL_DMA_Start_IT+0x230>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d101      	bne.n	8005770 <HAL_DMA_Start_IT+0x1c0>
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <HAL_DMA_Start_IT+0x1c2>
 8005770:	2300      	movs	r3, #0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d036      	beq.n	80057e4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f023 021e 	bic.w	r2, r3, #30
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0216 	orr.w	r2, r2, #22
 8005788:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	2b00      	cmp	r3, #0
 8005790:	d03e      	beq.n	8005810 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f042 0208 	orr.w	r2, r2, #8
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	e035      	b.n	8005810 <HAL_DMA_Start_IT+0x260>
 80057a4:	40020010 	.word	0x40020010
 80057a8:	40020028 	.word	0x40020028
 80057ac:	40020040 	.word	0x40020040
 80057b0:	40020058 	.word	0x40020058
 80057b4:	40020070 	.word	0x40020070
 80057b8:	40020088 	.word	0x40020088
 80057bc:	400200a0 	.word	0x400200a0
 80057c0:	400200b8 	.word	0x400200b8
 80057c4:	40020410 	.word	0x40020410
 80057c8:	40020428 	.word	0x40020428
 80057cc:	40020440 	.word	0x40020440
 80057d0:	40020458 	.word	0x40020458
 80057d4:	40020470 	.word	0x40020470
 80057d8:	40020488 	.word	0x40020488
 80057dc:	400204a0 	.word	0x400204a0
 80057e0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 020e 	bic.w	r2, r3, #14
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 020a 	orr.w	r2, r2, #10
 80057f6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d007      	beq.n	8005810 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0204 	orr.w	r2, r2, #4
 800580e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a83      	ldr	r2, [pc, #524]	; (8005a24 <HAL_DMA_Start_IT+0x474>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d072      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a82      	ldr	r2, [pc, #520]	; (8005a28 <HAL_DMA_Start_IT+0x478>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d06d      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a80      	ldr	r2, [pc, #512]	; (8005a2c <HAL_DMA_Start_IT+0x47c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d068      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a7f      	ldr	r2, [pc, #508]	; (8005a30 <HAL_DMA_Start_IT+0x480>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d063      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a7d      	ldr	r2, [pc, #500]	; (8005a34 <HAL_DMA_Start_IT+0x484>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d05e      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a7c      	ldr	r2, [pc, #496]	; (8005a38 <HAL_DMA_Start_IT+0x488>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d059      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a7a      	ldr	r2, [pc, #488]	; (8005a3c <HAL_DMA_Start_IT+0x48c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d054      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a79      	ldr	r2, [pc, #484]	; (8005a40 <HAL_DMA_Start_IT+0x490>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d04f      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a77      	ldr	r2, [pc, #476]	; (8005a44 <HAL_DMA_Start_IT+0x494>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d04a      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a76      	ldr	r2, [pc, #472]	; (8005a48 <HAL_DMA_Start_IT+0x498>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d045      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a74      	ldr	r2, [pc, #464]	; (8005a4c <HAL_DMA_Start_IT+0x49c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d040      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a73      	ldr	r2, [pc, #460]	; (8005a50 <HAL_DMA_Start_IT+0x4a0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d03b      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a71      	ldr	r2, [pc, #452]	; (8005a54 <HAL_DMA_Start_IT+0x4a4>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d036      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a70      	ldr	r2, [pc, #448]	; (8005a58 <HAL_DMA_Start_IT+0x4a8>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d031      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a6e      	ldr	r2, [pc, #440]	; (8005a5c <HAL_DMA_Start_IT+0x4ac>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d02c      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a6d      	ldr	r2, [pc, #436]	; (8005a60 <HAL_DMA_Start_IT+0x4b0>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d027      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a6b      	ldr	r2, [pc, #428]	; (8005a64 <HAL_DMA_Start_IT+0x4b4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d022      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a6a      	ldr	r2, [pc, #424]	; (8005a68 <HAL_DMA_Start_IT+0x4b8>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d01d      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a68      	ldr	r2, [pc, #416]	; (8005a6c <HAL_DMA_Start_IT+0x4bc>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d018      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a67      	ldr	r2, [pc, #412]	; (8005a70 <HAL_DMA_Start_IT+0x4c0>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d013      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a65      	ldr	r2, [pc, #404]	; (8005a74 <HAL_DMA_Start_IT+0x4c4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d00e      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a64      	ldr	r2, [pc, #400]	; (8005a78 <HAL_DMA_Start_IT+0x4c8>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d009      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a62      	ldr	r2, [pc, #392]	; (8005a7c <HAL_DMA_Start_IT+0x4cc>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d004      	beq.n	8005900 <HAL_DMA_Start_IT+0x350>
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a61      	ldr	r2, [pc, #388]	; (8005a80 <HAL_DMA_Start_IT+0x4d0>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d101      	bne.n	8005904 <HAL_DMA_Start_IT+0x354>
 8005900:	2301      	movs	r3, #1
 8005902:	e000      	b.n	8005906 <HAL_DMA_Start_IT+0x356>
 8005904:	2300      	movs	r3, #0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d01a      	beq.n	8005940 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d007      	beq.n	8005928 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005926:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800592c:	2b00      	cmp	r3, #0
 800592e:	d007      	beq.n	8005940 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800593a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800593e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a37      	ldr	r2, [pc, #220]	; (8005a24 <HAL_DMA_Start_IT+0x474>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d04a      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a36      	ldr	r2, [pc, #216]	; (8005a28 <HAL_DMA_Start_IT+0x478>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d045      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a34      	ldr	r2, [pc, #208]	; (8005a2c <HAL_DMA_Start_IT+0x47c>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d040      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a33      	ldr	r2, [pc, #204]	; (8005a30 <HAL_DMA_Start_IT+0x480>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d03b      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a31      	ldr	r2, [pc, #196]	; (8005a34 <HAL_DMA_Start_IT+0x484>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d036      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a30      	ldr	r2, [pc, #192]	; (8005a38 <HAL_DMA_Start_IT+0x488>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d031      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a2e      	ldr	r2, [pc, #184]	; (8005a3c <HAL_DMA_Start_IT+0x48c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d02c      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a2d      	ldr	r2, [pc, #180]	; (8005a40 <HAL_DMA_Start_IT+0x490>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d027      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a2b      	ldr	r2, [pc, #172]	; (8005a44 <HAL_DMA_Start_IT+0x494>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d022      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a2a      	ldr	r2, [pc, #168]	; (8005a48 <HAL_DMA_Start_IT+0x498>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d01d      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a28      	ldr	r2, [pc, #160]	; (8005a4c <HAL_DMA_Start_IT+0x49c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d018      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a27      	ldr	r2, [pc, #156]	; (8005a50 <HAL_DMA_Start_IT+0x4a0>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d013      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a25      	ldr	r2, [pc, #148]	; (8005a54 <HAL_DMA_Start_IT+0x4a4>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d00e      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a24      	ldr	r2, [pc, #144]	; (8005a58 <HAL_DMA_Start_IT+0x4a8>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d009      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a22      	ldr	r2, [pc, #136]	; (8005a5c <HAL_DMA_Start_IT+0x4ac>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d004      	beq.n	80059e0 <HAL_DMA_Start_IT+0x430>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a21      	ldr	r2, [pc, #132]	; (8005a60 <HAL_DMA_Start_IT+0x4b0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d108      	bne.n	80059f2 <HAL_DMA_Start_IT+0x442>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f042 0201 	orr.w	r2, r2, #1
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	e012      	b.n	8005a18 <HAL_DMA_Start_IT+0x468>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 0201 	orr.w	r2, r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e009      	b.n	8005a18 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3718      	adds	r7, #24
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
 8005a22:	bf00      	nop
 8005a24:	40020010 	.word	0x40020010
 8005a28:	40020028 	.word	0x40020028
 8005a2c:	40020040 	.word	0x40020040
 8005a30:	40020058 	.word	0x40020058
 8005a34:	40020070 	.word	0x40020070
 8005a38:	40020088 	.word	0x40020088
 8005a3c:	400200a0 	.word	0x400200a0
 8005a40:	400200b8 	.word	0x400200b8
 8005a44:	40020410 	.word	0x40020410
 8005a48:	40020428 	.word	0x40020428
 8005a4c:	40020440 	.word	0x40020440
 8005a50:	40020458 	.word	0x40020458
 8005a54:	40020470 	.word	0x40020470
 8005a58:	40020488 	.word	0x40020488
 8005a5c:	400204a0 	.word	0x400204a0
 8005a60:	400204b8 	.word	0x400204b8
 8005a64:	58025408 	.word	0x58025408
 8005a68:	5802541c 	.word	0x5802541c
 8005a6c:	58025430 	.word	0x58025430
 8005a70:	58025444 	.word	0x58025444
 8005a74:	58025458 	.word	0x58025458
 8005a78:	5802546c 	.word	0x5802546c
 8005a7c:	58025480 	.word	0x58025480
 8005a80:	58025494 	.word	0x58025494

08005a84 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b08a      	sub	sp, #40	; 0x28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a90:	4b67      	ldr	r3, [pc, #412]	; (8005c30 <HAL_DMA_IRQHandler+0x1ac>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a67      	ldr	r2, [pc, #412]	; (8005c34 <HAL_DMA_IRQHandler+0x1b0>)
 8005a96:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9a:	0a9b      	lsrs	r3, r3, #10
 8005a9c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aa2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005aa8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a5f      	ldr	r2, [pc, #380]	; (8005c38 <HAL_DMA_IRQHandler+0x1b4>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d04a      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a5d      	ldr	r2, [pc, #372]	; (8005c3c <HAL_DMA_IRQHandler+0x1b8>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d045      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a5c      	ldr	r2, [pc, #368]	; (8005c40 <HAL_DMA_IRQHandler+0x1bc>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d040      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a5a      	ldr	r2, [pc, #360]	; (8005c44 <HAL_DMA_IRQHandler+0x1c0>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d03b      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a59      	ldr	r2, [pc, #356]	; (8005c48 <HAL_DMA_IRQHandler+0x1c4>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d036      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a57      	ldr	r2, [pc, #348]	; (8005c4c <HAL_DMA_IRQHandler+0x1c8>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d031      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a56      	ldr	r2, [pc, #344]	; (8005c50 <HAL_DMA_IRQHandler+0x1cc>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d02c      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a54      	ldr	r2, [pc, #336]	; (8005c54 <HAL_DMA_IRQHandler+0x1d0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d027      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a53      	ldr	r2, [pc, #332]	; (8005c58 <HAL_DMA_IRQHandler+0x1d4>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d022      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a51      	ldr	r2, [pc, #324]	; (8005c5c <HAL_DMA_IRQHandler+0x1d8>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01d      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a50      	ldr	r2, [pc, #320]	; (8005c60 <HAL_DMA_IRQHandler+0x1dc>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d018      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a4e      	ldr	r2, [pc, #312]	; (8005c64 <HAL_DMA_IRQHandler+0x1e0>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d013      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a4d      	ldr	r2, [pc, #308]	; (8005c68 <HAL_DMA_IRQHandler+0x1e4>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00e      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a4b      	ldr	r2, [pc, #300]	; (8005c6c <HAL_DMA_IRQHandler+0x1e8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d009      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a4a      	ldr	r2, [pc, #296]	; (8005c70 <HAL_DMA_IRQHandler+0x1ec>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d004      	beq.n	8005b56 <HAL_DMA_IRQHandler+0xd2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a48      	ldr	r2, [pc, #288]	; (8005c74 <HAL_DMA_IRQHandler+0x1f0>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d101      	bne.n	8005b5a <HAL_DMA_IRQHandler+0xd6>
 8005b56:	2301      	movs	r3, #1
 8005b58:	e000      	b.n	8005b5c <HAL_DMA_IRQHandler+0xd8>
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f000 842b 	beq.w	80063b8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b66:	f003 031f 	and.w	r3, r3, #31
 8005b6a:	2208      	movs	r2, #8
 8005b6c:	409a      	lsls	r2, r3
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	4013      	ands	r3, r2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 80a2 	beq.w	8005cbc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a2e      	ldr	r2, [pc, #184]	; (8005c38 <HAL_DMA_IRQHandler+0x1b4>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d04a      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a2d      	ldr	r2, [pc, #180]	; (8005c3c <HAL_DMA_IRQHandler+0x1b8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d045      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4a2b      	ldr	r2, [pc, #172]	; (8005c40 <HAL_DMA_IRQHandler+0x1bc>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d040      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a2a      	ldr	r2, [pc, #168]	; (8005c44 <HAL_DMA_IRQHandler+0x1c0>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d03b      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a28      	ldr	r2, [pc, #160]	; (8005c48 <HAL_DMA_IRQHandler+0x1c4>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d036      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a27      	ldr	r2, [pc, #156]	; (8005c4c <HAL_DMA_IRQHandler+0x1c8>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d031      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a25      	ldr	r2, [pc, #148]	; (8005c50 <HAL_DMA_IRQHandler+0x1cc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d02c      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a24      	ldr	r2, [pc, #144]	; (8005c54 <HAL_DMA_IRQHandler+0x1d0>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d027      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a22      	ldr	r2, [pc, #136]	; (8005c58 <HAL_DMA_IRQHandler+0x1d4>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d022      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a21      	ldr	r2, [pc, #132]	; (8005c5c <HAL_DMA_IRQHandler+0x1d8>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d01d      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a1f      	ldr	r2, [pc, #124]	; (8005c60 <HAL_DMA_IRQHandler+0x1dc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d018      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a1e      	ldr	r2, [pc, #120]	; (8005c64 <HAL_DMA_IRQHandler+0x1e0>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d013      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1c      	ldr	r2, [pc, #112]	; (8005c68 <HAL_DMA_IRQHandler+0x1e4>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d00e      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a1b      	ldr	r2, [pc, #108]	; (8005c6c <HAL_DMA_IRQHandler+0x1e8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d009      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a19      	ldr	r2, [pc, #100]	; (8005c70 <HAL_DMA_IRQHandler+0x1ec>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d004      	beq.n	8005c18 <HAL_DMA_IRQHandler+0x194>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a18      	ldr	r2, [pc, #96]	; (8005c74 <HAL_DMA_IRQHandler+0x1f0>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d12f      	bne.n	8005c78 <HAL_DMA_IRQHandler+0x1f4>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	bf14      	ite	ne
 8005c26:	2301      	movne	r3, #1
 8005c28:	2300      	moveq	r3, #0
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	e02e      	b.n	8005c8c <HAL_DMA_IRQHandler+0x208>
 8005c2e:	bf00      	nop
 8005c30:	24000000 	.word	0x24000000
 8005c34:	1b4e81b5 	.word	0x1b4e81b5
 8005c38:	40020010 	.word	0x40020010
 8005c3c:	40020028 	.word	0x40020028
 8005c40:	40020040 	.word	0x40020040
 8005c44:	40020058 	.word	0x40020058
 8005c48:	40020070 	.word	0x40020070
 8005c4c:	40020088 	.word	0x40020088
 8005c50:	400200a0 	.word	0x400200a0
 8005c54:	400200b8 	.word	0x400200b8
 8005c58:	40020410 	.word	0x40020410
 8005c5c:	40020428 	.word	0x40020428
 8005c60:	40020440 	.word	0x40020440
 8005c64:	40020458 	.word	0x40020458
 8005c68:	40020470 	.word	0x40020470
 8005c6c:	40020488 	.word	0x40020488
 8005c70:	400204a0 	.word	0x400204a0
 8005c74:	400204b8 	.word	0x400204b8
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0308 	and.w	r3, r3, #8
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	bf14      	ite	ne
 8005c86:	2301      	movne	r3, #1
 8005c88:	2300      	moveq	r3, #0
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d015      	beq.n	8005cbc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 0204 	bic.w	r2, r2, #4
 8005c9e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca4:	f003 031f 	and.w	r3, r3, #31
 8005ca8:	2208      	movs	r2, #8
 8005caa:	409a      	lsls	r2, r3
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cb4:	f043 0201 	orr.w	r2, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cc0:	f003 031f 	and.w	r3, r3, #31
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d06e      	beq.n	8005db0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a69      	ldr	r2, [pc, #420]	; (8005e7c <HAL_DMA_IRQHandler+0x3f8>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d04a      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a67      	ldr	r2, [pc, #412]	; (8005e80 <HAL_DMA_IRQHandler+0x3fc>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d045      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a66      	ldr	r2, [pc, #408]	; (8005e84 <HAL_DMA_IRQHandler+0x400>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d040      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a64      	ldr	r2, [pc, #400]	; (8005e88 <HAL_DMA_IRQHandler+0x404>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d03b      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a63      	ldr	r2, [pc, #396]	; (8005e8c <HAL_DMA_IRQHandler+0x408>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d036      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a61      	ldr	r2, [pc, #388]	; (8005e90 <HAL_DMA_IRQHandler+0x40c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d031      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a60      	ldr	r2, [pc, #384]	; (8005e94 <HAL_DMA_IRQHandler+0x410>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d02c      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a5e      	ldr	r2, [pc, #376]	; (8005e98 <HAL_DMA_IRQHandler+0x414>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d027      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a5d      	ldr	r2, [pc, #372]	; (8005e9c <HAL_DMA_IRQHandler+0x418>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d022      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a5b      	ldr	r2, [pc, #364]	; (8005ea0 <HAL_DMA_IRQHandler+0x41c>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d01d      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a5a      	ldr	r2, [pc, #360]	; (8005ea4 <HAL_DMA_IRQHandler+0x420>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d018      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a58      	ldr	r2, [pc, #352]	; (8005ea8 <HAL_DMA_IRQHandler+0x424>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d013      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a57      	ldr	r2, [pc, #348]	; (8005eac <HAL_DMA_IRQHandler+0x428>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00e      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a55      	ldr	r2, [pc, #340]	; (8005eb0 <HAL_DMA_IRQHandler+0x42c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d009      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a54      	ldr	r2, [pc, #336]	; (8005eb4 <HAL_DMA_IRQHandler+0x430>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d004      	beq.n	8005d72 <HAL_DMA_IRQHandler+0x2ee>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a52      	ldr	r2, [pc, #328]	; (8005eb8 <HAL_DMA_IRQHandler+0x434>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d10a      	bne.n	8005d88 <HAL_DMA_IRQHandler+0x304>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	bf14      	ite	ne
 8005d80:	2301      	movne	r3, #1
 8005d82:	2300      	moveq	r3, #0
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	e003      	b.n	8005d90 <HAL_DMA_IRQHandler+0x30c>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00d      	beq.n	8005db0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d98:	f003 031f 	and.w	r3, r3, #31
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	409a      	lsls	r2, r3
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	f043 0202 	orr.w	r2, r3, #2
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005db4:	f003 031f 	and.w	r3, r3, #31
 8005db8:	2204      	movs	r2, #4
 8005dba:	409a      	lsls	r2, r3
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f000 808f 	beq.w	8005ee4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a2c      	ldr	r2, [pc, #176]	; (8005e7c <HAL_DMA_IRQHandler+0x3f8>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d04a      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a2a      	ldr	r2, [pc, #168]	; (8005e80 <HAL_DMA_IRQHandler+0x3fc>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d045      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a29      	ldr	r2, [pc, #164]	; (8005e84 <HAL_DMA_IRQHandler+0x400>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d040      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a27      	ldr	r2, [pc, #156]	; (8005e88 <HAL_DMA_IRQHandler+0x404>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d03b      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a26      	ldr	r2, [pc, #152]	; (8005e8c <HAL_DMA_IRQHandler+0x408>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d036      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a24      	ldr	r2, [pc, #144]	; (8005e90 <HAL_DMA_IRQHandler+0x40c>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d031      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a23      	ldr	r2, [pc, #140]	; (8005e94 <HAL_DMA_IRQHandler+0x410>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d02c      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a21      	ldr	r2, [pc, #132]	; (8005e98 <HAL_DMA_IRQHandler+0x414>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d027      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a20      	ldr	r2, [pc, #128]	; (8005e9c <HAL_DMA_IRQHandler+0x418>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d022      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a1e      	ldr	r2, [pc, #120]	; (8005ea0 <HAL_DMA_IRQHandler+0x41c>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d01d      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ea4 <HAL_DMA_IRQHandler+0x420>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d018      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a1b      	ldr	r2, [pc, #108]	; (8005ea8 <HAL_DMA_IRQHandler+0x424>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a1a      	ldr	r2, [pc, #104]	; (8005eac <HAL_DMA_IRQHandler+0x428>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d00e      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a18      	ldr	r2, [pc, #96]	; (8005eb0 <HAL_DMA_IRQHandler+0x42c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d009      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a17      	ldr	r2, [pc, #92]	; (8005eb4 <HAL_DMA_IRQHandler+0x430>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d004      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x3e2>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a15      	ldr	r2, [pc, #84]	; (8005eb8 <HAL_DMA_IRQHandler+0x434>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d12a      	bne.n	8005ebc <HAL_DMA_IRQHandler+0x438>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0302 	and.w	r3, r3, #2
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	bf14      	ite	ne
 8005e74:	2301      	movne	r3, #1
 8005e76:	2300      	moveq	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	e023      	b.n	8005ec4 <HAL_DMA_IRQHandler+0x440>
 8005e7c:	40020010 	.word	0x40020010
 8005e80:	40020028 	.word	0x40020028
 8005e84:	40020040 	.word	0x40020040
 8005e88:	40020058 	.word	0x40020058
 8005e8c:	40020070 	.word	0x40020070
 8005e90:	40020088 	.word	0x40020088
 8005e94:	400200a0 	.word	0x400200a0
 8005e98:	400200b8 	.word	0x400200b8
 8005e9c:	40020410 	.word	0x40020410
 8005ea0:	40020428 	.word	0x40020428
 8005ea4:	40020440 	.word	0x40020440
 8005ea8:	40020458 	.word	0x40020458
 8005eac:	40020470 	.word	0x40020470
 8005eb0:	40020488 	.word	0x40020488
 8005eb4:	400204a0 	.word	0x400204a0
 8005eb8:	400204b8 	.word	0x400204b8
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00d      	beq.n	8005ee4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ecc:	f003 031f 	and.w	r3, r3, #31
 8005ed0:	2204      	movs	r2, #4
 8005ed2:	409a      	lsls	r2, r3
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005edc:	f043 0204 	orr.w	r2, r3, #4
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ee8:	f003 031f 	and.w	r3, r3, #31
 8005eec:	2210      	movs	r2, #16
 8005eee:	409a      	lsls	r2, r3
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 80a6 	beq.w	8006046 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a85      	ldr	r2, [pc, #532]	; (8006114 <HAL_DMA_IRQHandler+0x690>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d04a      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a83      	ldr	r2, [pc, #524]	; (8006118 <HAL_DMA_IRQHandler+0x694>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d045      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a82      	ldr	r2, [pc, #520]	; (800611c <HAL_DMA_IRQHandler+0x698>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d040      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a80      	ldr	r2, [pc, #512]	; (8006120 <HAL_DMA_IRQHandler+0x69c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d03b      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a7f      	ldr	r2, [pc, #508]	; (8006124 <HAL_DMA_IRQHandler+0x6a0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d036      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a7d      	ldr	r2, [pc, #500]	; (8006128 <HAL_DMA_IRQHandler+0x6a4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d031      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a7c      	ldr	r2, [pc, #496]	; (800612c <HAL_DMA_IRQHandler+0x6a8>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d02c      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a7a      	ldr	r2, [pc, #488]	; (8006130 <HAL_DMA_IRQHandler+0x6ac>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d027      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a79      	ldr	r2, [pc, #484]	; (8006134 <HAL_DMA_IRQHandler+0x6b0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d022      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a77      	ldr	r2, [pc, #476]	; (8006138 <HAL_DMA_IRQHandler+0x6b4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d01d      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a76      	ldr	r2, [pc, #472]	; (800613c <HAL_DMA_IRQHandler+0x6b8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d018      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a74      	ldr	r2, [pc, #464]	; (8006140 <HAL_DMA_IRQHandler+0x6bc>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d013      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a73      	ldr	r2, [pc, #460]	; (8006144 <HAL_DMA_IRQHandler+0x6c0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00e      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a71      	ldr	r2, [pc, #452]	; (8006148 <HAL_DMA_IRQHandler+0x6c4>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d009      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a70      	ldr	r2, [pc, #448]	; (800614c <HAL_DMA_IRQHandler+0x6c8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d004      	beq.n	8005f9a <HAL_DMA_IRQHandler+0x516>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a6e      	ldr	r2, [pc, #440]	; (8006150 <HAL_DMA_IRQHandler+0x6cc>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d10a      	bne.n	8005fb0 <HAL_DMA_IRQHandler+0x52c>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	bf14      	ite	ne
 8005fa8:	2301      	movne	r3, #1
 8005faa:	2300      	moveq	r3, #0
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	e009      	b.n	8005fc4 <HAL_DMA_IRQHandler+0x540>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0304 	and.w	r3, r3, #4
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	bf14      	ite	ne
 8005fbe:	2301      	movne	r3, #1
 8005fc0:	2300      	moveq	r3, #0
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d03e      	beq.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fcc:	f003 031f 	and.w	r3, r3, #31
 8005fd0:	2210      	movs	r2, #16
 8005fd2:	409a      	lsls	r2, r3
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d018      	beq.n	8006018 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d108      	bne.n	8006006 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d024      	beq.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	4798      	blx	r3
 8006004:	e01f      	b.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800600a:	2b00      	cmp	r3, #0
 800600c:	d01b      	beq.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	4798      	blx	r3
 8006016:	e016      	b.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006022:	2b00      	cmp	r3, #0
 8006024:	d107      	bne.n	8006036 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0208 	bic.w	r2, r2, #8
 8006034:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800604a:	f003 031f 	and.w	r3, r3, #31
 800604e:	2220      	movs	r2, #32
 8006050:	409a      	lsls	r2, r3
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	4013      	ands	r3, r2
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 8110 	beq.w	800627c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a2c      	ldr	r2, [pc, #176]	; (8006114 <HAL_DMA_IRQHandler+0x690>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d04a      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a2b      	ldr	r2, [pc, #172]	; (8006118 <HAL_DMA_IRQHandler+0x694>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d045      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a29      	ldr	r2, [pc, #164]	; (800611c <HAL_DMA_IRQHandler+0x698>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d040      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a28      	ldr	r2, [pc, #160]	; (8006120 <HAL_DMA_IRQHandler+0x69c>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d03b      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a26      	ldr	r2, [pc, #152]	; (8006124 <HAL_DMA_IRQHandler+0x6a0>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d036      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a25      	ldr	r2, [pc, #148]	; (8006128 <HAL_DMA_IRQHandler+0x6a4>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d031      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a23      	ldr	r2, [pc, #140]	; (800612c <HAL_DMA_IRQHandler+0x6a8>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d02c      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a22      	ldr	r2, [pc, #136]	; (8006130 <HAL_DMA_IRQHandler+0x6ac>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d027      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a20      	ldr	r2, [pc, #128]	; (8006134 <HAL_DMA_IRQHandler+0x6b0>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d022      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1f      	ldr	r2, [pc, #124]	; (8006138 <HAL_DMA_IRQHandler+0x6b4>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d01d      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1d      	ldr	r2, [pc, #116]	; (800613c <HAL_DMA_IRQHandler+0x6b8>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d018      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a1c      	ldr	r2, [pc, #112]	; (8006140 <HAL_DMA_IRQHandler+0x6bc>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d013      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1a      	ldr	r2, [pc, #104]	; (8006144 <HAL_DMA_IRQHandler+0x6c0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d00e      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a19      	ldr	r2, [pc, #100]	; (8006148 <HAL_DMA_IRQHandler+0x6c4>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d009      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a17      	ldr	r2, [pc, #92]	; (800614c <HAL_DMA_IRQHandler+0x6c8>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d004      	beq.n	80060fc <HAL_DMA_IRQHandler+0x678>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a16      	ldr	r2, [pc, #88]	; (8006150 <HAL_DMA_IRQHandler+0x6cc>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d12b      	bne.n	8006154 <HAL_DMA_IRQHandler+0x6d0>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	2b00      	cmp	r3, #0
 8006108:	bf14      	ite	ne
 800610a:	2301      	movne	r3, #1
 800610c:	2300      	moveq	r3, #0
 800610e:	b2db      	uxtb	r3, r3
 8006110:	e02a      	b.n	8006168 <HAL_DMA_IRQHandler+0x6e4>
 8006112:	bf00      	nop
 8006114:	40020010 	.word	0x40020010
 8006118:	40020028 	.word	0x40020028
 800611c:	40020040 	.word	0x40020040
 8006120:	40020058 	.word	0x40020058
 8006124:	40020070 	.word	0x40020070
 8006128:	40020088 	.word	0x40020088
 800612c:	400200a0 	.word	0x400200a0
 8006130:	400200b8 	.word	0x400200b8
 8006134:	40020410 	.word	0x40020410
 8006138:	40020428 	.word	0x40020428
 800613c:	40020440 	.word	0x40020440
 8006140:	40020458 	.word	0x40020458
 8006144:	40020470 	.word	0x40020470
 8006148:	40020488 	.word	0x40020488
 800614c:	400204a0 	.word	0x400204a0
 8006150:	400204b8 	.word	0x400204b8
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	bf14      	ite	ne
 8006162:	2301      	movne	r3, #1
 8006164:	2300      	moveq	r3, #0
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	f000 8087 	beq.w	800627c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006172:	f003 031f 	and.w	r3, r3, #31
 8006176:	2220      	movs	r2, #32
 8006178:	409a      	lsls	r2, r3
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b04      	cmp	r3, #4
 8006188:	d139      	bne.n	80061fe <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0216 	bic.w	r2, r2, #22
 8006198:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	695a      	ldr	r2, [r3, #20]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061a8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d103      	bne.n	80061ba <HAL_DMA_IRQHandler+0x736>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0208 	bic.w	r2, r2, #8
 80061c8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ce:	f003 031f 	and.w	r3, r3, #31
 80061d2:	223f      	movs	r2, #63	; 0x3f
 80061d4:	409a      	lsls	r2, r3
 80061d6:	6a3b      	ldr	r3, [r7, #32]
 80061d8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 834a 	beq.w	8006888 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	4798      	blx	r3
          }
          return;
 80061fc:	e344      	b.n	8006888 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d018      	beq.n	800623e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d108      	bne.n	800622c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800621e:	2b00      	cmp	r3, #0
 8006220:	d02c      	beq.n	800627c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	4798      	blx	r3
 800622a:	e027      	b.n	800627c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006230:	2b00      	cmp	r3, #0
 8006232:	d023      	beq.n	800627c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	4798      	blx	r3
 800623c:	e01e      	b.n	800627c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10f      	bne.n	800626c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0210 	bic.w	r2, r2, #16
 800625a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 8306 	beq.w	8006892 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	f000 8088 	beq.w	80063a4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2204      	movs	r2, #4
 8006298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a7a      	ldr	r2, [pc, #488]	; (800648c <HAL_DMA_IRQHandler+0xa08>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d04a      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a79      	ldr	r2, [pc, #484]	; (8006490 <HAL_DMA_IRQHandler+0xa0c>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d045      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a77      	ldr	r2, [pc, #476]	; (8006494 <HAL_DMA_IRQHandler+0xa10>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d040      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a76      	ldr	r2, [pc, #472]	; (8006498 <HAL_DMA_IRQHandler+0xa14>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d03b      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a74      	ldr	r2, [pc, #464]	; (800649c <HAL_DMA_IRQHandler+0xa18>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d036      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a73      	ldr	r2, [pc, #460]	; (80064a0 <HAL_DMA_IRQHandler+0xa1c>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d031      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a71      	ldr	r2, [pc, #452]	; (80064a4 <HAL_DMA_IRQHandler+0xa20>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d02c      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a70      	ldr	r2, [pc, #448]	; (80064a8 <HAL_DMA_IRQHandler+0xa24>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d027      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a6e      	ldr	r2, [pc, #440]	; (80064ac <HAL_DMA_IRQHandler+0xa28>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d022      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a6d      	ldr	r2, [pc, #436]	; (80064b0 <HAL_DMA_IRQHandler+0xa2c>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d01d      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a6b      	ldr	r2, [pc, #428]	; (80064b4 <HAL_DMA_IRQHandler+0xa30>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d018      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a6a      	ldr	r2, [pc, #424]	; (80064b8 <HAL_DMA_IRQHandler+0xa34>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d013      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a68      	ldr	r2, [pc, #416]	; (80064bc <HAL_DMA_IRQHandler+0xa38>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d00e      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a67      	ldr	r2, [pc, #412]	; (80064c0 <HAL_DMA_IRQHandler+0xa3c>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d009      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a65      	ldr	r2, [pc, #404]	; (80064c4 <HAL_DMA_IRQHandler+0xa40>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d004      	beq.n	800633c <HAL_DMA_IRQHandler+0x8b8>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a64      	ldr	r2, [pc, #400]	; (80064c8 <HAL_DMA_IRQHandler+0xa44>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d108      	bne.n	800634e <HAL_DMA_IRQHandler+0x8ca>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681a      	ldr	r2, [r3, #0]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f022 0201 	bic.w	r2, r2, #1
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	e007      	b.n	800635e <HAL_DMA_IRQHandler+0x8da>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 0201 	bic.w	r2, r2, #1
 800635c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	3301      	adds	r3, #1
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006366:	429a      	cmp	r2, r3
 8006368:	d307      	bcc.n	800637a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1f2      	bne.n	800635e <HAL_DMA_IRQHandler+0x8da>
 8006378:	e000      	b.n	800637c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800637a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d004      	beq.n	8006394 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2203      	movs	r2, #3
 800638e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006392:	e003      	b.n	800639c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f000 8272 	beq.w	8006892 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	4798      	blx	r3
 80063b6:	e26c      	b.n	8006892 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a43      	ldr	r2, [pc, #268]	; (80064cc <HAL_DMA_IRQHandler+0xa48>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d022      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a42      	ldr	r2, [pc, #264]	; (80064d0 <HAL_DMA_IRQHandler+0xa4c>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d01d      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a40      	ldr	r2, [pc, #256]	; (80064d4 <HAL_DMA_IRQHandler+0xa50>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d018      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a3f      	ldr	r2, [pc, #252]	; (80064d8 <HAL_DMA_IRQHandler+0xa54>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d013      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a3d      	ldr	r2, [pc, #244]	; (80064dc <HAL_DMA_IRQHandler+0xa58>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d00e      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a3c      	ldr	r2, [pc, #240]	; (80064e0 <HAL_DMA_IRQHandler+0xa5c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d009      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a3a      	ldr	r2, [pc, #232]	; (80064e4 <HAL_DMA_IRQHandler+0xa60>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d004      	beq.n	8006408 <HAL_DMA_IRQHandler+0x984>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a39      	ldr	r2, [pc, #228]	; (80064e8 <HAL_DMA_IRQHandler+0xa64>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d101      	bne.n	800640c <HAL_DMA_IRQHandler+0x988>
 8006408:	2301      	movs	r3, #1
 800640a:	e000      	b.n	800640e <HAL_DMA_IRQHandler+0x98a>
 800640c:	2300      	movs	r3, #0
 800640e:	2b00      	cmp	r3, #0
 8006410:	f000 823f 	beq.w	8006892 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006420:	f003 031f 	and.w	r3, r3, #31
 8006424:	2204      	movs	r2, #4
 8006426:	409a      	lsls	r2, r3
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	4013      	ands	r3, r2
 800642c:	2b00      	cmp	r3, #0
 800642e:	f000 80cd 	beq.w	80065cc <HAL_DMA_IRQHandler+0xb48>
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 80c7 	beq.w	80065cc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006442:	f003 031f 	and.w	r3, r3, #31
 8006446:	2204      	movs	r2, #4
 8006448:	409a      	lsls	r2, r3
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d049      	beq.n	80064ec <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d109      	bne.n	8006476 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 8210 	beq.w	800688c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006474:	e20a      	b.n	800688c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	2b00      	cmp	r3, #0
 800647c:	f000 8206 	beq.w	800688c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006488:	e200      	b.n	800688c <HAL_DMA_IRQHandler+0xe08>
 800648a:	bf00      	nop
 800648c:	40020010 	.word	0x40020010
 8006490:	40020028 	.word	0x40020028
 8006494:	40020040 	.word	0x40020040
 8006498:	40020058 	.word	0x40020058
 800649c:	40020070 	.word	0x40020070
 80064a0:	40020088 	.word	0x40020088
 80064a4:	400200a0 	.word	0x400200a0
 80064a8:	400200b8 	.word	0x400200b8
 80064ac:	40020410 	.word	0x40020410
 80064b0:	40020428 	.word	0x40020428
 80064b4:	40020440 	.word	0x40020440
 80064b8:	40020458 	.word	0x40020458
 80064bc:	40020470 	.word	0x40020470
 80064c0:	40020488 	.word	0x40020488
 80064c4:	400204a0 	.word	0x400204a0
 80064c8:	400204b8 	.word	0x400204b8
 80064cc:	58025408 	.word	0x58025408
 80064d0:	5802541c 	.word	0x5802541c
 80064d4:	58025430 	.word	0x58025430
 80064d8:	58025444 	.word	0x58025444
 80064dc:	58025458 	.word	0x58025458
 80064e0:	5802546c 	.word	0x5802546c
 80064e4:	58025480 	.word	0x58025480
 80064e8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d160      	bne.n	80065b8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a7f      	ldr	r2, [pc, #508]	; (80066f8 <HAL_DMA_IRQHandler+0xc74>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d04a      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	4a7d      	ldr	r2, [pc, #500]	; (80066fc <HAL_DMA_IRQHandler+0xc78>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d045      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a7c      	ldr	r2, [pc, #496]	; (8006700 <HAL_DMA_IRQHandler+0xc7c>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d040      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a7a      	ldr	r2, [pc, #488]	; (8006704 <HAL_DMA_IRQHandler+0xc80>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d03b      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a79      	ldr	r2, [pc, #484]	; (8006708 <HAL_DMA_IRQHandler+0xc84>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d036      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a77      	ldr	r2, [pc, #476]	; (800670c <HAL_DMA_IRQHandler+0xc88>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d031      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a76      	ldr	r2, [pc, #472]	; (8006710 <HAL_DMA_IRQHandler+0xc8c>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d02c      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a74      	ldr	r2, [pc, #464]	; (8006714 <HAL_DMA_IRQHandler+0xc90>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d027      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a73      	ldr	r2, [pc, #460]	; (8006718 <HAL_DMA_IRQHandler+0xc94>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d022      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a71      	ldr	r2, [pc, #452]	; (800671c <HAL_DMA_IRQHandler+0xc98>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d01d      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a70      	ldr	r2, [pc, #448]	; (8006720 <HAL_DMA_IRQHandler+0xc9c>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d018      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a6e      	ldr	r2, [pc, #440]	; (8006724 <HAL_DMA_IRQHandler+0xca0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d013      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a6d      	ldr	r2, [pc, #436]	; (8006728 <HAL_DMA_IRQHandler+0xca4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d00e      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a6b      	ldr	r2, [pc, #428]	; (800672c <HAL_DMA_IRQHandler+0xca8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d009      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a6a      	ldr	r2, [pc, #424]	; (8006730 <HAL_DMA_IRQHandler+0xcac>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d004      	beq.n	8006596 <HAL_DMA_IRQHandler+0xb12>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a68      	ldr	r2, [pc, #416]	; (8006734 <HAL_DMA_IRQHandler+0xcb0>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d108      	bne.n	80065a8 <HAL_DMA_IRQHandler+0xb24>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0208 	bic.w	r2, r2, #8
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	e007      	b.n	80065b8 <HAL_DMA_IRQHandler+0xb34>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 0204 	bic.w	r2, r2, #4
 80065b6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8165 	beq.w	800688c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065ca:	e15f      	b.n	800688c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065d0:	f003 031f 	and.w	r3, r3, #31
 80065d4:	2202      	movs	r2, #2
 80065d6:	409a      	lsls	r2, r3
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	4013      	ands	r3, r2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 80c5 	beq.w	800676c <HAL_DMA_IRQHandler+0xce8>
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	f003 0302 	and.w	r3, r3, #2
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80bf 	beq.w	800676c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065f2:	f003 031f 	and.w	r3, r3, #31
 80065f6:	2202      	movs	r2, #2
 80065f8:	409a      	lsls	r2, r3
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d018      	beq.n	800663a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d109      	bne.n	8006626 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006616:	2b00      	cmp	r3, #0
 8006618:	f000 813a 	beq.w	8006890 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006624:	e134      	b.n	8006890 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 8130 	beq.w	8006890 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006638:	e12a      	b.n	8006890 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f003 0320 	and.w	r3, r3, #32
 8006640:	2b00      	cmp	r3, #0
 8006642:	f040 8089 	bne.w	8006758 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a2b      	ldr	r2, [pc, #172]	; (80066f8 <HAL_DMA_IRQHandler+0xc74>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d04a      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a29      	ldr	r2, [pc, #164]	; (80066fc <HAL_DMA_IRQHandler+0xc78>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d045      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a28      	ldr	r2, [pc, #160]	; (8006700 <HAL_DMA_IRQHandler+0xc7c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d040      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a26      	ldr	r2, [pc, #152]	; (8006704 <HAL_DMA_IRQHandler+0xc80>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d03b      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a25      	ldr	r2, [pc, #148]	; (8006708 <HAL_DMA_IRQHandler+0xc84>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d036      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a23      	ldr	r2, [pc, #140]	; (800670c <HAL_DMA_IRQHandler+0xc88>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d031      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a22      	ldr	r2, [pc, #136]	; (8006710 <HAL_DMA_IRQHandler+0xc8c>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d02c      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a20      	ldr	r2, [pc, #128]	; (8006714 <HAL_DMA_IRQHandler+0xc90>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d027      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a1f      	ldr	r2, [pc, #124]	; (8006718 <HAL_DMA_IRQHandler+0xc94>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d022      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a1d      	ldr	r2, [pc, #116]	; (800671c <HAL_DMA_IRQHandler+0xc98>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d01d      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a1c      	ldr	r2, [pc, #112]	; (8006720 <HAL_DMA_IRQHandler+0xc9c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d018      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a1a      	ldr	r2, [pc, #104]	; (8006724 <HAL_DMA_IRQHandler+0xca0>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d013      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a19      	ldr	r2, [pc, #100]	; (8006728 <HAL_DMA_IRQHandler+0xca4>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00e      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a17      	ldr	r2, [pc, #92]	; (800672c <HAL_DMA_IRQHandler+0xca8>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d009      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4a16      	ldr	r2, [pc, #88]	; (8006730 <HAL_DMA_IRQHandler+0xcac>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d004      	beq.n	80066e6 <HAL_DMA_IRQHandler+0xc62>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a14      	ldr	r2, [pc, #80]	; (8006734 <HAL_DMA_IRQHandler+0xcb0>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d128      	bne.n	8006738 <HAL_DMA_IRQHandler+0xcb4>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 0214 	bic.w	r2, r2, #20
 80066f4:	601a      	str	r2, [r3, #0]
 80066f6:	e027      	b.n	8006748 <HAL_DMA_IRQHandler+0xcc4>
 80066f8:	40020010 	.word	0x40020010
 80066fc:	40020028 	.word	0x40020028
 8006700:	40020040 	.word	0x40020040
 8006704:	40020058 	.word	0x40020058
 8006708:	40020070 	.word	0x40020070
 800670c:	40020088 	.word	0x40020088
 8006710:	400200a0 	.word	0x400200a0
 8006714:	400200b8 	.word	0x400200b8
 8006718:	40020410 	.word	0x40020410
 800671c:	40020428 	.word	0x40020428
 8006720:	40020440 	.word	0x40020440
 8006724:	40020458 	.word	0x40020458
 8006728:	40020470 	.word	0x40020470
 800672c:	40020488 	.word	0x40020488
 8006730:	400204a0 	.word	0x400204a0
 8006734:	400204b8 	.word	0x400204b8
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 020a 	bic.w	r2, r2, #10
 8006746:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 8097 	beq.w	8006890 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800676a:	e091      	b.n	8006890 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006770:	f003 031f 	and.w	r3, r3, #31
 8006774:	2208      	movs	r2, #8
 8006776:	409a      	lsls	r2, r3
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	4013      	ands	r3, r2
 800677c:	2b00      	cmp	r3, #0
 800677e:	f000 8088 	beq.w	8006892 <HAL_DMA_IRQHandler+0xe0e>
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	f003 0308 	and.w	r3, r3, #8
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 8082 	beq.w	8006892 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a41      	ldr	r2, [pc, #260]	; (8006898 <HAL_DMA_IRQHandler+0xe14>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d04a      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a3f      	ldr	r2, [pc, #252]	; (800689c <HAL_DMA_IRQHandler+0xe18>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d045      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a3e      	ldr	r2, [pc, #248]	; (80068a0 <HAL_DMA_IRQHandler+0xe1c>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d040      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a3c      	ldr	r2, [pc, #240]	; (80068a4 <HAL_DMA_IRQHandler+0xe20>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d03b      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a3b      	ldr	r2, [pc, #236]	; (80068a8 <HAL_DMA_IRQHandler+0xe24>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d036      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a39      	ldr	r2, [pc, #228]	; (80068ac <HAL_DMA_IRQHandler+0xe28>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d031      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a38      	ldr	r2, [pc, #224]	; (80068b0 <HAL_DMA_IRQHandler+0xe2c>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d02c      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a36      	ldr	r2, [pc, #216]	; (80068b4 <HAL_DMA_IRQHandler+0xe30>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d027      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a35      	ldr	r2, [pc, #212]	; (80068b8 <HAL_DMA_IRQHandler+0xe34>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d022      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a33      	ldr	r2, [pc, #204]	; (80068bc <HAL_DMA_IRQHandler+0xe38>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d01d      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a32      	ldr	r2, [pc, #200]	; (80068c0 <HAL_DMA_IRQHandler+0xe3c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d018      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a30      	ldr	r2, [pc, #192]	; (80068c4 <HAL_DMA_IRQHandler+0xe40>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d013      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a2f      	ldr	r2, [pc, #188]	; (80068c8 <HAL_DMA_IRQHandler+0xe44>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00e      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a2d      	ldr	r2, [pc, #180]	; (80068cc <HAL_DMA_IRQHandler+0xe48>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d009      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a2c      	ldr	r2, [pc, #176]	; (80068d0 <HAL_DMA_IRQHandler+0xe4c>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d004      	beq.n	800682e <HAL_DMA_IRQHandler+0xdaa>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a2a      	ldr	r2, [pc, #168]	; (80068d4 <HAL_DMA_IRQHandler+0xe50>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d108      	bne.n	8006840 <HAL_DMA_IRQHandler+0xdbc>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 021c 	bic.w	r2, r2, #28
 800683c:	601a      	str	r2, [r3, #0]
 800683e:	e007      	b.n	8006850 <HAL_DMA_IRQHandler+0xdcc>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f022 020e 	bic.w	r2, r2, #14
 800684e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006854:	f003 031f 	and.w	r3, r3, #31
 8006858:	2201      	movs	r2, #1
 800685a:	409a      	lsls	r2, r3
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800687a:	2b00      	cmp	r3, #0
 800687c:	d009      	beq.n	8006892 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	4798      	blx	r3
 8006886:	e004      	b.n	8006892 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006888:	bf00      	nop
 800688a:	e002      	b.n	8006892 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800688c:	bf00      	nop
 800688e:	e000      	b.n	8006892 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006890:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006892:	3728      	adds	r7, #40	; 0x28
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40020010 	.word	0x40020010
 800689c:	40020028 	.word	0x40020028
 80068a0:	40020040 	.word	0x40020040
 80068a4:	40020058 	.word	0x40020058
 80068a8:	40020070 	.word	0x40020070
 80068ac:	40020088 	.word	0x40020088
 80068b0:	400200a0 	.word	0x400200a0
 80068b4:	400200b8 	.word	0x400200b8
 80068b8:	40020410 	.word	0x40020410
 80068bc:	40020428 	.word	0x40020428
 80068c0:	40020440 	.word	0x40020440
 80068c4:	40020458 	.word	0x40020458
 80068c8:	40020470 	.word	0x40020470
 80068cc:	40020488 	.word	0x40020488
 80068d0:	400204a0 	.word	0x400204a0
 80068d4:	400204b8 	.word	0x400204b8

080068d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ea:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068f0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a7f      	ldr	r2, [pc, #508]	; (8006af4 <DMA_SetConfig+0x21c>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d072      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a7d      	ldr	r2, [pc, #500]	; (8006af8 <DMA_SetConfig+0x220>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d06d      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a7c      	ldr	r2, [pc, #496]	; (8006afc <DMA_SetConfig+0x224>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d068      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a7a      	ldr	r2, [pc, #488]	; (8006b00 <DMA_SetConfig+0x228>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d063      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a79      	ldr	r2, [pc, #484]	; (8006b04 <DMA_SetConfig+0x22c>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d05e      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a77      	ldr	r2, [pc, #476]	; (8006b08 <DMA_SetConfig+0x230>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d059      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a76      	ldr	r2, [pc, #472]	; (8006b0c <DMA_SetConfig+0x234>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d054      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a74      	ldr	r2, [pc, #464]	; (8006b10 <DMA_SetConfig+0x238>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d04f      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a73      	ldr	r2, [pc, #460]	; (8006b14 <DMA_SetConfig+0x23c>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d04a      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a71      	ldr	r2, [pc, #452]	; (8006b18 <DMA_SetConfig+0x240>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d045      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a70      	ldr	r2, [pc, #448]	; (8006b1c <DMA_SetConfig+0x244>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d040      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a6e      	ldr	r2, [pc, #440]	; (8006b20 <DMA_SetConfig+0x248>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d03b      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a6d      	ldr	r2, [pc, #436]	; (8006b24 <DMA_SetConfig+0x24c>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d036      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a6b      	ldr	r2, [pc, #428]	; (8006b28 <DMA_SetConfig+0x250>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d031      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a6a      	ldr	r2, [pc, #424]	; (8006b2c <DMA_SetConfig+0x254>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d02c      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a68      	ldr	r2, [pc, #416]	; (8006b30 <DMA_SetConfig+0x258>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d027      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a67      	ldr	r2, [pc, #412]	; (8006b34 <DMA_SetConfig+0x25c>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d022      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a65      	ldr	r2, [pc, #404]	; (8006b38 <DMA_SetConfig+0x260>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d01d      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a64      	ldr	r2, [pc, #400]	; (8006b3c <DMA_SetConfig+0x264>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d018      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a62      	ldr	r2, [pc, #392]	; (8006b40 <DMA_SetConfig+0x268>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d013      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a61      	ldr	r2, [pc, #388]	; (8006b44 <DMA_SetConfig+0x26c>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d00e      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a5f      	ldr	r2, [pc, #380]	; (8006b48 <DMA_SetConfig+0x270>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d009      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a5e      	ldr	r2, [pc, #376]	; (8006b4c <DMA_SetConfig+0x274>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d004      	beq.n	80069e2 <DMA_SetConfig+0x10a>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a5c      	ldr	r2, [pc, #368]	; (8006b50 <DMA_SetConfig+0x278>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d101      	bne.n	80069e6 <DMA_SetConfig+0x10e>
 80069e2:	2301      	movs	r3, #1
 80069e4:	e000      	b.n	80069e8 <DMA_SetConfig+0x110>
 80069e6:	2300      	movs	r3, #0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00d      	beq.n	8006a08 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80069f4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d004      	beq.n	8006a08 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006a06:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a39      	ldr	r2, [pc, #228]	; (8006af4 <DMA_SetConfig+0x21c>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d04a      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a38      	ldr	r2, [pc, #224]	; (8006af8 <DMA_SetConfig+0x220>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d045      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a36      	ldr	r2, [pc, #216]	; (8006afc <DMA_SetConfig+0x224>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d040      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a35      	ldr	r2, [pc, #212]	; (8006b00 <DMA_SetConfig+0x228>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d03b      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a33      	ldr	r2, [pc, #204]	; (8006b04 <DMA_SetConfig+0x22c>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d036      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a32      	ldr	r2, [pc, #200]	; (8006b08 <DMA_SetConfig+0x230>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d031      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a30      	ldr	r2, [pc, #192]	; (8006b0c <DMA_SetConfig+0x234>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d02c      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a2f      	ldr	r2, [pc, #188]	; (8006b10 <DMA_SetConfig+0x238>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d027      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a2d      	ldr	r2, [pc, #180]	; (8006b14 <DMA_SetConfig+0x23c>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d022      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a2c      	ldr	r2, [pc, #176]	; (8006b18 <DMA_SetConfig+0x240>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d01d      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a2a      	ldr	r2, [pc, #168]	; (8006b1c <DMA_SetConfig+0x244>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d018      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a29      	ldr	r2, [pc, #164]	; (8006b20 <DMA_SetConfig+0x248>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d013      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a27      	ldr	r2, [pc, #156]	; (8006b24 <DMA_SetConfig+0x24c>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d00e      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a26      	ldr	r2, [pc, #152]	; (8006b28 <DMA_SetConfig+0x250>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d009      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a24      	ldr	r2, [pc, #144]	; (8006b2c <DMA_SetConfig+0x254>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d004      	beq.n	8006aa8 <DMA_SetConfig+0x1d0>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a23      	ldr	r2, [pc, #140]	; (8006b30 <DMA_SetConfig+0x258>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d101      	bne.n	8006aac <DMA_SetConfig+0x1d4>
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e000      	b.n	8006aae <DMA_SetConfig+0x1d6>
 8006aac:	2300      	movs	r3, #0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d059      	beq.n	8006b66 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ab6:	f003 031f 	and.w	r3, r3, #31
 8006aba:	223f      	movs	r2, #63	; 0x3f
 8006abc:	409a      	lsls	r2, r3
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ad0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	683a      	ldr	r2, [r7, #0]
 8006ad8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	2b40      	cmp	r3, #64	; 0x40
 8006ae0:	d138      	bne.n	8006b54 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68ba      	ldr	r2, [r7, #8]
 8006af0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006af2:	e086      	b.n	8006c02 <DMA_SetConfig+0x32a>
 8006af4:	40020010 	.word	0x40020010
 8006af8:	40020028 	.word	0x40020028
 8006afc:	40020040 	.word	0x40020040
 8006b00:	40020058 	.word	0x40020058
 8006b04:	40020070 	.word	0x40020070
 8006b08:	40020088 	.word	0x40020088
 8006b0c:	400200a0 	.word	0x400200a0
 8006b10:	400200b8 	.word	0x400200b8
 8006b14:	40020410 	.word	0x40020410
 8006b18:	40020428 	.word	0x40020428
 8006b1c:	40020440 	.word	0x40020440
 8006b20:	40020458 	.word	0x40020458
 8006b24:	40020470 	.word	0x40020470
 8006b28:	40020488 	.word	0x40020488
 8006b2c:	400204a0 	.word	0x400204a0
 8006b30:	400204b8 	.word	0x400204b8
 8006b34:	58025408 	.word	0x58025408
 8006b38:	5802541c 	.word	0x5802541c
 8006b3c:	58025430 	.word	0x58025430
 8006b40:	58025444 	.word	0x58025444
 8006b44:	58025458 	.word	0x58025458
 8006b48:	5802546c 	.word	0x5802546c
 8006b4c:	58025480 	.word	0x58025480
 8006b50:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	60da      	str	r2, [r3, #12]
}
 8006b64:	e04d      	b.n	8006c02 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a29      	ldr	r2, [pc, #164]	; (8006c10 <DMA_SetConfig+0x338>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d022      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a27      	ldr	r2, [pc, #156]	; (8006c14 <DMA_SetConfig+0x33c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d01d      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a26      	ldr	r2, [pc, #152]	; (8006c18 <DMA_SetConfig+0x340>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d018      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a24      	ldr	r2, [pc, #144]	; (8006c1c <DMA_SetConfig+0x344>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d013      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a23      	ldr	r2, [pc, #140]	; (8006c20 <DMA_SetConfig+0x348>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d00e      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a21      	ldr	r2, [pc, #132]	; (8006c24 <DMA_SetConfig+0x34c>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d009      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a20      	ldr	r2, [pc, #128]	; (8006c28 <DMA_SetConfig+0x350>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d004      	beq.n	8006bb6 <DMA_SetConfig+0x2de>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a1e      	ldr	r2, [pc, #120]	; (8006c2c <DMA_SetConfig+0x354>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d101      	bne.n	8006bba <DMA_SetConfig+0x2e2>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e000      	b.n	8006bbc <DMA_SetConfig+0x2e4>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d020      	beq.n	8006c02 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bc4:	f003 031f 	and.w	r3, r3, #31
 8006bc8:	2201      	movs	r2, #1
 8006bca:	409a      	lsls	r2, r3
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	2b40      	cmp	r3, #64	; 0x40
 8006bde:	d108      	bne.n	8006bf2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	60da      	str	r2, [r3, #12]
}
 8006bf0:	e007      	b.n	8006c02 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	60da      	str	r2, [r3, #12]
}
 8006c02:	bf00      	nop
 8006c04:	371c      	adds	r7, #28
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	58025408 	.word	0x58025408
 8006c14:	5802541c 	.word	0x5802541c
 8006c18:	58025430 	.word	0x58025430
 8006c1c:	58025444 	.word	0x58025444
 8006c20:	58025458 	.word	0x58025458
 8006c24:	5802546c 	.word	0x5802546c
 8006c28:	58025480 	.word	0x58025480
 8006c2c:	58025494 	.word	0x58025494

08006c30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b085      	sub	sp, #20
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a42      	ldr	r2, [pc, #264]	; (8006d48 <DMA_CalcBaseAndBitshift+0x118>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d04a      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a41      	ldr	r2, [pc, #260]	; (8006d4c <DMA_CalcBaseAndBitshift+0x11c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d045      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a3f      	ldr	r2, [pc, #252]	; (8006d50 <DMA_CalcBaseAndBitshift+0x120>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d040      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a3e      	ldr	r2, [pc, #248]	; (8006d54 <DMA_CalcBaseAndBitshift+0x124>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d03b      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a3c      	ldr	r2, [pc, #240]	; (8006d58 <DMA_CalcBaseAndBitshift+0x128>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d036      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a3b      	ldr	r2, [pc, #236]	; (8006d5c <DMA_CalcBaseAndBitshift+0x12c>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d031      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a39      	ldr	r2, [pc, #228]	; (8006d60 <DMA_CalcBaseAndBitshift+0x130>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d02c      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a38      	ldr	r2, [pc, #224]	; (8006d64 <DMA_CalcBaseAndBitshift+0x134>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d027      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a36      	ldr	r2, [pc, #216]	; (8006d68 <DMA_CalcBaseAndBitshift+0x138>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d022      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a35      	ldr	r2, [pc, #212]	; (8006d6c <DMA_CalcBaseAndBitshift+0x13c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d01d      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a33      	ldr	r2, [pc, #204]	; (8006d70 <DMA_CalcBaseAndBitshift+0x140>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d018      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a32      	ldr	r2, [pc, #200]	; (8006d74 <DMA_CalcBaseAndBitshift+0x144>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d013      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a30      	ldr	r2, [pc, #192]	; (8006d78 <DMA_CalcBaseAndBitshift+0x148>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d00e      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a2f      	ldr	r2, [pc, #188]	; (8006d7c <DMA_CalcBaseAndBitshift+0x14c>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d009      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a2d      	ldr	r2, [pc, #180]	; (8006d80 <DMA_CalcBaseAndBitshift+0x150>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d004      	beq.n	8006cd8 <DMA_CalcBaseAndBitshift+0xa8>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a2c      	ldr	r2, [pc, #176]	; (8006d84 <DMA_CalcBaseAndBitshift+0x154>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d101      	bne.n	8006cdc <DMA_CalcBaseAndBitshift+0xac>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e000      	b.n	8006cde <DMA_CalcBaseAndBitshift+0xae>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d024      	beq.n	8006d2c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	3b10      	subs	r3, #16
 8006cea:	4a27      	ldr	r2, [pc, #156]	; (8006d88 <DMA_CalcBaseAndBitshift+0x158>)
 8006cec:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf0:	091b      	lsrs	r3, r3, #4
 8006cf2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f003 0307 	and.w	r3, r3, #7
 8006cfa:	4a24      	ldr	r2, [pc, #144]	; (8006d8c <DMA_CalcBaseAndBitshift+0x15c>)
 8006cfc:	5cd3      	ldrb	r3, [r2, r3]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d908      	bls.n	8006d1c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	461a      	mov	r2, r3
 8006d10:	4b1f      	ldr	r3, [pc, #124]	; (8006d90 <DMA_CalcBaseAndBitshift+0x160>)
 8006d12:	4013      	ands	r3, r2
 8006d14:	1d1a      	adds	r2, r3, #4
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	659a      	str	r2, [r3, #88]	; 0x58
 8006d1a:	e00d      	b.n	8006d38 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	461a      	mov	r2, r3
 8006d22:	4b1b      	ldr	r3, [pc, #108]	; (8006d90 <DMA_CalcBaseAndBitshift+0x160>)
 8006d24:	4013      	ands	r3, r2
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	6593      	str	r3, [r2, #88]	; 0x58
 8006d2a:	e005      	b.n	8006d38 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3714      	adds	r7, #20
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	40020010 	.word	0x40020010
 8006d4c:	40020028 	.word	0x40020028
 8006d50:	40020040 	.word	0x40020040
 8006d54:	40020058 	.word	0x40020058
 8006d58:	40020070 	.word	0x40020070
 8006d5c:	40020088 	.word	0x40020088
 8006d60:	400200a0 	.word	0x400200a0
 8006d64:	400200b8 	.word	0x400200b8
 8006d68:	40020410 	.word	0x40020410
 8006d6c:	40020428 	.word	0x40020428
 8006d70:	40020440 	.word	0x40020440
 8006d74:	40020458 	.word	0x40020458
 8006d78:	40020470 	.word	0x40020470
 8006d7c:	40020488 	.word	0x40020488
 8006d80:	400204a0 	.word	0x400204a0
 8006d84:	400204b8 	.word	0x400204b8
 8006d88:	aaaaaaab 	.word	0xaaaaaaab
 8006d8c:	0801dc84 	.word	0x0801dc84
 8006d90:	fffffc00 	.word	0xfffffc00

08006d94 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d120      	bne.n	8006dea <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dac:	2b03      	cmp	r3, #3
 8006dae:	d858      	bhi.n	8006e62 <DMA_CheckFifoParam+0xce>
 8006db0:	a201      	add	r2, pc, #4	; (adr r2, 8006db8 <DMA_CheckFifoParam+0x24>)
 8006db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006db6:	bf00      	nop
 8006db8:	08006dc9 	.word	0x08006dc9
 8006dbc:	08006ddb 	.word	0x08006ddb
 8006dc0:	08006dc9 	.word	0x08006dc9
 8006dc4:	08006e63 	.word	0x08006e63
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d048      	beq.n	8006e66 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006dd8:	e045      	b.n	8006e66 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006de2:	d142      	bne.n	8006e6a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006de8:	e03f      	b.n	8006e6a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006df2:	d123      	bne.n	8006e3c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d838      	bhi.n	8006e6e <DMA_CheckFifoParam+0xda>
 8006dfc:	a201      	add	r2, pc, #4	; (adr r2, 8006e04 <DMA_CheckFifoParam+0x70>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e15 	.word	0x08006e15
 8006e08:	08006e1b 	.word	0x08006e1b
 8006e0c:	08006e15 	.word	0x08006e15
 8006e10:	08006e2d 	.word	0x08006e2d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	73fb      	strb	r3, [r7, #15]
        break;
 8006e18:	e030      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d025      	beq.n	8006e72 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e2a:	e022      	b.n	8006e72 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006e34:	d11f      	bne.n	8006e76 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006e3a:	e01c      	b.n	8006e76 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d902      	bls.n	8006e4a <DMA_CheckFifoParam+0xb6>
 8006e44:	2b03      	cmp	r3, #3
 8006e46:	d003      	beq.n	8006e50 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006e48:	e018      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	73fb      	strb	r3, [r7, #15]
        break;
 8006e4e:	e015      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00e      	beq.n	8006e7a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	73fb      	strb	r3, [r7, #15]
    break;
 8006e60:	e00b      	b.n	8006e7a <DMA_CheckFifoParam+0xe6>
        break;
 8006e62:	bf00      	nop
 8006e64:	e00a      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        break;
 8006e66:	bf00      	nop
 8006e68:	e008      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        break;
 8006e6a:	bf00      	nop
 8006e6c:	e006      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        break;
 8006e6e:	bf00      	nop
 8006e70:	e004      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        break;
 8006e72:	bf00      	nop
 8006e74:	e002      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
        break;
 8006e76:	bf00      	nop
 8006e78:	e000      	b.n	8006e7c <DMA_CheckFifoParam+0xe8>
    break;
 8006e7a:	bf00      	nop
    }
  }

  return status;
 8006e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop

08006e8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a38      	ldr	r2, [pc, #224]	; (8006f80 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d022      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a36      	ldr	r2, [pc, #216]	; (8006f84 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d01d      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a35      	ldr	r2, [pc, #212]	; (8006f88 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d018      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a33      	ldr	r2, [pc, #204]	; (8006f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d013      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a32      	ldr	r2, [pc, #200]	; (8006f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00e      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a30      	ldr	r2, [pc, #192]	; (8006f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d009      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a2f      	ldr	r2, [pc, #188]	; (8006f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d004      	beq.n	8006eea <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a2d      	ldr	r2, [pc, #180]	; (8006f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d101      	bne.n	8006eee <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8006eea:	2301      	movs	r3, #1
 8006eec:	e000      	b.n	8006ef0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d01a      	beq.n	8006f2a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	3b08      	subs	r3, #8
 8006efc:	4a28      	ldr	r2, [pc, #160]	; (8006fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006efe:	fba2 2303 	umull	r2, r3, r2, r3
 8006f02:	091b      	lsrs	r3, r3, #4
 8006f04:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	4b26      	ldr	r3, [pc, #152]	; (8006fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006f0a:	4413      	add	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	461a      	mov	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a24      	ldr	r2, [pc, #144]	; (8006fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006f18:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f003 031f 	and.w	r3, r3, #31
 8006f20:	2201      	movs	r2, #1
 8006f22:	409a      	lsls	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006f28:	e024      	b.n	8006f74 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	3b10      	subs	r3, #16
 8006f32:	4a1e      	ldr	r2, [pc, #120]	; (8006fac <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006f34:	fba2 2303 	umull	r2, r3, r2, r3
 8006f38:	091b      	lsrs	r3, r3, #4
 8006f3a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	4a1c      	ldr	r2, [pc, #112]	; (8006fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d806      	bhi.n	8006f52 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	4a1b      	ldr	r2, [pc, #108]	; (8006fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d902      	bls.n	8006f52 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	3308      	adds	r3, #8
 8006f50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4b18      	ldr	r3, [pc, #96]	; (8006fb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006f56:	4413      	add	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a16      	ldr	r2, [pc, #88]	; (8006fbc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006f64:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f003 031f 	and.w	r3, r3, #31
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	409a      	lsls	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	58025408 	.word	0x58025408
 8006f84:	5802541c 	.word	0x5802541c
 8006f88:	58025430 	.word	0x58025430
 8006f8c:	58025444 	.word	0x58025444
 8006f90:	58025458 	.word	0x58025458
 8006f94:	5802546c 	.word	0x5802546c
 8006f98:	58025480 	.word	0x58025480
 8006f9c:	58025494 	.word	0x58025494
 8006fa0:	cccccccd 	.word	0xcccccccd
 8006fa4:	16009600 	.word	0x16009600
 8006fa8:	58025880 	.word	0x58025880
 8006fac:	aaaaaaab 	.word	0xaaaaaaab
 8006fb0:	400204b8 	.word	0x400204b8
 8006fb4:	4002040f 	.word	0x4002040f
 8006fb8:	10008200 	.word	0x10008200
 8006fbc:	40020880 	.word	0x40020880

08006fc0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d04a      	beq.n	800706c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2b08      	cmp	r3, #8
 8006fda:	d847      	bhi.n	800706c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a25      	ldr	r2, [pc, #148]	; (8007078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d022      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a24      	ldr	r2, [pc, #144]	; (800707c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d01d      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a22      	ldr	r2, [pc, #136]	; (8007080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d018      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a21      	ldr	r2, [pc, #132]	; (8007084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d013      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a1f      	ldr	r2, [pc, #124]	; (8007088 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d00e      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a1e      	ldr	r2, [pc, #120]	; (800708c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d009      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a1c      	ldr	r2, [pc, #112]	; (8007090 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d004      	beq.n	800702c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a1b      	ldr	r2, [pc, #108]	; (8007094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d101      	bne.n	8007030 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800702c:	2301      	movs	r3, #1
 800702e:	e000      	b.n	8007032 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007030:	2300      	movs	r3, #0
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	4b17      	ldr	r3, [pc, #92]	; (8007098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800703a:	4413      	add	r3, r2
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	461a      	mov	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a15      	ldr	r2, [pc, #84]	; (800709c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007048:	671a      	str	r2, [r3, #112]	; 0x70
 800704a:	e009      	b.n	8007060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	4b14      	ldr	r3, [pc, #80]	; (80070a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	461a      	mov	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a11      	ldr	r2, [pc, #68]	; (80070a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800705e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	3b01      	subs	r3, #1
 8007064:	2201      	movs	r2, #1
 8007066:	409a      	lsls	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800706c:	bf00      	nop
 800706e:	3714      	adds	r7, #20
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr
 8007078:	58025408 	.word	0x58025408
 800707c:	5802541c 	.word	0x5802541c
 8007080:	58025430 	.word	0x58025430
 8007084:	58025444 	.word	0x58025444
 8007088:	58025458 	.word	0x58025458
 800708c:	5802546c 	.word	0x5802546c
 8007090:	58025480 	.word	0x58025480
 8007094:	58025494 	.word	0x58025494
 8007098:	1600963f 	.word	0x1600963f
 800709c:	58025940 	.word	0x58025940
 80070a0:	1000823f 	.word	0x1000823f
 80070a4:	40020940 	.word	0x40020940

080070a8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b098      	sub	sp, #96	; 0x60
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80070b0:	4a84      	ldr	r2, [pc, #528]	; (80072c4 <HAL_FDCAN_Init+0x21c>)
 80070b2:	f107 030c 	add.w	r3, r7, #12
 80070b6:	4611      	mov	r1, r2
 80070b8:	224c      	movs	r2, #76	; 0x4c
 80070ba:	4618      	mov	r0, r3
 80070bc:	f013 fa23 	bl	801a506 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e1c6      	b.n	8007458 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a7e      	ldr	r2, [pc, #504]	; (80072c8 <HAL_FDCAN_Init+0x220>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d106      	bne.n	80070e2 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80070dc:	461a      	mov	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d106      	bne.n	80070fc <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f7fb f9fc 	bl	80024f4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 0210 	bic.w	r2, r2, #16
 800710a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800710c:	f7fc fa32 	bl	8003574 <HAL_GetTick>
 8007110:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007112:	e014      	b.n	800713e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007114:	f7fc fa2e 	bl	8003574 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	2b0a      	cmp	r3, #10
 8007120:	d90d      	bls.n	800713e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007128:	f043 0201 	orr.w	r2, r3, #1
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2203      	movs	r2, #3
 8007136:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e18c      	b.n	8007458 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f003 0308 	and.w	r3, r3, #8
 8007148:	2b08      	cmp	r3, #8
 800714a:	d0e3      	beq.n	8007114 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0201 	orr.w	r2, r2, #1
 800715a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800715c:	f7fc fa0a 	bl	8003574 <HAL_GetTick>
 8007160:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007162:	e014      	b.n	800718e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007164:	f7fc fa06 	bl	8003574 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	2b0a      	cmp	r3, #10
 8007170:	d90d      	bls.n	800718e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007178:	f043 0201 	orr.w	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2203      	movs	r2, #3
 8007186:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e164      	b.n	8007458 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b00      	cmp	r3, #0
 800719a:	d0e3      	beq.n	8007164 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0202 	orr.w	r2, r2, #2
 80071aa:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	7c1b      	ldrb	r3, [r3, #16]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d108      	bne.n	80071c6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	699a      	ldr	r2, [r3, #24]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071c2:	619a      	str	r2, [r3, #24]
 80071c4:	e007      	b.n	80071d6 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071d4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	7c5b      	ldrb	r3, [r3, #17]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d108      	bne.n	80071f0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	699a      	ldr	r2, [r3, #24]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071ec:	619a      	str	r2, [r3, #24]
 80071ee:	e007      	b.n	8007200 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699a      	ldr	r2, [r3, #24]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80071fe:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	7c9b      	ldrb	r3, [r3, #18]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d108      	bne.n	800721a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007216:	619a      	str	r2, [r3, #24]
 8007218:	e007      	b.n	800722a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	699a      	ldr	r2, [r3, #24]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007228:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	699b      	ldr	r3, [r3, #24]
 8007230:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	430a      	orrs	r2, r1
 800723e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699a      	ldr	r2, [r3, #24]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800724e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	691a      	ldr	r2, [r3, #16]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f022 0210 	bic.w	r2, r2, #16
 800725e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	2b01      	cmp	r3, #1
 8007266:	d108      	bne.n	800727a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	699a      	ldr	r2, [r3, #24]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f042 0204 	orr.w	r2, r2, #4
 8007276:	619a      	str	r2, [r3, #24]
 8007278:	e030      	b.n	80072dc <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d02c      	beq.n	80072dc <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	2b02      	cmp	r3, #2
 8007288:	d020      	beq.n	80072cc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699a      	ldr	r2, [r3, #24]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007298:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	691a      	ldr	r2, [r3, #16]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f042 0210 	orr.w	r2, r2, #16
 80072a8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	2b03      	cmp	r3, #3
 80072b0:	d114      	bne.n	80072dc <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	699a      	ldr	r2, [r3, #24]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0220 	orr.w	r2, r2, #32
 80072c0:	619a      	str	r2, [r3, #24]
 80072c2:	e00b      	b.n	80072dc <HAL_FDCAN_Init+0x234>
 80072c4:	0801db34 	.word	0x0801db34
 80072c8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0220 	orr.w	r2, r2, #32
 80072da:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	3b01      	subs	r3, #1
 80072e2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	69db      	ldr	r3, [r3, #28]
 80072e8:	3b01      	subs	r3, #1
 80072ea:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80072ec:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80072f4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	3b01      	subs	r3, #1
 80072fe:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007304:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007306:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007310:	d115      	bne.n	800733e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007316:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800731c:	3b01      	subs	r3, #1
 800731e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8007320:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007326:	3b01      	subs	r3, #1
 8007328:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800732a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007332:	3b01      	subs	r3, #1
 8007334:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800733a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800733c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00a      	beq.n	800735c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	430a      	orrs	r2, r1
 8007358:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007364:	4413      	add	r3, r2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d011      	beq.n	800738e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8007372:	f023 0107 	bic.w	r1, r3, #7
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	3360      	adds	r3, #96	; 0x60
 800737e:	443b      	add	r3, r7
 8007380:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007392:	2b00      	cmp	r3, #0
 8007394:	d011      	beq.n	80073ba <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800739e:	f023 0107 	bic.w	r1, r3, #7
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	3360      	adds	r3, #96	; 0x60
 80073aa:	443b      	add	r3, r7
 80073ac:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	430a      	orrs	r2, r1
 80073b6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d012      	beq.n	80073e8 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80073ca:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	3360      	adds	r3, #96	; 0x60
 80073d6:	443b      	add	r3, r7
 80073d8:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80073dc:	011a      	lsls	r2, r3, #4
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d012      	beq.n	8007416 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80073f8:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	3360      	adds	r3, #96	; 0x60
 8007404:	443b      	add	r3, r7
 8007406:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800740a:	021a      	lsls	r2, r3, #8
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a11      	ldr	r2, [pc, #68]	; (8007460 <HAL_FDCAN_Init+0x3b8>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d107      	bne.n	8007430 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	f022 0203 	bic.w	r2, r2, #3
 800742e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f80b 	bl	8007464 <FDCAN_CalcultateRamBlockAddresses>
 800744e:	4603      	mov	r3, r0
 8007450:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8007454:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8007458:	4618      	mov	r0, r3
 800745a:	3760      	adds	r7, #96	; 0x60
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	4000a000 	.word	0x4000a000

08007464 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007470:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800747a:	4ba7      	ldr	r3, [pc, #668]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800747c:	4013      	ands	r3, r2
 800747e:	68ba      	ldr	r2, [r7, #8]
 8007480:	0091      	lsls	r1, r2, #2
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	6812      	ldr	r2, [r2, #0]
 8007486:	430b      	orrs	r3, r1
 8007488:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007494:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800749c:	041a      	lsls	r2, r3, #16
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ac:	68ba      	ldr	r2, [r7, #8]
 80074ae:	4413      	add	r3, r2
 80074b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80074ba:	4b97      	ldr	r3, [pc, #604]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80074bc:	4013      	ands	r3, r2
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	0091      	lsls	r1, r2, #2
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	6812      	ldr	r2, [r2, #0]
 80074c6:	430b      	orrs	r3, r1
 80074c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d4:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074dc:	041a      	lsls	r2, r3, #16
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	430a      	orrs	r2, r1
 80074e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074ec:	005b      	lsls	r3, r3, #1
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	4413      	add	r3, r2
 80074f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80074fc:	4b86      	ldr	r3, [pc, #536]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80074fe:	4013      	ands	r3, r2
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	0091      	lsls	r1, r2, #2
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	6812      	ldr	r2, [r2, #0]
 8007508:	430b      	orrs	r3, r1
 800750a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007516:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751e:	041a      	lsls	r2, r3, #16
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	430a      	orrs	r2, r1
 8007526:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800752e:	687a      	ldr	r2, [r7, #4]
 8007530:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007532:	fb02 f303 	mul.w	r3, r2, r3
 8007536:	68ba      	ldr	r2, [r7, #8]
 8007538:	4413      	add	r3, r2
 800753a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8007544:	4b74      	ldr	r3, [pc, #464]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007546:	4013      	ands	r3, r2
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	0091      	lsls	r1, r2, #2
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	6812      	ldr	r2, [r2, #0]
 8007550:	430b      	orrs	r3, r1
 8007552:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800755e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007566:	041a      	lsls	r2, r3, #16
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800757a:	fb02 f303 	mul.w	r3, r2, r3
 800757e:	68ba      	ldr	r2, [r7, #8]
 8007580:	4413      	add	r3, r2
 8007582:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800758c:	4b62      	ldr	r3, [pc, #392]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800758e:	4013      	ands	r3, r2
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	0091      	lsls	r1, r2, #2
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	6812      	ldr	r2, [r2, #0]
 8007598:	430b      	orrs	r3, r1
 800759a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80075a6:	fb02 f303 	mul.w	r3, r2, r3
 80075aa:	68ba      	ldr	r2, [r7, #8]
 80075ac:	4413      	add	r3, r2
 80075ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80075b8:	4b57      	ldr	r3, [pc, #348]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80075ba:	4013      	ands	r3, r2
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	0091      	lsls	r1, r2, #2
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	6812      	ldr	r2, [r2, #0]
 80075c4:	430b      	orrs	r3, r1
 80075c6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80075d2:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075da:	041a      	lsls	r2, r3, #16
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	68ba      	ldr	r2, [r7, #8]
 80075ee:	4413      	add	r3, r2
 80075f0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80075fa:	4b47      	ldr	r3, [pc, #284]	; (8007718 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80075fc:	4013      	ands	r3, r2
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	0091      	lsls	r1, r2, #2
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	6812      	ldr	r2, [r2, #0]
 8007606:	430b      	orrs	r3, r1
 8007608:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007614:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800761c:	041a      	lsls	r2, r3, #16
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	430a      	orrs	r2, r1
 8007624:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007630:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007638:	061a      	lsls	r2, r3, #24
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007648:	4b34      	ldr	r3, [pc, #208]	; (800771c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800764a:	4413      	add	r3, r2
 800764c:	009a      	lsls	r2, r3, #2
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	441a      	add	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800766a:	00db      	lsls	r3, r3, #3
 800766c:	441a      	add	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767a:	6879      	ldr	r1, [r7, #4]
 800767c:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800767e:	fb01 f303 	mul.w	r3, r1, r3
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	441a      	add	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007692:	6879      	ldr	r1, [r7, #4]
 8007694:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8007696:	fb01 f303 	mul.w	r3, r1, r3
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	441a      	add	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	6d49      	ldr	r1, [r1, #84]	; 0x54
 80076ae:	fb01 f303 	mul.w	r3, r1, r3
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	441a      	add	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076c6:	00db      	lsls	r3, r3, #3
 80076c8:	441a      	add	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076da:	6879      	ldr	r1, [r7, #4]
 80076dc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80076de:	fb01 f303 	mul.w	r3, r1, r3
 80076e2:	009b      	lsls	r3, r3, #2
 80076e4:	441a      	add	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076f6:	6879      	ldr	r1, [r7, #4]
 80076f8:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80076fa:	fb01 f303 	mul.w	r3, r1, r3
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	441a      	add	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800770e:	4a04      	ldr	r2, [pc, #16]	; (8007720 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d915      	bls.n	8007740 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007714:	e006      	b.n	8007724 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007716:	bf00      	nop
 8007718:	ffff0003 	.word	0xffff0003
 800771c:	10002b00 	.word	0x10002b00
 8007720:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800772a:	f043 0220 	orr.w	r2, r3, #32
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2203      	movs	r2, #3
 8007738:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e010      	b.n	8007762 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007744:	60fb      	str	r3, [r7, #12]
 8007746:	e005      	b.n	8007754 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	3304      	adds	r3, #4
 8007752:	60fb      	str	r3, [r7, #12]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	429a      	cmp	r2, r3
 800775e:	d3f3      	bcc.n	8007748 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007760:	2300      	movs	r3, #0
}
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop

08007770 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007770:	b480      	push	{r7}
 8007772:	b089      	sub	sp, #36	; 0x24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
 8007778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800777a:	2300      	movs	r3, #0
 800777c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800777e:	4b86      	ldr	r3, [pc, #536]	; (8007998 <HAL_GPIO_Init+0x228>)
 8007780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007782:	e18c      	b.n	8007a9e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	2101      	movs	r1, #1
 800778a:	69fb      	ldr	r3, [r7, #28]
 800778c:	fa01 f303 	lsl.w	r3, r1, r3
 8007790:	4013      	ands	r3, r2
 8007792:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	2b00      	cmp	r3, #0
 8007798:	f000 817e 	beq.w	8007a98 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f003 0303 	and.w	r3, r3, #3
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d005      	beq.n	80077b4 <HAL_GPIO_Init+0x44>
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f003 0303 	and.w	r3, r3, #3
 80077b0:	2b02      	cmp	r3, #2
 80077b2:	d130      	bne.n	8007816 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	2203      	movs	r2, #3
 80077c0:	fa02 f303 	lsl.w	r3, r2, r3
 80077c4:	43db      	mvns	r3, r3
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	4013      	ands	r3, r2
 80077ca:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	68da      	ldr	r2, [r3, #12]
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	005b      	lsls	r3, r3, #1
 80077d4:	fa02 f303 	lsl.w	r3, r2, r3
 80077d8:	69ba      	ldr	r2, [r7, #24]
 80077da:	4313      	orrs	r3, r2
 80077dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077ea:	2201      	movs	r2, #1
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	fa02 f303 	lsl.w	r3, r2, r3
 80077f2:	43db      	mvns	r3, r3
 80077f4:	69ba      	ldr	r2, [r7, #24]
 80077f6:	4013      	ands	r3, r2
 80077f8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	091b      	lsrs	r3, r3, #4
 8007800:	f003 0201 	and.w	r2, r3, #1
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	fa02 f303 	lsl.w	r3, r2, r3
 800780a:	69ba      	ldr	r2, [r7, #24]
 800780c:	4313      	orrs	r3, r2
 800780e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	69ba      	ldr	r2, [r7, #24]
 8007814:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	2b03      	cmp	r3, #3
 8007820:	d017      	beq.n	8007852 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	005b      	lsls	r3, r3, #1
 800782c:	2203      	movs	r2, #3
 800782e:	fa02 f303 	lsl.w	r3, r2, r3
 8007832:	43db      	mvns	r3, r3
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	4013      	ands	r3, r2
 8007838:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	689a      	ldr	r2, [r3, #8]
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	005b      	lsls	r3, r3, #1
 8007842:	fa02 f303 	lsl.w	r3, r2, r3
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	4313      	orrs	r3, r2
 800784a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	f003 0303 	and.w	r3, r3, #3
 800785a:	2b02      	cmp	r3, #2
 800785c:	d123      	bne.n	80078a6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	08da      	lsrs	r2, r3, #3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	3208      	adds	r2, #8
 8007866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800786a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	f003 0307 	and.w	r3, r3, #7
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	220f      	movs	r2, #15
 8007876:	fa02 f303 	lsl.w	r3, r2, r3
 800787a:	43db      	mvns	r3, r3
 800787c:	69ba      	ldr	r2, [r7, #24]
 800787e:	4013      	ands	r3, r2
 8007880:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	691a      	ldr	r2, [r3, #16]
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	f003 0307 	and.w	r3, r3, #7
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	fa02 f303 	lsl.w	r3, r2, r3
 8007892:	69ba      	ldr	r2, [r7, #24]
 8007894:	4313      	orrs	r3, r2
 8007896:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	08da      	lsrs	r2, r3, #3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	3208      	adds	r2, #8
 80078a0:	69b9      	ldr	r1, [r7, #24]
 80078a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	005b      	lsls	r3, r3, #1
 80078b0:	2203      	movs	r2, #3
 80078b2:	fa02 f303 	lsl.w	r3, r2, r3
 80078b6:	43db      	mvns	r3, r3
 80078b8:	69ba      	ldr	r2, [r7, #24]
 80078ba:	4013      	ands	r3, r2
 80078bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	f003 0203 	and.w	r2, r3, #3
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	005b      	lsls	r3, r3, #1
 80078ca:	fa02 f303 	lsl.w	r3, r2, r3
 80078ce:	69ba      	ldr	r2, [r7, #24]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	69ba      	ldr	r2, [r7, #24]
 80078d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f000 80d8 	beq.w	8007a98 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078e8:	4b2c      	ldr	r3, [pc, #176]	; (800799c <HAL_GPIO_Init+0x22c>)
 80078ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078ee:	4a2b      	ldr	r2, [pc, #172]	; (800799c <HAL_GPIO_Init+0x22c>)
 80078f0:	f043 0302 	orr.w	r3, r3, #2
 80078f4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80078f8:	4b28      	ldr	r3, [pc, #160]	; (800799c <HAL_GPIO_Init+0x22c>)
 80078fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80078fe:	f003 0302 	and.w	r3, r3, #2
 8007902:	60fb      	str	r3, [r7, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007906:	4a26      	ldr	r2, [pc, #152]	; (80079a0 <HAL_GPIO_Init+0x230>)
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	089b      	lsrs	r3, r3, #2
 800790c:	3302      	adds	r3, #2
 800790e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007912:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007914:	69fb      	ldr	r3, [r7, #28]
 8007916:	f003 0303 	and.w	r3, r3, #3
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	220f      	movs	r2, #15
 800791e:	fa02 f303 	lsl.w	r3, r2, r3
 8007922:	43db      	mvns	r3, r3
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	4013      	ands	r3, r2
 8007928:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a1d      	ldr	r2, [pc, #116]	; (80079a4 <HAL_GPIO_Init+0x234>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d04a      	beq.n	80079c8 <HAL_GPIO_Init+0x258>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a1c      	ldr	r2, [pc, #112]	; (80079a8 <HAL_GPIO_Init+0x238>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d02b      	beq.n	8007992 <HAL_GPIO_Init+0x222>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a1b      	ldr	r2, [pc, #108]	; (80079ac <HAL_GPIO_Init+0x23c>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d025      	beq.n	800798e <HAL_GPIO_Init+0x21e>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a1a      	ldr	r2, [pc, #104]	; (80079b0 <HAL_GPIO_Init+0x240>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d01f      	beq.n	800798a <HAL_GPIO_Init+0x21a>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a19      	ldr	r2, [pc, #100]	; (80079b4 <HAL_GPIO_Init+0x244>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d019      	beq.n	8007986 <HAL_GPIO_Init+0x216>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a18      	ldr	r2, [pc, #96]	; (80079b8 <HAL_GPIO_Init+0x248>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d013      	beq.n	8007982 <HAL_GPIO_Init+0x212>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a17      	ldr	r2, [pc, #92]	; (80079bc <HAL_GPIO_Init+0x24c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d00d      	beq.n	800797e <HAL_GPIO_Init+0x20e>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a16      	ldr	r2, [pc, #88]	; (80079c0 <HAL_GPIO_Init+0x250>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d007      	beq.n	800797a <HAL_GPIO_Init+0x20a>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a15      	ldr	r2, [pc, #84]	; (80079c4 <HAL_GPIO_Init+0x254>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d101      	bne.n	8007976 <HAL_GPIO_Init+0x206>
 8007972:	2309      	movs	r3, #9
 8007974:	e029      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 8007976:	230a      	movs	r3, #10
 8007978:	e027      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 800797a:	2307      	movs	r3, #7
 800797c:	e025      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 800797e:	2306      	movs	r3, #6
 8007980:	e023      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 8007982:	2305      	movs	r3, #5
 8007984:	e021      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 8007986:	2304      	movs	r3, #4
 8007988:	e01f      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 800798a:	2303      	movs	r3, #3
 800798c:	e01d      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 800798e:	2302      	movs	r3, #2
 8007990:	e01b      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 8007992:	2301      	movs	r3, #1
 8007994:	e019      	b.n	80079ca <HAL_GPIO_Init+0x25a>
 8007996:	bf00      	nop
 8007998:	58000080 	.word	0x58000080
 800799c:	58024400 	.word	0x58024400
 80079a0:	58000400 	.word	0x58000400
 80079a4:	58020000 	.word	0x58020000
 80079a8:	58020400 	.word	0x58020400
 80079ac:	58020800 	.word	0x58020800
 80079b0:	58020c00 	.word	0x58020c00
 80079b4:	58021000 	.word	0x58021000
 80079b8:	58021400 	.word	0x58021400
 80079bc:	58021800 	.word	0x58021800
 80079c0:	58021c00 	.word	0x58021c00
 80079c4:	58022400 	.word	0x58022400
 80079c8:	2300      	movs	r3, #0
 80079ca:	69fa      	ldr	r2, [r7, #28]
 80079cc:	f002 0203 	and.w	r2, r2, #3
 80079d0:	0092      	lsls	r2, r2, #2
 80079d2:	4093      	lsls	r3, r2
 80079d4:	69ba      	ldr	r2, [r7, #24]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80079da:	4938      	ldr	r1, [pc, #224]	; (8007abc <HAL_GPIO_Init+0x34c>)
 80079dc:	69fb      	ldr	r3, [r7, #28]
 80079de:	089b      	lsrs	r3, r3, #2
 80079e0:	3302      	adds	r3, #2
 80079e2:	69ba      	ldr	r2, [r7, #24]
 80079e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	43db      	mvns	r3, r3
 80079f4:	69ba      	ldr	r2, [r7, #24]
 80079f6:	4013      	ands	r3, r2
 80079f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d003      	beq.n	8007a0e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007a06:	69ba      	ldr	r2, [r7, #24]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007a16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	43db      	mvns	r3, r3
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	4013      	ands	r3, r2
 8007a26:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d003      	beq.n	8007a3c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007a34:	69ba      	ldr	r2, [r7, #24]
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007a3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	43db      	mvns	r3, r3
 8007a4e:	69ba      	ldr	r2, [r7, #24]
 8007a50:	4013      	ands	r3, r2
 8007a52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d003      	beq.n	8007a68 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8007a60:	69ba      	ldr	r2, [r7, #24]
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	69ba      	ldr	r2, [r7, #24]
 8007a6c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	43db      	mvns	r3, r3
 8007a78:	69ba      	ldr	r2, [r7, #24]
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d003      	beq.n	8007a92 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007a8a:	69ba      	ldr	r2, [r7, #24]
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f47f ae6b 	bne.w	8007784 <HAL_GPIO_Init+0x14>
  }
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	3724      	adds	r7, #36	; 0x24
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr
 8007abc:	58000400 	.word	0x58000400

08007ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	807b      	strh	r3, [r7, #2]
 8007acc:	4613      	mov	r3, r2
 8007ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007ad0:	787b      	ldrb	r3, [r7, #1]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d003      	beq.n	8007ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007ad6:	887a      	ldrh	r2, [r7, #2]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007adc:	e003      	b.n	8007ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007ade:	887b      	ldrh	r3, [r7, #2]
 8007ae0:	041a      	lsls	r2, r3, #16
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	619a      	str	r2, [r3, #24]
}
 8007ae6:	bf00      	nop
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
	...

08007af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d101      	bne.n	8007b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e07f      	b.n	8007c06 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d106      	bne.n	8007b20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7fa fd52 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2224      	movs	r2, #36	; 0x24
 8007b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f022 0201 	bic.w	r2, r2, #1
 8007b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007b44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	689a      	ldr	r2, [r3, #8]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007b54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d107      	bne.n	8007b6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	689a      	ldr	r2, [r3, #8]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b6a:	609a      	str	r2, [r3, #8]
 8007b6c:	e006      	b.n	8007b7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	689a      	ldr	r2, [r3, #8]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007b7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d104      	bne.n	8007b8e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6859      	ldr	r1, [r3, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	4b1d      	ldr	r3, [pc, #116]	; (8007c10 <HAL_I2C_Init+0x11c>)
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68da      	ldr	r2, [r3, #12]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	691a      	ldr	r2, [r3, #16]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	430a      	orrs	r2, r1
 8007bc6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	69d9      	ldr	r1, [r3, #28]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a1a      	ldr	r2, [r3, #32]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	430a      	orrs	r2, r1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f042 0201 	orr.w	r2, r2, #1
 8007be6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3708      	adds	r7, #8
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	02008000 	.word	0x02008000

08007c14 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d005      	beq.n	8007c40 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	68f9      	ldr	r1, [r7, #12]
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	4798      	blx	r3
  }
}
 8007c40:	bf00      	nop
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	2b20      	cmp	r3, #32
 8007c5c:	d138      	bne.n	8007cd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d101      	bne.n	8007c6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007c68:	2302      	movs	r3, #2
 8007c6a:	e032      	b.n	8007cd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2224      	movs	r2, #36	; 0x24
 8007c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f022 0201 	bic.w	r2, r2, #1
 8007c8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	6819      	ldr	r1, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f042 0201 	orr.w	r2, r2, #1
 8007cba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	e000      	b.n	8007cd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007cd0:	2302      	movs	r3, #2
  }
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	370c      	adds	r7, #12
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b085      	sub	sp, #20
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	2b20      	cmp	r3, #32
 8007cf2:	d139      	bne.n	8007d68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d101      	bne.n	8007d02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007cfe:	2302      	movs	r3, #2
 8007d00:	e033      	b.n	8007d6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2224      	movs	r2, #36	; 0x24
 8007d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 0201 	bic.w	r2, r2, #1
 8007d20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007d30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	021b      	lsls	r3, r3, #8
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0201 	orr.w	r2, r2, #1
 8007d52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2220      	movs	r2, #32
 8007d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007d64:	2300      	movs	r3, #0
 8007d66:	e000      	b.n	8007d6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007d68:	2302      	movs	r3, #2
  }
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr

08007d76 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007d76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d78:	b08f      	sub	sp, #60	; 0x3c
 8007d7a:	af0a      	add	r7, sp, #40	; 0x28
 8007d7c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d101      	bne.n	8007d88 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e116      	b.n	8007fb6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d106      	bne.n	8007da8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f011 f8be 	bl	8018f24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2203      	movs	r2, #3
 8007dac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d102      	bne.n	8007dc2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f00a fcf7 	bl	80127ba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	603b      	str	r3, [r7, #0]
 8007dd2:	687e      	ldr	r6, [r7, #4]
 8007dd4:	466d      	mov	r5, sp
 8007dd6:	f106 0410 	add.w	r4, r6, #16
 8007dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ddc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007dde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007de0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007de2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007de6:	e885 0003 	stmia.w	r5, {r0, r1}
 8007dea:	1d33      	adds	r3, r6, #4
 8007dec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dee:	6838      	ldr	r0, [r7, #0]
 8007df0:	f00a fbc2 	bl	8012578 <USB_CoreInit>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d005      	beq.n	8007e06 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2202      	movs	r2, #2
 8007dfe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e0d7      	b.n	8007fb6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f00a fce5 	bl	80127dc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e12:	2300      	movs	r3, #0
 8007e14:	73fb      	strb	r3, [r7, #15]
 8007e16:	e04a      	b.n	8007eae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e18:	7bfa      	ldrb	r2, [r7, #15]
 8007e1a:	6879      	ldr	r1, [r7, #4]
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	00db      	lsls	r3, r3, #3
 8007e20:	4413      	add	r3, r2
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	440b      	add	r3, r1
 8007e26:	333d      	adds	r3, #61	; 0x3d
 8007e28:	2201      	movs	r2, #1
 8007e2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e2c:	7bfa      	ldrb	r2, [r7, #15]
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	4613      	mov	r3, r2
 8007e32:	00db      	lsls	r3, r3, #3
 8007e34:	4413      	add	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	440b      	add	r3, r1
 8007e3a:	333c      	adds	r3, #60	; 0x3c
 8007e3c:	7bfa      	ldrb	r2, [r7, #15]
 8007e3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007e40:	7bfa      	ldrb	r2, [r7, #15]
 8007e42:	7bfb      	ldrb	r3, [r7, #15]
 8007e44:	b298      	uxth	r0, r3
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	4413      	add	r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	440b      	add	r3, r1
 8007e52:	3356      	adds	r3, #86	; 0x56
 8007e54:	4602      	mov	r2, r0
 8007e56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007e58:	7bfa      	ldrb	r2, [r7, #15]
 8007e5a:	6879      	ldr	r1, [r7, #4]
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	00db      	lsls	r3, r3, #3
 8007e60:	4413      	add	r3, r2
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	440b      	add	r3, r1
 8007e66:	3340      	adds	r3, #64	; 0x40
 8007e68:	2200      	movs	r2, #0
 8007e6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e6c:	7bfa      	ldrb	r2, [r7, #15]
 8007e6e:	6879      	ldr	r1, [r7, #4]
 8007e70:	4613      	mov	r3, r2
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	4413      	add	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	440b      	add	r3, r1
 8007e7a:	3344      	adds	r3, #68	; 0x44
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007e80:	7bfa      	ldrb	r2, [r7, #15]
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	4613      	mov	r3, r2
 8007e86:	00db      	lsls	r3, r3, #3
 8007e88:	4413      	add	r3, r2
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	440b      	add	r3, r1
 8007e8e:	3348      	adds	r3, #72	; 0x48
 8007e90:	2200      	movs	r2, #0
 8007e92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007e94:	7bfa      	ldrb	r2, [r7, #15]
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	440b      	add	r3, r1
 8007ea2:	334c      	adds	r3, #76	; 0x4c
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ea8:	7bfb      	ldrb	r3, [r7, #15]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	73fb      	strb	r3, [r7, #15]
 8007eae:	7bfa      	ldrb	r2, [r7, #15]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d3af      	bcc.n	8007e18 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007eb8:	2300      	movs	r3, #0
 8007eba:	73fb      	strb	r3, [r7, #15]
 8007ebc:	e044      	b.n	8007f48 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007ebe:	7bfa      	ldrb	r2, [r7, #15]
 8007ec0:	6879      	ldr	r1, [r7, #4]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	00db      	lsls	r3, r3, #3
 8007ec6:	4413      	add	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	440b      	add	r3, r1
 8007ecc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007ed4:	7bfa      	ldrb	r2, [r7, #15]
 8007ed6:	6879      	ldr	r1, [r7, #4]
 8007ed8:	4613      	mov	r3, r2
 8007eda:	00db      	lsls	r3, r3, #3
 8007edc:	4413      	add	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	440b      	add	r3, r1
 8007ee2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8007ee6:	7bfa      	ldrb	r2, [r7, #15]
 8007ee8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007eea:	7bfa      	ldrb	r2, [r7, #15]
 8007eec:	6879      	ldr	r1, [r7, #4]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	00db      	lsls	r3, r3, #3
 8007ef2:	4413      	add	r3, r2
 8007ef4:	009b      	lsls	r3, r3, #2
 8007ef6:	440b      	add	r3, r1
 8007ef8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007efc:	2200      	movs	r2, #0
 8007efe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007f00:	7bfa      	ldrb	r2, [r7, #15]
 8007f02:	6879      	ldr	r1, [r7, #4]
 8007f04:	4613      	mov	r3, r2
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	4413      	add	r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	440b      	add	r3, r1
 8007f0e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8007f12:	2200      	movs	r2, #0
 8007f14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f16:	7bfa      	ldrb	r2, [r7, #15]
 8007f18:	6879      	ldr	r1, [r7, #4]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	00db      	lsls	r3, r3, #3
 8007f1e:	4413      	add	r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	440b      	add	r3, r1
 8007f24:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f2c:	7bfa      	ldrb	r2, [r7, #15]
 8007f2e:	6879      	ldr	r1, [r7, #4]
 8007f30:	4613      	mov	r3, r2
 8007f32:	00db      	lsls	r3, r3, #3
 8007f34:	4413      	add	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	440b      	add	r3, r1
 8007f3a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007f3e:	2200      	movs	r2, #0
 8007f40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	3301      	adds	r3, #1
 8007f46:	73fb      	strb	r3, [r7, #15]
 8007f48:	7bfa      	ldrb	r2, [r7, #15]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d3b5      	bcc.n	8007ebe <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	603b      	str	r3, [r7, #0]
 8007f58:	687e      	ldr	r6, [r7, #4]
 8007f5a:	466d      	mov	r5, sp
 8007f5c:	f106 0410 	add.w	r4, r6, #16
 8007f60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007f62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007f64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007f66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007f68:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007f6c:	e885 0003 	stmia.w	r5, {r0, r1}
 8007f70:	1d33      	adds	r3, r6, #4
 8007f72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f74:	6838      	ldr	r0, [r7, #0]
 8007f76:	f00a fc7d 	bl	8012874 <USB_DevInit>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d005      	beq.n	8007f8c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2202      	movs	r2, #2
 8007f84:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e014      	b.n	8007fb6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d102      	bne.n	8007faa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f001 f96f 	bl	8009288 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f00b fcbf 	bl	8013932 <USB_DevDisconnect>

  return HAL_OK;
 8007fb4:	2300      	movs	r3, #0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3714      	adds	r7, #20
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007fbe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b084      	sub	sp, #16
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d101      	bne.n	8007fda <HAL_PCD_Start+0x1c>
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	e022      	b.n	8008020 <HAL_PCD_Start+0x62>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d109      	bne.n	8008002 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d105      	bne.n	8008002 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ffa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4618      	mov	r0, r3
 8008008:	f00a fbc6 	bl	8012798 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4618      	mov	r0, r3
 8008012:	f00b fc6d 	bl	80138f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008028:	b590      	push	{r4, r7, lr}
 800802a:	b08d      	sub	sp, #52	; 0x34
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4618      	mov	r0, r3
 8008040:	f00b fd2b 	bl	8013a9a <USB_GetMode>
 8008044:	4603      	mov	r3, r0
 8008046:	2b00      	cmp	r3, #0
 8008048:	f040 84b7 	bne.w	80089ba <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4618      	mov	r0, r3
 8008052:	f00b fc8f 	bl	8013974 <USB_ReadInterrupts>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 84ad 	beq.w	80089b8 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	0a1b      	lsrs	r3, r3, #8
 8008068:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4618      	mov	r0, r3
 8008078:	f00b fc7c 	bl	8013974 <USB_ReadInterrupts>
 800807c:	4603      	mov	r3, r0
 800807e:	f003 0302 	and.w	r3, r3, #2
 8008082:	2b02      	cmp	r3, #2
 8008084:	d107      	bne.n	8008096 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	695a      	ldr	r2, [r3, #20]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f002 0202 	and.w	r2, r2, #2
 8008094:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4618      	mov	r0, r3
 800809c:	f00b fc6a 	bl	8013974 <USB_ReadInterrupts>
 80080a0:	4603      	mov	r3, r0
 80080a2:	f003 0310 	and.w	r3, r3, #16
 80080a6:	2b10      	cmp	r3, #16
 80080a8:	d161      	bne.n	800816e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	699a      	ldr	r2, [r3, #24]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 0210 	bic.w	r2, r2, #16
 80080b8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80080ba:	6a3b      	ldr	r3, [r7, #32]
 80080bc:	6a1b      	ldr	r3, [r3, #32]
 80080be:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	f003 020f 	and.w	r2, r3, #15
 80080c6:	4613      	mov	r3, r2
 80080c8:	00db      	lsls	r3, r3, #3
 80080ca:	4413      	add	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	4413      	add	r3, r2
 80080d6:	3304      	adds	r3, #4
 80080d8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	0c5b      	lsrs	r3, r3, #17
 80080de:	f003 030f 	and.w	r3, r3, #15
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	d124      	bne.n	8008130 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80080e6:	69ba      	ldr	r2, [r7, #24]
 80080e8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80080ec:	4013      	ands	r3, r2
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d035      	beq.n	800815e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	091b      	lsrs	r3, r3, #4
 80080fa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80080fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008100:	b29b      	uxth	r3, r3
 8008102:	461a      	mov	r2, r3
 8008104:	6a38      	ldr	r0, [r7, #32]
 8008106:	f00b faa1 	bl	801364c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	68da      	ldr	r2, [r3, #12]
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	091b      	lsrs	r3, r3, #4
 8008112:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008116:	441a      	add	r2, r3
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	695a      	ldr	r2, [r3, #20]
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	091b      	lsrs	r3, r3, #4
 8008124:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008128:	441a      	add	r2, r3
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	615a      	str	r2, [r3, #20]
 800812e:	e016      	b.n	800815e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	0c5b      	lsrs	r3, r3, #17
 8008134:	f003 030f 	and.w	r3, r3, #15
 8008138:	2b06      	cmp	r3, #6
 800813a:	d110      	bne.n	800815e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008142:	2208      	movs	r2, #8
 8008144:	4619      	mov	r1, r3
 8008146:	6a38      	ldr	r0, [r7, #32]
 8008148:	f00b fa80 	bl	801364c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	695a      	ldr	r2, [r3, #20]
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	091b      	lsrs	r3, r3, #4
 8008154:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008158:	441a      	add	r2, r3
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	699a      	ldr	r2, [r3, #24]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f042 0210 	orr.w	r2, r2, #16
 800816c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4618      	mov	r0, r3
 8008174:	f00b fbfe 	bl	8013974 <USB_ReadInterrupts>
 8008178:	4603      	mov	r3, r0
 800817a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800817e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008182:	f040 80a7 	bne.w	80082d4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4618      	mov	r0, r3
 8008190:	f00b fc03 	bl	801399a <USB_ReadDevAllOutEpInterrupt>
 8008194:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008196:	e099      	b.n	80082cc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 808e 	beq.w	80082c0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081aa:	b2d2      	uxtb	r2, r2
 80081ac:	4611      	mov	r1, r2
 80081ae:	4618      	mov	r0, r3
 80081b0:	f00b fc27 	bl	8013a02 <USB_ReadDevOutEPInterrupt>
 80081b4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00c      	beq.n	80081da <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80081c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081cc:	461a      	mov	r2, r3
 80081ce:	2301      	movs	r3, #1
 80081d0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80081d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 fed1 	bl	8008f7c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	f003 0308 	and.w	r3, r3, #8
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00c      	beq.n	80081fe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80081e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f0:	461a      	mov	r2, r3
 80081f2:	2308      	movs	r3, #8
 80081f4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80081f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 ffa7 	bl	800914c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b00      	cmp	r3, #0
 8008206:	d008      	beq.n	800821a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	4413      	add	r3, r2
 8008210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008214:	461a      	mov	r2, r3
 8008216:	2310      	movs	r3, #16
 8008218:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	f003 0302 	and.w	r3, r3, #2
 8008220:	2b00      	cmp	r3, #0
 8008222:	d030      	beq.n	8008286 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	695b      	ldr	r3, [r3, #20]
 8008228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822c:	2b80      	cmp	r3, #128	; 0x80
 800822e:	d109      	bne.n	8008244 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	69fa      	ldr	r2, [r7, #28]
 800823a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800823e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008242:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008246:	4613      	mov	r3, r2
 8008248:	00db      	lsls	r3, r3, #3
 800824a:	4413      	add	r3, r2
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	4413      	add	r3, r2
 8008256:	3304      	adds	r3, #4
 8008258:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	78db      	ldrb	r3, [r3, #3]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d108      	bne.n	8008274 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	2200      	movs	r2, #0
 8008266:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826a:	b2db      	uxtb	r3, r3
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f010 ff50 	bl	8019114 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	69fb      	ldr	r3, [r7, #28]
 800827a:	4413      	add	r3, r2
 800827c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008280:	461a      	mov	r2, r3
 8008282:	2302      	movs	r3, #2
 8008284:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	f003 0320 	and.w	r3, r3, #32
 800828c:	2b00      	cmp	r3, #0
 800828e:	d008      	beq.n	80082a2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008292:	015a      	lsls	r2, r3, #5
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	4413      	add	r3, r2
 8008298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800829c:	461a      	mov	r2, r3
 800829e:	2320      	movs	r3, #32
 80082a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d009      	beq.n	80082c0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	69fb      	ldr	r3, [r7, #28]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b8:	461a      	mov	r2, r3
 80082ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80082be:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80082c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c2:	3301      	adds	r3, #1
 80082c4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80082c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c8:	085b      	lsrs	r3, r3, #1
 80082ca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80082cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f47f af62 	bne.w	8008198 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4618      	mov	r0, r3
 80082da:	f00b fb4b 	bl	8013974 <USB_ReadInterrupts>
 80082de:	4603      	mov	r3, r0
 80082e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80082e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80082e8:	f040 80db 	bne.w	80084a2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4618      	mov	r0, r3
 80082f2:	f00b fb6c 	bl	80139ce <USB_ReadDevAllInEpInterrupt>
 80082f6:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80082f8:	2300      	movs	r3, #0
 80082fa:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80082fc:	e0cd      	b.n	800849a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80082fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	2b00      	cmp	r3, #0
 8008306:	f000 80c2 	beq.w	800848e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008310:	b2d2      	uxtb	r2, r2
 8008312:	4611      	mov	r1, r2
 8008314:	4618      	mov	r0, r3
 8008316:	f00b fb92 	bl	8013a3e <USB_ReadDevInEPInterrupt>
 800831a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	d057      	beq.n	80083d6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008328:	f003 030f 	and.w	r3, r3, #15
 800832c:	2201      	movs	r2, #1
 800832e:	fa02 f303 	lsl.w	r3, r2, r3
 8008332:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800833a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	43db      	mvns	r3, r3
 8008340:	69f9      	ldr	r1, [r7, #28]
 8008342:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008346:	4013      	ands	r3, r2
 8008348:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800834a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834c:	015a      	lsls	r2, r3, #5
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	4413      	add	r3, r2
 8008352:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008356:	461a      	mov	r2, r3
 8008358:	2301      	movs	r3, #1
 800835a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	2b01      	cmp	r3, #1
 8008362:	d132      	bne.n	80083ca <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008364:	6879      	ldr	r1, [r7, #4]
 8008366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008368:	4613      	mov	r3, r2
 800836a:	00db      	lsls	r3, r3, #3
 800836c:	4413      	add	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	440b      	add	r3, r1
 8008372:	3348      	adds	r3, #72	; 0x48
 8008374:	6819      	ldr	r1, [r3, #0]
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800837a:	4613      	mov	r3, r2
 800837c:	00db      	lsls	r3, r3, #3
 800837e:	4413      	add	r3, r2
 8008380:	009b      	lsls	r3, r3, #2
 8008382:	4403      	add	r3, r0
 8008384:	3344      	adds	r3, #68	; 0x44
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4419      	add	r1, r3
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800838e:	4613      	mov	r3, r2
 8008390:	00db      	lsls	r3, r3, #3
 8008392:	4413      	add	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4403      	add	r3, r0
 8008398:	3348      	adds	r3, #72	; 0x48
 800839a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800839c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d113      	bne.n	80083ca <HAL_PCD_IRQHandler+0x3a2>
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083a6:	4613      	mov	r3, r2
 80083a8:	00db      	lsls	r3, r3, #3
 80083aa:	4413      	add	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	440b      	add	r3, r1
 80083b0:	334c      	adds	r3, #76	; 0x4c
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d108      	bne.n	80083ca <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6818      	ldr	r0, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80083c2:	461a      	mov	r2, r3
 80083c4:	2101      	movs	r1, #1
 80083c6:	f00b fb9b 	bl	8013b00 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80083ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f010 fe1a 	bl	801900a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	f003 0308 	and.w	r3, r3, #8
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d008      	beq.n	80083f2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	015a      	lsls	r2, r3, #5
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	4413      	add	r3, r2
 80083e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ec:	461a      	mov	r2, r3
 80083ee:	2308      	movs	r3, #8
 80083f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	f003 0310 	and.w	r3, r3, #16
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d008      	beq.n	800840e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fe:	015a      	lsls	r2, r3, #5
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	4413      	add	r3, r2
 8008404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008408:	461a      	mov	r2, r3
 800840a:	2310      	movs	r3, #16
 800840c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008414:	2b00      	cmp	r3, #0
 8008416:	d008      	beq.n	800842a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841a:	015a      	lsls	r2, r3, #5
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	4413      	add	r3, r2
 8008420:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008424:	461a      	mov	r2, r3
 8008426:	2340      	movs	r3, #64	; 0x40
 8008428:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	f003 0302 	and.w	r3, r3, #2
 8008430:	2b00      	cmp	r3, #0
 8008432:	d023      	beq.n	800847c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008434:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008436:	6a38      	ldr	r0, [r7, #32]
 8008438:	f00a fb7a 	bl	8012b30 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800843c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800843e:	4613      	mov	r3, r2
 8008440:	00db      	lsls	r3, r3, #3
 8008442:	4413      	add	r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	3338      	adds	r3, #56	; 0x38
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	4413      	add	r3, r2
 800844c:	3304      	adds	r3, #4
 800844e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	78db      	ldrb	r3, [r3, #3]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d108      	bne.n	800846a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2200      	movs	r2, #0
 800845c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	b2db      	uxtb	r3, r3
 8008462:	4619      	mov	r1, r3
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f010 fe67 	bl	8019138 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800846a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846c:	015a      	lsls	r2, r3, #5
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	4413      	add	r3, r2
 8008472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008476:	461a      	mov	r2, r3
 8008478:	2302      	movs	r3, #2
 800847a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008482:	2b00      	cmp	r3, #0
 8008484:	d003      	beq.n	800848e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008486:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f000 fcea 	bl	8008e62 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800848e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008490:	3301      	adds	r3, #1
 8008492:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008496:	085b      	lsrs	r3, r3, #1
 8008498:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800849a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849c:	2b00      	cmp	r3, #0
 800849e:	f47f af2e 	bne.w	80082fe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	4618      	mov	r0, r3
 80084a8:	f00b fa64 	bl	8013974 <USB_ReadInterrupts>
 80084ac:	4603      	mov	r3, r0
 80084ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084b6:	d122      	bne.n	80084fe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	69fa      	ldr	r2, [r7, #28]
 80084c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80084c6:	f023 0301 	bic.w	r3, r3, #1
 80084ca:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d108      	bne.n	80084e8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80084de:	2100      	movs	r1, #0
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fef5 	bl	80092d0 <HAL_PCDEx_LPM_Callback>
 80084e6:	e002      	b.n	80084ee <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f010 fe05 	bl	80190f8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	695a      	ldr	r2, [r3, #20]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80084fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4618      	mov	r0, r3
 8008504:	f00b fa36 	bl	8013974 <USB_ReadInterrupts>
 8008508:	4603      	mov	r3, r0
 800850a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800850e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008512:	d112      	bne.n	800853a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f003 0301 	and.w	r3, r3, #1
 8008520:	2b01      	cmp	r3, #1
 8008522:	d102      	bne.n	800852a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f010 fdc1 	bl	80190ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	695a      	ldr	r2, [r3, #20]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008538:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4618      	mov	r0, r3
 8008540:	f00b fa18 	bl	8013974 <USB_ReadInterrupts>
 8008544:	4603      	mov	r3, r0
 8008546:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800854a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800854e:	d121      	bne.n	8008594 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	695a      	ldr	r2, [r3, #20]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800855e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008566:	2b00      	cmp	r3, #0
 8008568:	d111      	bne.n	800858e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2201      	movs	r2, #1
 800856e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008578:	089b      	lsrs	r3, r3, #2
 800857a:	f003 020f 	and.w	r2, r3, #15
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008584:	2101      	movs	r1, #1
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fea2 	bl	80092d0 <HAL_PCDEx_LPM_Callback>
 800858c:	e002      	b.n	8008594 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f010 fd8c 	bl	80190ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f00b f9eb 	bl	8013974 <USB_ReadInterrupts>
 800859e:	4603      	mov	r3, r0
 80085a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80085a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085a8:	f040 80b7 	bne.w	800871a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085ba:	f023 0301 	bic.w	r3, r3, #1
 80085be:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2110      	movs	r1, #16
 80085c6:	4618      	mov	r0, r3
 80085c8:	f00a fab2 	bl	8012b30 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085cc:	2300      	movs	r3, #0
 80085ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085d0:	e046      	b.n	8008660 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80085d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085de:	461a      	mov	r2, r3
 80085e0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80085e4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80085e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e8:	015a      	lsls	r2, r3, #5
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	4413      	add	r3, r2
 80085ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80085f6:	0151      	lsls	r1, r2, #5
 80085f8:	69fa      	ldr	r2, [r7, #28]
 80085fa:	440a      	add	r2, r1
 80085fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008600:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008604:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	4413      	add	r3, r2
 800860e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008612:	461a      	mov	r2, r3
 8008614:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008618:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800861a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861c:	015a      	lsls	r2, r3, #5
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	4413      	add	r3, r2
 8008622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800862a:	0151      	lsls	r1, r2, #5
 800862c:	69fa      	ldr	r2, [r7, #28]
 800862e:	440a      	add	r2, r1
 8008630:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008634:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008638:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800863a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863c:	015a      	lsls	r2, r3, #5
 800863e:	69fb      	ldr	r3, [r7, #28]
 8008640:	4413      	add	r3, r2
 8008642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800864a:	0151      	lsls	r1, r2, #5
 800864c:	69fa      	ldr	r2, [r7, #28]
 800864e:	440a      	add	r2, r1
 8008650:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008654:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008658:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800865a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800865c:	3301      	adds	r3, #1
 800865e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008666:	429a      	cmp	r2, r3
 8008668:	d3b3      	bcc.n	80085d2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	69fa      	ldr	r2, [r7, #28]
 8008674:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008678:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800867c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008682:	2b00      	cmp	r3, #0
 8008684:	d016      	beq.n	80086b4 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800868c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008690:	69fa      	ldr	r2, [r7, #28]
 8008692:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008696:	f043 030b 	orr.w	r3, r3, #11
 800869a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086a6:	69fa      	ldr	r2, [r7, #28]
 80086a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086ac:	f043 030b 	orr.w	r3, r3, #11
 80086b0:	6453      	str	r3, [r2, #68]	; 0x44
 80086b2:	e015      	b.n	80086e0 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80086b4:	69fb      	ldr	r3, [r7, #28]
 80086b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086ba:	695a      	ldr	r2, [r3, #20]
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086c2:	4619      	mov	r1, r3
 80086c4:	f242 032b 	movw	r3, #8235	; 0x202b
 80086c8:	4313      	orrs	r3, r2
 80086ca:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	69fa      	ldr	r2, [r7, #28]
 80086d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086da:	f043 030b 	orr.w	r3, r3, #11
 80086de:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	69fa      	ldr	r2, [r7, #28]
 80086ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086ee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80086f2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6818      	ldr	r0, [r3, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	68db      	ldr	r3, [r3, #12]
 80086fc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008704:	461a      	mov	r2, r3
 8008706:	f00b f9fb 	bl	8013b00 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	695a      	ldr	r2, [r3, #20]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008718:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4618      	mov	r0, r3
 8008720:	f00b f928 	bl	8013974 <USB_ReadInterrupts>
 8008724:	4603      	mov	r3, r0
 8008726:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800872a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800872e:	d124      	bne.n	800877a <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4618      	mov	r0, r3
 8008736:	f00b f9bf 	bl	8013ab8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4618      	mov	r0, r3
 8008740:	f00a fa73 	bl	8012c2a <USB_GetDevSpeed>
 8008744:	4603      	mov	r3, r0
 8008746:	461a      	mov	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681c      	ldr	r4, [r3, #0]
 8008750:	f001 fd88 	bl	800a264 <HAL_RCC_GetHCLKFreq>
 8008754:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800875a:	b2db      	uxtb	r3, r3
 800875c:	461a      	mov	r2, r3
 800875e:	4620      	mov	r0, r4
 8008760:	f009 ff78 	bl	8012654 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f010 fc78 	bl	801905a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	695a      	ldr	r2, [r3, #20]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008778:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4618      	mov	r0, r3
 8008780:	f00b f8f8 	bl	8013974 <USB_ReadInterrupts>
 8008784:	4603      	mov	r3, r0
 8008786:	f003 0308 	and.w	r3, r3, #8
 800878a:	2b08      	cmp	r3, #8
 800878c:	d10a      	bne.n	80087a4 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f010 fc55 	bl	801903e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	695a      	ldr	r2, [r3, #20]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f002 0208 	and.w	r2, r2, #8
 80087a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f00b f8e3 	bl	8013974 <USB_ReadInterrupts>
 80087ae:	4603      	mov	r3, r0
 80087b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087b4:	2b80      	cmp	r3, #128	; 0x80
 80087b6:	d122      	bne.n	80087fe <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	699b      	ldr	r3, [r3, #24]
 80087bc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087c4:	2301      	movs	r3, #1
 80087c6:	627b      	str	r3, [r7, #36]	; 0x24
 80087c8:	e014      	b.n	80087f4 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80087ca:	6879      	ldr	r1, [r7, #4]
 80087cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087ce:	4613      	mov	r3, r2
 80087d0:	00db      	lsls	r3, r3, #3
 80087d2:	4413      	add	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	440b      	add	r3, r1
 80087d8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d105      	bne.n	80087ee <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80087e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	4619      	mov	r1, r3
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 fb09 	bl	8008e00 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f0:	3301      	adds	r3, #1
 80087f2:	627b      	str	r3, [r7, #36]	; 0x24
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d3e5      	bcc.n	80087ca <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4618      	mov	r0, r3
 8008804:	f00b f8b6 	bl	8013974 <USB_ReadInterrupts>
 8008808:	4603      	mov	r3, r0
 800880a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800880e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008812:	d13b      	bne.n	800888c <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008814:	2301      	movs	r3, #1
 8008816:	627b      	str	r3, [r7, #36]	; 0x24
 8008818:	e02b      	b.n	8008872 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800881a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881c:	015a      	lsls	r2, r3, #5
 800881e:	69fb      	ldr	r3, [r7, #28]
 8008820:	4413      	add	r3, r2
 8008822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800882a:	6879      	ldr	r1, [r7, #4]
 800882c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800882e:	4613      	mov	r3, r2
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	4413      	add	r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	3340      	adds	r3, #64	; 0x40
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b01      	cmp	r3, #1
 800883e:	d115      	bne.n	800886c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008840:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008842:	2b00      	cmp	r3, #0
 8008844:	da12      	bge.n	800886c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008846:	6879      	ldr	r1, [r7, #4]
 8008848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800884a:	4613      	mov	r3, r2
 800884c:	00db      	lsls	r3, r3, #3
 800884e:	4413      	add	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	440b      	add	r3, r1
 8008854:	333f      	adds	r3, #63	; 0x3f
 8008856:	2201      	movs	r2, #1
 8008858:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	b2db      	uxtb	r3, r3
 800885e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008862:	b2db      	uxtb	r3, r3
 8008864:	4619      	mov	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 faca 	bl	8008e00 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800886c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886e:	3301      	adds	r3, #1
 8008870:	627b      	str	r3, [r7, #36]	; 0x24
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008878:	429a      	cmp	r2, r3
 800887a:	d3ce      	bcc.n	800881a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	695a      	ldr	r2, [r3, #20]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800888a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4618      	mov	r0, r3
 8008892:	f00b f86f 	bl	8013974 <USB_ReadInterrupts>
 8008896:	4603      	mov	r3, r0
 8008898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800889c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80088a0:	d155      	bne.n	800894e <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80088a2:	2301      	movs	r3, #1
 80088a4:	627b      	str	r3, [r7, #36]	; 0x24
 80088a6:	e045      	b.n	8008934 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80088a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088aa:	015a      	lsls	r2, r3, #5
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	4413      	add	r3, r2
 80088b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80088b8:	6879      	ldr	r1, [r7, #4]
 80088ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088bc:	4613      	mov	r3, r2
 80088be:	00db      	lsls	r3, r3, #3
 80088c0:	4413      	add	r3, r2
 80088c2:	009b      	lsls	r3, r3, #2
 80088c4:	440b      	add	r3, r1
 80088c6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d12e      	bne.n	800892e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80088d0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	da2b      	bge.n	800892e <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80088e2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d121      	bne.n	800892e <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80088ea:	6879      	ldr	r1, [r7, #4]
 80088ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ee:	4613      	mov	r3, r2
 80088f0:	00db      	lsls	r3, r3, #3
 80088f2:	4413      	add	r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	440b      	add	r3, r1
 80088f8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80088fc:	2201      	movs	r2, #1
 80088fe:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008900:	6a3b      	ldr	r3, [r7, #32]
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	695b      	ldr	r3, [r3, #20]
 8008910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10a      	bne.n	800892e <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	69fa      	ldr	r2, [r7, #28]
 8008922:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008926:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800892a:	6053      	str	r3, [r2, #4]
            break;
 800892c:	e007      	b.n	800893e <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800892e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008930:	3301      	adds	r3, #1
 8008932:	627b      	str	r3, [r7, #36]	; 0x24
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800893a:	429a      	cmp	r2, r3
 800893c:	d3b4      	bcc.n	80088a8 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	695a      	ldr	r2, [r3, #20]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800894c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4618      	mov	r0, r3
 8008954:	f00b f80e 	bl	8013974 <USB_ReadInterrupts>
 8008958:	4603      	mov	r3, r0
 800895a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800895e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008962:	d10a      	bne.n	800897a <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f010 fbf9 	bl	801915c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695a      	ldr	r2, [r3, #20]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008978:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4618      	mov	r0, r3
 8008980:	f00a fff8 	bl	8013974 <USB_ReadInterrupts>
 8008984:	4603      	mov	r3, r0
 8008986:	f003 0304 	and.w	r3, r3, #4
 800898a:	2b04      	cmp	r3, #4
 800898c:	d115      	bne.n	80089ba <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	2b00      	cmp	r3, #0
 800899e:	d002      	beq.n	80089a6 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f010 fbe9 	bl	8019178 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	6859      	ldr	r1, [r3, #4]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	69ba      	ldr	r2, [r7, #24]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]
 80089b6:	e000      	b.n	80089ba <HAL_PCD_IRQHandler+0x992>
      return;
 80089b8:	bf00      	nop
    }
  }
}
 80089ba:	3734      	adds	r7, #52	; 0x34
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd90      	pop	{r4, r7, pc}

080089c0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	460b      	mov	r3, r1
 80089ca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d101      	bne.n	80089da <HAL_PCD_SetAddress+0x1a>
 80089d6:	2302      	movs	r3, #2
 80089d8:	e013      	b.n	8008a02 <HAL_PCD_SetAddress+0x42>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2201      	movs	r2, #1
 80089de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	78fa      	ldrb	r2, [r7, #3]
 80089e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	78fa      	ldrb	r2, [r7, #3]
 80089f0:	4611      	mov	r1, r2
 80089f2:	4618      	mov	r0, r3
 80089f4:	f00a ff56 	bl	80138a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3708      	adds	r7, #8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b084      	sub	sp, #16
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
 8008a12:	4608      	mov	r0, r1
 8008a14:	4611      	mov	r1, r2
 8008a16:	461a      	mov	r2, r3
 8008a18:	4603      	mov	r3, r0
 8008a1a:	70fb      	strb	r3, [r7, #3]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	803b      	strh	r3, [r7, #0]
 8008a20:	4613      	mov	r3, r2
 8008a22:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008a28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	da0f      	bge.n	8008a50 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a30:	78fb      	ldrb	r3, [r7, #3]
 8008a32:	f003 020f 	and.w	r2, r3, #15
 8008a36:	4613      	mov	r3, r2
 8008a38:	00db      	lsls	r3, r3, #3
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	3338      	adds	r3, #56	; 0x38
 8008a40:	687a      	ldr	r2, [r7, #4]
 8008a42:	4413      	add	r3, r2
 8008a44:	3304      	adds	r3, #4
 8008a46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	705a      	strb	r2, [r3, #1]
 8008a4e:	e00f      	b.n	8008a70 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a50:	78fb      	ldrb	r3, [r7, #3]
 8008a52:	f003 020f 	and.w	r2, r3, #15
 8008a56:	4613      	mov	r3, r2
 8008a58:	00db      	lsls	r3, r3, #3
 8008a5a:	4413      	add	r3, r2
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	4413      	add	r3, r2
 8008a66:	3304      	adds	r3, #4
 8008a68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008a70:	78fb      	ldrb	r3, [r7, #3]
 8008a72:	f003 030f 	and.w	r3, r3, #15
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008a7c:	883a      	ldrh	r2, [r7, #0]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	78ba      	ldrb	r2, [r7, #2]
 8008a86:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	785b      	ldrb	r3, [r3, #1]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d004      	beq.n	8008a9a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	b29a      	uxth	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008a9a:	78bb      	ldrb	r3, [r7, #2]
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	d102      	bne.n	8008aa6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d101      	bne.n	8008ab4 <HAL_PCD_EP_Open+0xaa>
 8008ab0:	2302      	movs	r3, #2
 8008ab2:	e00e      	b.n	8008ad2 <HAL_PCD_EP_Open+0xc8>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68f9      	ldr	r1, [r7, #12]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f00a f8d6 	bl	8012c74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008ad0:	7afb      	ldrb	r3, [r7, #11]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}

08008ada <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b084      	sub	sp, #16
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	6078      	str	r0, [r7, #4]
 8008ae2:	460b      	mov	r3, r1
 8008ae4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	da0f      	bge.n	8008b0e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008aee:	78fb      	ldrb	r3, [r7, #3]
 8008af0:	f003 020f 	and.w	r2, r3, #15
 8008af4:	4613      	mov	r3, r2
 8008af6:	00db      	lsls	r3, r3, #3
 8008af8:	4413      	add	r3, r2
 8008afa:	009b      	lsls	r3, r3, #2
 8008afc:	3338      	adds	r3, #56	; 0x38
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	4413      	add	r3, r2
 8008b02:	3304      	adds	r3, #4
 8008b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	705a      	strb	r2, [r3, #1]
 8008b0c:	e00f      	b.n	8008b2e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b0e:	78fb      	ldrb	r3, [r7, #3]
 8008b10:	f003 020f 	and.w	r2, r3, #15
 8008b14:	4613      	mov	r3, r2
 8008b16:	00db      	lsls	r3, r3, #3
 8008b18:	4413      	add	r3, r2
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	4413      	add	r3, r2
 8008b24:	3304      	adds	r3, #4
 8008b26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b2e:	78fb      	ldrb	r3, [r7, #3]
 8008b30:	f003 030f 	and.w	r3, r3, #15
 8008b34:	b2da      	uxtb	r2, r3
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d101      	bne.n	8008b48 <HAL_PCD_EP_Close+0x6e>
 8008b44:	2302      	movs	r3, #2
 8008b46:	e00e      	b.n	8008b66 <HAL_PCD_EP_Close+0x8c>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68f9      	ldr	r1, [r7, #12]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f00a f914 	bl	8012d84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3710      	adds	r7, #16
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}

08008b6e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008b6e:	b580      	push	{r7, lr}
 8008b70:	b086      	sub	sp, #24
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	60f8      	str	r0, [r7, #12]
 8008b76:	607a      	str	r2, [r7, #4]
 8008b78:	603b      	str	r3, [r7, #0]
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b7e:	7afb      	ldrb	r3, [r7, #11]
 8008b80:	f003 020f 	and.w	r2, r3, #15
 8008b84:	4613      	mov	r3, r2
 8008b86:	00db      	lsls	r3, r3, #3
 8008b88:	4413      	add	r3, r2
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	4413      	add	r3, r2
 8008b94:	3304      	adds	r3, #4
 8008b96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	683a      	ldr	r2, [r7, #0]
 8008ba2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2200      	movs	r2, #0
 8008bae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008bb0:	7afb      	ldrb	r3, [r7, #11]
 8008bb2:	f003 030f 	and.w	r3, r3, #15
 8008bb6:	b2da      	uxtb	r2, r3
 8008bb8:	697b      	ldr	r3, [r7, #20]
 8008bba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d102      	bne.n	8008bca <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008bc4:	687a      	ldr	r2, [r7, #4]
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6818      	ldr	r0, [r3, #0]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	6979      	ldr	r1, [r7, #20]
 8008bd8:	f00a f9b0 	bl	8012f3c <USB_EPStartXfer>

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b083      	sub	sp, #12
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
 8008bee:	460b      	mov	r3, r1
 8008bf0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008bf2:	78fb      	ldrb	r3, [r7, #3]
 8008bf4:	f003 020f 	and.w	r2, r3, #15
 8008bf8:	6879      	ldr	r1, [r7, #4]
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	4413      	add	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	440b      	add	r3, r1
 8008c04:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8008c08:	681b      	ldr	r3, [r3, #0]
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b086      	sub	sp, #24
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	60f8      	str	r0, [r7, #12]
 8008c1e:	607a      	str	r2, [r7, #4]
 8008c20:	603b      	str	r3, [r7, #0]
 8008c22:	460b      	mov	r3, r1
 8008c24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c26:	7afb      	ldrb	r3, [r7, #11]
 8008c28:	f003 020f 	and.w	r2, r3, #15
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	00db      	lsls	r3, r3, #3
 8008c30:	4413      	add	r3, r2
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	3338      	adds	r3, #56	; 0x38
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	4413      	add	r3, r2
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	2201      	movs	r2, #1
 8008c54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c56:	7afb      	ldrb	r3, [r7, #11]
 8008c58:	f003 030f 	and.w	r3, r3, #15
 8008c5c:	b2da      	uxtb	r2, r3
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	68db      	ldr	r3, [r3, #12]
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d102      	bne.n	8008c70 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6818      	ldr	r0, [r3, #0]
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	6979      	ldr	r1, [r7, #20]
 8008c7e:	f00a f95d 	bl	8012f3c <USB_EPStartXfer>

  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3718      	adds	r7, #24
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	460b      	mov	r3, r1
 8008c96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008c98:	78fb      	ldrb	r3, [r7, #3]
 8008c9a:	f003 020f 	and.w	r2, r3, #15
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d901      	bls.n	8008caa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	e050      	b.n	8008d4c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008caa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	da0f      	bge.n	8008cd2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cb2:	78fb      	ldrb	r3, [r7, #3]
 8008cb4:	f003 020f 	and.w	r2, r3, #15
 8008cb8:	4613      	mov	r3, r2
 8008cba:	00db      	lsls	r3, r3, #3
 8008cbc:	4413      	add	r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	3338      	adds	r3, #56	; 0x38
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	3304      	adds	r3, #4
 8008cc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2201      	movs	r2, #1
 8008cce:	705a      	strb	r2, [r3, #1]
 8008cd0:	e00d      	b.n	8008cee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008cd2:	78fa      	ldrb	r2, [r7, #3]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	00db      	lsls	r3, r3, #3
 8008cd8:	4413      	add	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008ce0:	687a      	ldr	r2, [r7, #4]
 8008ce2:	4413      	add	r3, r2
 8008ce4:	3304      	adds	r3, #4
 8008ce6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2200      	movs	r2, #0
 8008cec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008cf4:	78fb      	ldrb	r3, [r7, #3]
 8008cf6:	f003 030f 	and.w	r3, r3, #15
 8008cfa:	b2da      	uxtb	r2, r3
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d101      	bne.n	8008d0e <HAL_PCD_EP_SetStall+0x82>
 8008d0a:	2302      	movs	r3, #2
 8008d0c:	e01e      	b.n	8008d4c <HAL_PCD_EP_SetStall+0xc0>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68f9      	ldr	r1, [r7, #12]
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f00a fced 	bl	80136fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008d22:	78fb      	ldrb	r3, [r7, #3]
 8008d24:	f003 030f 	and.w	r3, r3, #15
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d10a      	bne.n	8008d42 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6818      	ldr	r0, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	b2d9      	uxtb	r1, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f00a fedf 	bl	8013b00 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008d60:	78fb      	ldrb	r3, [r7, #3]
 8008d62:	f003 020f 	and.w	r2, r3, #15
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d901      	bls.n	8008d72 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e042      	b.n	8008df8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008d72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	da0f      	bge.n	8008d9a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d7a:	78fb      	ldrb	r3, [r7, #3]
 8008d7c:	f003 020f 	and.w	r2, r3, #15
 8008d80:	4613      	mov	r3, r2
 8008d82:	00db      	lsls	r3, r3, #3
 8008d84:	4413      	add	r3, r2
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	3338      	adds	r3, #56	; 0x38
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	3304      	adds	r3, #4
 8008d90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2201      	movs	r2, #1
 8008d96:	705a      	strb	r2, [r3, #1]
 8008d98:	e00f      	b.n	8008dba <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008d9a:	78fb      	ldrb	r3, [r7, #3]
 8008d9c:	f003 020f 	and.w	r2, r3, #15
 8008da0:	4613      	mov	r3, r2
 8008da2:	00db      	lsls	r3, r3, #3
 8008da4:	4413      	add	r3, r2
 8008da6:	009b      	lsls	r3, r3, #2
 8008da8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	4413      	add	r3, r2
 8008db0:	3304      	adds	r3, #4
 8008db2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	f003 030f 	and.w	r3, r3, #15
 8008dc6:	b2da      	uxtb	r2, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d101      	bne.n	8008dda <HAL_PCD_EP_ClrStall+0x86>
 8008dd6:	2302      	movs	r3, #2
 8008dd8:	e00e      	b.n	8008df8 <HAL_PCD_EP_ClrStall+0xa4>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68f9      	ldr	r1, [r7, #12]
 8008de8:	4618      	mov	r0, r3
 8008dea:	f00a fcf5 	bl	80137d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008df6:	2300      	movs	r3, #0
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3710      	adds	r7, #16
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}

08008e00 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	460b      	mov	r3, r1
 8008e0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008e0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	da0c      	bge.n	8008e2e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008e14:	78fb      	ldrb	r3, [r7, #3]
 8008e16:	f003 020f 	and.w	r2, r3, #15
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	4413      	add	r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	3338      	adds	r3, #56	; 0x38
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	4413      	add	r3, r2
 8008e28:	3304      	adds	r3, #4
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	e00c      	b.n	8008e48 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008e2e:	78fb      	ldrb	r3, [r7, #3]
 8008e30:	f003 020f 	and.w	r2, r3, #15
 8008e34:	4613      	mov	r3, r2
 8008e36:	00db      	lsls	r3, r3, #3
 8008e38:	4413      	add	r3, r2
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	4413      	add	r3, r2
 8008e44:	3304      	adds	r3, #4
 8008e46:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	68f9      	ldr	r1, [r7, #12]
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f00a fb14 	bl	801347c <USB_EPStopXfer>
 8008e54:	4603      	mov	r3, r0
 8008e56:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008e58:	7afb      	ldrb	r3, [r7, #11]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b08a      	sub	sp, #40	; 0x28
 8008e66:	af02      	add	r7, sp, #8
 8008e68:	6078      	str	r0, [r7, #4]
 8008e6a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	00db      	lsls	r3, r3, #3
 8008e7c:	4413      	add	r3, r2
 8008e7e:	009b      	lsls	r3, r3, #2
 8008e80:	3338      	adds	r3, #56	; 0x38
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	4413      	add	r3, r2
 8008e86:	3304      	adds	r3, #4
 8008e88:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	695a      	ldr	r2, [r3, #20]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d901      	bls.n	8008e9a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008e96:	2301      	movs	r3, #1
 8008e98:	e06c      	b.n	8008f74 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	691a      	ldr	r2, [r3, #16]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	695b      	ldr	r3, [r3, #20]
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	69fa      	ldr	r2, [r7, #28]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d902      	bls.n	8008eb6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	3303      	adds	r3, #3
 8008eba:	089b      	lsrs	r3, r3, #2
 8008ebc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008ebe:	e02b      	b.n	8008f18 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	691a      	ldr	r2, [r3, #16]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	695b      	ldr	r3, [r3, #20]
 8008ec8:	1ad3      	subs	r3, r2, r3
 8008eca:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	69fa      	ldr	r2, [r7, #28]
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d902      	bls.n	8008edc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	689b      	ldr	r3, [r3, #8]
 8008eda:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	3303      	adds	r3, #3
 8008ee0:	089b      	lsrs	r3, r3, #2
 8008ee2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	68d9      	ldr	r1, [r3, #12]
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	b2da      	uxtb	r2, r3
 8008eec:	69fb      	ldr	r3, [r7, #28]
 8008eee:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	4603      	mov	r3, r0
 8008efa:	6978      	ldr	r0, [r7, #20]
 8008efc:	f00a fb68 	bl	80135d0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	68da      	ldr	r2, [r3, #12]
 8008f04:	69fb      	ldr	r3, [r7, #28]
 8008f06:	441a      	add	r2, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	695a      	ldr	r2, [r3, #20]
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	441a      	add	r2, r3
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	015a      	lsls	r2, r3, #5
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	4413      	add	r3, r2
 8008f20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f24:	699b      	ldr	r3, [r3, #24]
 8008f26:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d809      	bhi.n	8008f42 <PCD_WriteEmptyTxFifo+0xe0>
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	695a      	ldr	r2, [r3, #20]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d203      	bcs.n	8008f42 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1be      	bne.n	8008ec0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	691a      	ldr	r2, [r3, #16]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	695b      	ldr	r3, [r3, #20]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d811      	bhi.n	8008f72 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	f003 030f 	and.w	r3, r3, #15
 8008f54:	2201      	movs	r2, #1
 8008f56:	fa02 f303 	lsl.w	r3, r2, r3
 8008f5a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	43db      	mvns	r3, r3
 8008f68:	6939      	ldr	r1, [r7, #16]
 8008f6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f6e:	4013      	ands	r3, r2
 8008f70:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3720      	adds	r7, #32
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f8c:	69fb      	ldr	r3, [r7, #28]
 8008f8e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	333c      	adds	r3, #60	; 0x3c
 8008f94:	3304      	adds	r3, #4
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	015a      	lsls	r2, r3, #5
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d17b      	bne.n	80090aa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	f003 0308 	and.w	r3, r3, #8
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d015      	beq.n	8008fe8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	4a61      	ldr	r2, [pc, #388]	; (8009144 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	f240 80b9 	bls.w	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 80b3 	beq.w	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fde:	461a      	mov	r2, r3
 8008fe0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008fe4:	6093      	str	r3, [r2, #8]
 8008fe6:	e0a7      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	f003 0320 	and.w	r3, r3, #32
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d009      	beq.n	8009006 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	015a      	lsls	r2, r3, #5
 8008ff6:	69bb      	ldr	r3, [r7, #24]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ffe:	461a      	mov	r2, r3
 8009000:	2320      	movs	r3, #32
 8009002:	6093      	str	r3, [r2, #8]
 8009004:	e098      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009006:	693b      	ldr	r3, [r7, #16]
 8009008:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800900c:	2b00      	cmp	r3, #0
 800900e:	f040 8093 	bne.w	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	4a4b      	ldr	r2, [pc, #300]	; (8009144 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d90f      	bls.n	800903a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00a      	beq.n	800903a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	015a      	lsls	r2, r3, #5
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	4413      	add	r3, r2
 800902c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009030:	461a      	mov	r2, r3
 8009032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009036:	6093      	str	r3, [r2, #8]
 8009038:	e07e      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	4613      	mov	r3, r2
 800903e:	00db      	lsls	r3, r3, #3
 8009040:	4413      	add	r3, r2
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	4413      	add	r3, r2
 800904c:	3304      	adds	r3, #4
 800904e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6a1a      	ldr	r2, [r3, #32]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	0159      	lsls	r1, r3, #5
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	440b      	add	r3, r1
 800905c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009066:	1ad2      	subs	r2, r2, r3
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d114      	bne.n	800909c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	691b      	ldr	r3, [r3, #16]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d109      	bne.n	800908e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6818      	ldr	r0, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009084:	461a      	mov	r2, r3
 8009086:	2101      	movs	r1, #1
 8009088:	f00a fd3a 	bl	8013b00 <USB_EP0_OutStart>
 800908c:	e006      	b.n	800909c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	68da      	ldr	r2, [r3, #12]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	695b      	ldr	r3, [r3, #20]
 8009096:	441a      	add	r2, r3
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	4619      	mov	r1, r3
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f00f ff96 	bl	8018fd4 <HAL_PCD_DataOutStageCallback>
 80090a8:	e046      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	4a26      	ldr	r2, [pc, #152]	; (8009148 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d124      	bne.n	80090fc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00a      	beq.n	80090d2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090c8:	461a      	mov	r2, r3
 80090ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80090ce:	6093      	str	r3, [r2, #8]
 80090d0:	e032      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f003 0320 	and.w	r3, r3, #32
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d008      	beq.n	80090ee <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	015a      	lsls	r2, r3, #5
 80090e0:	69bb      	ldr	r3, [r7, #24]
 80090e2:	4413      	add	r3, r2
 80090e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090e8:	461a      	mov	r2, r3
 80090ea:	2320      	movs	r3, #32
 80090ec:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	4619      	mov	r1, r3
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f00f ff6d 	bl	8018fd4 <HAL_PCD_DataOutStageCallback>
 80090fa:	e01d      	b.n	8009138 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d114      	bne.n	800912c <PCD_EP_OutXfrComplete_int+0x1b0>
 8009102:	6879      	ldr	r1, [r7, #4]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	4613      	mov	r3, r2
 8009108:	00db      	lsls	r3, r3, #3
 800910a:	4413      	add	r3, r2
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	440b      	add	r3, r1
 8009110:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d108      	bne.n	800912c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6818      	ldr	r0, [r3, #0]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009124:	461a      	mov	r2, r3
 8009126:	2100      	movs	r1, #0
 8009128:	f00a fcea 	bl	8013b00 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	b2db      	uxtb	r3, r3
 8009130:	4619      	mov	r1, r3
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f00f ff4e 	bl	8018fd4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	3720      	adds	r7, #32
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	4f54300a 	.word	0x4f54300a
 8009148:	4f54310a 	.word	0x4f54310a

0800914c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b086      	sub	sp, #24
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	333c      	adds	r3, #60	; 0x3c
 8009164:	3304      	adds	r3, #4
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	015a      	lsls	r2, r3, #5
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	4413      	add	r3, r2
 8009172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	4a15      	ldr	r2, [pc, #84]	; (80091d4 <PCD_EP_OutSetupPacket_int+0x88>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d90e      	bls.n	80091a0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009188:	2b00      	cmp	r3, #0
 800918a:	d009      	beq.n	80091a0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	015a      	lsls	r2, r3, #5
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	4413      	add	r3, r2
 8009194:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009198:	461a      	mov	r2, r3
 800919a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800919e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f00f ff05 	bl	8018fb0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4a0a      	ldr	r2, [pc, #40]	; (80091d4 <PCD_EP_OutSetupPacket_int+0x88>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d90c      	bls.n	80091c8 <PCD_EP_OutSetupPacket_int+0x7c>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d108      	bne.n	80091c8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6818      	ldr	r0, [r3, #0]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80091c0:	461a      	mov	r2, r3
 80091c2:	2101      	movs	r1, #1
 80091c4:	f00a fc9c 	bl	8013b00 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	4f54300a 	.word	0x4f54300a

080091d8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80091d8:	b480      	push	{r7}
 80091da:	b085      	sub	sp, #20
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	460b      	mov	r3, r1
 80091e2:	70fb      	strb	r3, [r7, #3]
 80091e4:	4613      	mov	r3, r2
 80091e6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ee:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80091f0:	78fb      	ldrb	r3, [r7, #3]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d107      	bne.n	8009206 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80091f6:	883b      	ldrh	r3, [r7, #0]
 80091f8:	0419      	lsls	r1, r3, #16
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	68ba      	ldr	r2, [r7, #8]
 8009200:	430a      	orrs	r2, r1
 8009202:	629a      	str	r2, [r3, #40]	; 0x28
 8009204:	e028      	b.n	8009258 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800920c:	0c1b      	lsrs	r3, r3, #16
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	4413      	add	r3, r2
 8009212:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009214:	2300      	movs	r3, #0
 8009216:	73fb      	strb	r3, [r7, #15]
 8009218:	e00d      	b.n	8009236 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	7bfb      	ldrb	r3, [r7, #15]
 8009220:	3340      	adds	r3, #64	; 0x40
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	4413      	add	r3, r2
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	0c1b      	lsrs	r3, r3, #16
 800922a:	68ba      	ldr	r2, [r7, #8]
 800922c:	4413      	add	r3, r2
 800922e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009230:	7bfb      	ldrb	r3, [r7, #15]
 8009232:	3301      	adds	r3, #1
 8009234:	73fb      	strb	r3, [r7, #15]
 8009236:	7bfa      	ldrb	r2, [r7, #15]
 8009238:	78fb      	ldrb	r3, [r7, #3]
 800923a:	3b01      	subs	r3, #1
 800923c:	429a      	cmp	r2, r3
 800923e:	d3ec      	bcc.n	800921a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009240:	883b      	ldrh	r3, [r7, #0]
 8009242:	0418      	lsls	r0, r3, #16
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6819      	ldr	r1, [r3, #0]
 8009248:	78fb      	ldrb	r3, [r7, #3]
 800924a:	3b01      	subs	r3, #1
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	4302      	orrs	r2, r0
 8009250:	3340      	adds	r3, #64	; 0x40
 8009252:	009b      	lsls	r3, r3, #2
 8009254:	440b      	add	r3, r1
 8009256:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009258:	2300      	movs	r3, #0
}
 800925a:	4618      	mov	r0, r3
 800925c:	3714      	adds	r7, #20
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	460b      	mov	r3, r1
 8009270:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	887a      	ldrh	r2, [r7, #2]
 8009278:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800927a:	2300      	movs	r3, #0
}
 800927c:	4618      	mov	r0, r3
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009288:	b480      	push	{r7}
 800928a:	b085      	sub	sp, #20
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092b6:	4b05      	ldr	r3, [pc, #20]	; (80092cc <HAL_PCDEx_ActivateLPM+0x44>)
 80092b8:	4313      	orrs	r3, r2
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3714      	adds	r7, #20
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr
 80092cc:	10000003 	.word	0x10000003

080092d0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b083      	sub	sp, #12
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	460b      	mov	r3, r1
 80092da:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80092dc:	bf00      	nop
 80092de:	370c      	adds	r7, #12
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b084      	sub	sp, #16
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80092f0:	4b19      	ldr	r3, [pc, #100]	; (8009358 <HAL_PWREx_ConfigSupply+0x70>)
 80092f2:	68db      	ldr	r3, [r3, #12]
 80092f4:	f003 0304 	and.w	r3, r3, #4
 80092f8:	2b04      	cmp	r3, #4
 80092fa:	d00a      	beq.n	8009312 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80092fc:	4b16      	ldr	r3, [pc, #88]	; (8009358 <HAL_PWREx_ConfigSupply+0x70>)
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	f003 0307 	and.w	r3, r3, #7
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	429a      	cmp	r2, r3
 8009308:	d001      	beq.n	800930e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e01f      	b.n	800934e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	e01d      	b.n	800934e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009312:	4b11      	ldr	r3, [pc, #68]	; (8009358 <HAL_PWREx_ConfigSupply+0x70>)
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	f023 0207 	bic.w	r2, r3, #7
 800931a:	490f      	ldr	r1, [pc, #60]	; (8009358 <HAL_PWREx_ConfigSupply+0x70>)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	4313      	orrs	r3, r2
 8009320:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009322:	f7fa f927 	bl	8003574 <HAL_GetTick>
 8009326:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009328:	e009      	b.n	800933e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800932a:	f7fa f923 	bl	8003574 <HAL_GetTick>
 800932e:	4602      	mov	r2, r0
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	1ad3      	subs	r3, r2, r3
 8009334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009338:	d901      	bls.n	800933e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e007      	b.n	800934e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800933e:	4b06      	ldr	r3, [pc, #24]	; (8009358 <HAL_PWREx_ConfigSupply+0x70>)
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800934a:	d1ee      	bne.n	800932a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	58024800 	.word	0x58024800

0800935c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800935c:	b480      	push	{r7}
 800935e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8009360:	4b05      	ldr	r3, [pc, #20]	; (8009378 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	4a04      	ldr	r2, [pc, #16]	; (8009378 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800936a:	60d3      	str	r3, [r2, #12]
}
 800936c:	bf00      	nop
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	58024800 	.word	0x58024800

0800937c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b08c      	sub	sp, #48	; 0x30
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d101      	bne.n	800938e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	e3c8      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0301 	and.w	r3, r3, #1
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 8087 	beq.w	80094aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800939c:	4b88      	ldr	r3, [pc, #544]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80093a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80093a6:	4b86      	ldr	r3, [pc, #536]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80093a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093aa:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80093ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ae:	2b10      	cmp	r3, #16
 80093b0:	d007      	beq.n	80093c2 <HAL_RCC_OscConfig+0x46>
 80093b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093b4:	2b18      	cmp	r3, #24
 80093b6:	d110      	bne.n	80093da <HAL_RCC_OscConfig+0x5e>
 80093b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ba:	f003 0303 	and.w	r3, r3, #3
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d10b      	bne.n	80093da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093c2:	4b7f      	ldr	r3, [pc, #508]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d06c      	beq.n	80094a8 <HAL_RCC_OscConfig+0x12c>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d168      	bne.n	80094a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e3a2      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093e2:	d106      	bne.n	80093f2 <HAL_RCC_OscConfig+0x76>
 80093e4:	4b76      	ldr	r3, [pc, #472]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a75      	ldr	r2, [pc, #468]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80093ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	e02e      	b.n	8009450 <HAL_RCC_OscConfig+0xd4>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d10c      	bne.n	8009414 <HAL_RCC_OscConfig+0x98>
 80093fa:	4b71      	ldr	r3, [pc, #452]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	4a70      	ldr	r2, [pc, #448]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009400:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009404:	6013      	str	r3, [r2, #0]
 8009406:	4b6e      	ldr	r3, [pc, #440]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a6d      	ldr	r2, [pc, #436]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800940c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009410:	6013      	str	r3, [r2, #0]
 8009412:	e01d      	b.n	8009450 <HAL_RCC_OscConfig+0xd4>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800941c:	d10c      	bne.n	8009438 <HAL_RCC_OscConfig+0xbc>
 800941e:	4b68      	ldr	r3, [pc, #416]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a67      	ldr	r2, [pc, #412]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	4b65      	ldr	r3, [pc, #404]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a64      	ldr	r2, [pc, #400]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009434:	6013      	str	r3, [r2, #0]
 8009436:	e00b      	b.n	8009450 <HAL_RCC_OscConfig+0xd4>
 8009438:	4b61      	ldr	r3, [pc, #388]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a60      	ldr	r2, [pc, #384]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800943e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009442:	6013      	str	r3, [r2, #0]
 8009444:	4b5e      	ldr	r3, [pc, #376]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a5d      	ldr	r2, [pc, #372]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800944a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800944e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d013      	beq.n	8009480 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009458:	f7fa f88c 	bl	8003574 <HAL_GetTick>
 800945c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800945e:	e008      	b.n	8009472 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009460:	f7fa f888 	bl	8003574 <HAL_GetTick>
 8009464:	4602      	mov	r2, r0
 8009466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009468:	1ad3      	subs	r3, r2, r3
 800946a:	2b64      	cmp	r3, #100	; 0x64
 800946c:	d901      	bls.n	8009472 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800946e:	2303      	movs	r3, #3
 8009470:	e356      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009472:	4b53      	ldr	r3, [pc, #332]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800947a:	2b00      	cmp	r3, #0
 800947c:	d0f0      	beq.n	8009460 <HAL_RCC_OscConfig+0xe4>
 800947e:	e014      	b.n	80094aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009480:	f7fa f878 	bl	8003574 <HAL_GetTick>
 8009484:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009486:	e008      	b.n	800949a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009488:	f7fa f874 	bl	8003574 <HAL_GetTick>
 800948c:	4602      	mov	r2, r0
 800948e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	2b64      	cmp	r3, #100	; 0x64
 8009494:	d901      	bls.n	800949a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009496:	2303      	movs	r3, #3
 8009498:	e342      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800949a:	4b49      	ldr	r3, [pc, #292]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1f0      	bne.n	8009488 <HAL_RCC_OscConfig+0x10c>
 80094a6:	e000      	b.n	80094aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f003 0302 	and.w	r3, r3, #2
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f000 808c 	beq.w	80095d0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094b8:	4b41      	ldr	r3, [pc, #260]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80094c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80094c2:	4b3f      	ldr	r3, [pc, #252]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80094c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094c6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80094c8:	6a3b      	ldr	r3, [r7, #32]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d007      	beq.n	80094de <HAL_RCC_OscConfig+0x162>
 80094ce:	6a3b      	ldr	r3, [r7, #32]
 80094d0:	2b18      	cmp	r3, #24
 80094d2:	d137      	bne.n	8009544 <HAL_RCC_OscConfig+0x1c8>
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	f003 0303 	and.w	r3, r3, #3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d132      	bne.n	8009544 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80094de:	4b38      	ldr	r3, [pc, #224]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f003 0304 	and.w	r3, r3, #4
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <HAL_RCC_OscConfig+0x17a>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d101      	bne.n	80094f6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	e314      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80094f6:	4b32      	ldr	r3, [pc, #200]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f023 0219 	bic.w	r2, r3, #25
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	492f      	ldr	r1, [pc, #188]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009504:	4313      	orrs	r3, r2
 8009506:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009508:	f7fa f834 	bl	8003574 <HAL_GetTick>
 800950c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800950e:	e008      	b.n	8009522 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009510:	f7fa f830 	bl	8003574 <HAL_GetTick>
 8009514:	4602      	mov	r2, r0
 8009516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	2b02      	cmp	r3, #2
 800951c:	d901      	bls.n	8009522 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800951e:	2303      	movs	r3, #3
 8009520:	e2fe      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009522:	4b27      	ldr	r3, [pc, #156]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f003 0304 	and.w	r3, r3, #4
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0f0      	beq.n	8009510 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800952e:	4b24      	ldr	r3, [pc, #144]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	691b      	ldr	r3, [r3, #16]
 800953a:	061b      	lsls	r3, r3, #24
 800953c:	4920      	ldr	r1, [pc, #128]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800953e:	4313      	orrs	r3, r2
 8009540:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009542:	e045      	b.n	80095d0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d026      	beq.n	800959a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800954c:	4b1c      	ldr	r3, [pc, #112]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f023 0219 	bic.w	r2, r3, #25
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	4919      	ldr	r1, [pc, #100]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800955a:	4313      	orrs	r3, r2
 800955c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800955e:	f7fa f809 	bl	8003574 <HAL_GetTick>
 8009562:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009564:	e008      	b.n	8009578 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009566:	f7fa f805 	bl	8003574 <HAL_GetTick>
 800956a:	4602      	mov	r2, r0
 800956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	2b02      	cmp	r3, #2
 8009572:	d901      	bls.n	8009578 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009574:	2303      	movs	r3, #3
 8009576:	e2d3      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009578:	4b11      	ldr	r3, [pc, #68]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f003 0304 	and.w	r3, r3, #4
 8009580:	2b00      	cmp	r3, #0
 8009582:	d0f0      	beq.n	8009566 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009584:	4b0e      	ldr	r3, [pc, #56]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	691b      	ldr	r3, [r3, #16]
 8009590:	061b      	lsls	r3, r3, #24
 8009592:	490b      	ldr	r1, [pc, #44]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 8009594:	4313      	orrs	r3, r2
 8009596:	604b      	str	r3, [r1, #4]
 8009598:	e01a      	b.n	80095d0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800959a:	4b09      	ldr	r3, [pc, #36]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a08      	ldr	r2, [pc, #32]	; (80095c0 <HAL_RCC_OscConfig+0x244>)
 80095a0:	f023 0301 	bic.w	r3, r3, #1
 80095a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095a6:	f7f9 ffe5 	bl	8003574 <HAL_GetTick>
 80095aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80095ac:	e00a      	b.n	80095c4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095ae:	f7f9 ffe1 	bl	8003574 <HAL_GetTick>
 80095b2:	4602      	mov	r2, r0
 80095b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	2b02      	cmp	r3, #2
 80095ba:	d903      	bls.n	80095c4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80095bc:	2303      	movs	r3, #3
 80095be:	e2af      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
 80095c0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80095c4:	4b96      	ldr	r3, [pc, #600]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f003 0304 	and.w	r3, r3, #4
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d1ee      	bne.n	80095ae <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f003 0310 	and.w	r3, r3, #16
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d06a      	beq.n	80096b2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095dc:	4b90      	ldr	r3, [pc, #576]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80095e4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80095e6:	4b8e      	ldr	r3, [pc, #568]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80095e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ea:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	2b08      	cmp	r3, #8
 80095f0:	d007      	beq.n	8009602 <HAL_RCC_OscConfig+0x286>
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	2b18      	cmp	r3, #24
 80095f6:	d11b      	bne.n	8009630 <HAL_RCC_OscConfig+0x2b4>
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	f003 0303 	and.w	r3, r3, #3
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d116      	bne.n	8009630 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009602:	4b87      	ldr	r3, [pc, #540]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800960a:	2b00      	cmp	r3, #0
 800960c:	d005      	beq.n	800961a <HAL_RCC_OscConfig+0x29e>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	69db      	ldr	r3, [r3, #28]
 8009612:	2b80      	cmp	r3, #128	; 0x80
 8009614:	d001      	beq.n	800961a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e282      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800961a:	4b81      	ldr	r3, [pc, #516]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	061b      	lsls	r3, r3, #24
 8009628:	497d      	ldr	r1, [pc, #500]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800962a:	4313      	orrs	r3, r2
 800962c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800962e:	e040      	b.n	80096b2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	69db      	ldr	r3, [r3, #28]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d023      	beq.n	8009680 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009638:	4b79      	ldr	r3, [pc, #484]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a78      	ldr	r2, [pc, #480]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800963e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009644:	f7f9 ff96 	bl	8003574 <HAL_GetTick>
 8009648:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800964a:	e008      	b.n	800965e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800964c:	f7f9 ff92 	bl	8003574 <HAL_GetTick>
 8009650:	4602      	mov	r2, r0
 8009652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009654:	1ad3      	subs	r3, r2, r3
 8009656:	2b02      	cmp	r3, #2
 8009658:	d901      	bls.n	800965e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800965a:	2303      	movs	r3, #3
 800965c:	e260      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800965e:	4b70      	ldr	r3, [pc, #448]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009666:	2b00      	cmp	r3, #0
 8009668:	d0f0      	beq.n	800964c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800966a:	4b6d      	ldr	r3, [pc, #436]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800966c:	68db      	ldr	r3, [r3, #12]
 800966e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a1b      	ldr	r3, [r3, #32]
 8009676:	061b      	lsls	r3, r3, #24
 8009678:	4969      	ldr	r1, [pc, #420]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800967a:	4313      	orrs	r3, r2
 800967c:	60cb      	str	r3, [r1, #12]
 800967e:	e018      	b.n	80096b2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009680:	4b67      	ldr	r3, [pc, #412]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a66      	ldr	r2, [pc, #408]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009686:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800968a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800968c:	f7f9 ff72 	bl	8003574 <HAL_GetTick>
 8009690:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009692:	e008      	b.n	80096a6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009694:	f7f9 ff6e 	bl	8003574 <HAL_GetTick>
 8009698:	4602      	mov	r2, r0
 800969a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	2b02      	cmp	r3, #2
 80096a0:	d901      	bls.n	80096a6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80096a2:	2303      	movs	r3, #3
 80096a4:	e23c      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80096a6:	4b5e      	ldr	r3, [pc, #376]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1f0      	bne.n	8009694 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f003 0308 	and.w	r3, r3, #8
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d036      	beq.n	800972c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	695b      	ldr	r3, [r3, #20]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d019      	beq.n	80096fa <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096c6:	4b56      	ldr	r3, [pc, #344]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80096c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096ca:	4a55      	ldr	r2, [pc, #340]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80096cc:	f043 0301 	orr.w	r3, r3, #1
 80096d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096d2:	f7f9 ff4f 	bl	8003574 <HAL_GetTick>
 80096d6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80096d8:	e008      	b.n	80096ec <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096da:	f7f9 ff4b 	bl	8003574 <HAL_GetTick>
 80096de:	4602      	mov	r2, r0
 80096e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e2:	1ad3      	subs	r3, r2, r3
 80096e4:	2b02      	cmp	r3, #2
 80096e6:	d901      	bls.n	80096ec <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e219      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80096ec:	4b4c      	ldr	r3, [pc, #304]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80096ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096f0:	f003 0302 	and.w	r3, r3, #2
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d0f0      	beq.n	80096da <HAL_RCC_OscConfig+0x35e>
 80096f8:	e018      	b.n	800972c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096fa:	4b49      	ldr	r3, [pc, #292]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80096fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096fe:	4a48      	ldr	r2, [pc, #288]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009700:	f023 0301 	bic.w	r3, r3, #1
 8009704:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009706:	f7f9 ff35 	bl	8003574 <HAL_GetTick>
 800970a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800970c:	e008      	b.n	8009720 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800970e:	f7f9 ff31 	bl	8003574 <HAL_GetTick>
 8009712:	4602      	mov	r2, r0
 8009714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	2b02      	cmp	r3, #2
 800971a:	d901      	bls.n	8009720 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800971c:	2303      	movs	r3, #3
 800971e:	e1ff      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009720:	4b3f      	ldr	r3, [pc, #252]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009724:	f003 0302 	and.w	r3, r3, #2
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1f0      	bne.n	800970e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f003 0320 	and.w	r3, r3, #32
 8009734:	2b00      	cmp	r3, #0
 8009736:	d036      	beq.n	80097a6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d019      	beq.n	8009774 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009740:	4b37      	ldr	r3, [pc, #220]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a36      	ldr	r2, [pc, #216]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009746:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800974a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800974c:	f7f9 ff12 	bl	8003574 <HAL_GetTick>
 8009750:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009752:	e008      	b.n	8009766 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009754:	f7f9 ff0e 	bl	8003574 <HAL_GetTick>
 8009758:	4602      	mov	r2, r0
 800975a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	2b02      	cmp	r3, #2
 8009760:	d901      	bls.n	8009766 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009762:	2303      	movs	r3, #3
 8009764:	e1dc      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009766:	4b2e      	ldr	r3, [pc, #184]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0f0      	beq.n	8009754 <HAL_RCC_OscConfig+0x3d8>
 8009772:	e018      	b.n	80097a6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009774:	4b2a      	ldr	r3, [pc, #168]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a29      	ldr	r2, [pc, #164]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800977a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800977e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009780:	f7f9 fef8 	bl	8003574 <HAL_GetTick>
 8009784:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009786:	e008      	b.n	800979a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009788:	f7f9 fef4 	bl	8003574 <HAL_GetTick>
 800978c:	4602      	mov	r2, r0
 800978e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	2b02      	cmp	r3, #2
 8009794:	d901      	bls.n	800979a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009796:	2303      	movs	r3, #3
 8009798:	e1c2      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800979a:	4b21      	ldr	r3, [pc, #132]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1f0      	bne.n	8009788 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f003 0304 	and.w	r3, r3, #4
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	f000 8086 	beq.w	80098c0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80097b4:	4b1b      	ldr	r3, [pc, #108]	; (8009824 <HAL_RCC_OscConfig+0x4a8>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a1a      	ldr	r2, [pc, #104]	; (8009824 <HAL_RCC_OscConfig+0x4a8>)
 80097ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80097c0:	f7f9 fed8 	bl	8003574 <HAL_GetTick>
 80097c4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097c6:	e008      	b.n	80097da <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097c8:	f7f9 fed4 	bl	8003574 <HAL_GetTick>
 80097cc:	4602      	mov	r2, r0
 80097ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	2b64      	cmp	r3, #100	; 0x64
 80097d4:	d901      	bls.n	80097da <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e1a2      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097da:	4b12      	ldr	r3, [pc, #72]	; (8009824 <HAL_RCC_OscConfig+0x4a8>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d0f0      	beq.n	80097c8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d106      	bne.n	80097fc <HAL_RCC_OscConfig+0x480>
 80097ee:	4b0c      	ldr	r3, [pc, #48]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80097f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097f2:	4a0b      	ldr	r2, [pc, #44]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 80097f4:	f043 0301 	orr.w	r3, r3, #1
 80097f8:	6713      	str	r3, [r2, #112]	; 0x70
 80097fa:	e032      	b.n	8009862 <HAL_RCC_OscConfig+0x4e6>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d111      	bne.n	8009828 <HAL_RCC_OscConfig+0x4ac>
 8009804:	4b06      	ldr	r3, [pc, #24]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009808:	4a05      	ldr	r2, [pc, #20]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 800980a:	f023 0301 	bic.w	r3, r3, #1
 800980e:	6713      	str	r3, [r2, #112]	; 0x70
 8009810:	4b03      	ldr	r3, [pc, #12]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009814:	4a02      	ldr	r2, [pc, #8]	; (8009820 <HAL_RCC_OscConfig+0x4a4>)
 8009816:	f023 0304 	bic.w	r3, r3, #4
 800981a:	6713      	str	r3, [r2, #112]	; 0x70
 800981c:	e021      	b.n	8009862 <HAL_RCC_OscConfig+0x4e6>
 800981e:	bf00      	nop
 8009820:	58024400 	.word	0x58024400
 8009824:	58024800 	.word	0x58024800
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	689b      	ldr	r3, [r3, #8]
 800982c:	2b05      	cmp	r3, #5
 800982e:	d10c      	bne.n	800984a <HAL_RCC_OscConfig+0x4ce>
 8009830:	4b83      	ldr	r3, [pc, #524]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009834:	4a82      	ldr	r2, [pc, #520]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009836:	f043 0304 	orr.w	r3, r3, #4
 800983a:	6713      	str	r3, [r2, #112]	; 0x70
 800983c:	4b80      	ldr	r3, [pc, #512]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800983e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009840:	4a7f      	ldr	r2, [pc, #508]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009842:	f043 0301 	orr.w	r3, r3, #1
 8009846:	6713      	str	r3, [r2, #112]	; 0x70
 8009848:	e00b      	b.n	8009862 <HAL_RCC_OscConfig+0x4e6>
 800984a:	4b7d      	ldr	r3, [pc, #500]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800984c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800984e:	4a7c      	ldr	r2, [pc, #496]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009850:	f023 0301 	bic.w	r3, r3, #1
 8009854:	6713      	str	r3, [r2, #112]	; 0x70
 8009856:	4b7a      	ldr	r3, [pc, #488]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800985a:	4a79      	ldr	r2, [pc, #484]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800985c:	f023 0304 	bic.w	r3, r3, #4
 8009860:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	689b      	ldr	r3, [r3, #8]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d015      	beq.n	8009896 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800986a:	f7f9 fe83 	bl	8003574 <HAL_GetTick>
 800986e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009870:	e00a      	b.n	8009888 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009872:	f7f9 fe7f 	bl	8003574 <HAL_GetTick>
 8009876:	4602      	mov	r2, r0
 8009878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009880:	4293      	cmp	r3, r2
 8009882:	d901      	bls.n	8009888 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e14b      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009888:	4b6d      	ldr	r3, [pc, #436]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800988a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800988c:	f003 0302 	and.w	r3, r3, #2
 8009890:	2b00      	cmp	r3, #0
 8009892:	d0ee      	beq.n	8009872 <HAL_RCC_OscConfig+0x4f6>
 8009894:	e014      	b.n	80098c0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009896:	f7f9 fe6d 	bl	8003574 <HAL_GetTick>
 800989a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800989c:	e00a      	b.n	80098b4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800989e:	f7f9 fe69 	bl	8003574 <HAL_GetTick>
 80098a2:	4602      	mov	r2, r0
 80098a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a6:	1ad3      	subs	r3, r2, r3
 80098a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d901      	bls.n	80098b4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80098b0:	2303      	movs	r3, #3
 80098b2:	e135      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80098b4:	4b62      	ldr	r3, [pc, #392]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80098b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098b8:	f003 0302 	and.w	r3, r3, #2
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1ee      	bne.n	800989e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f000 812a 	beq.w	8009b1e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80098ca:	4b5d      	ldr	r3, [pc, #372]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80098cc:	691b      	ldr	r3, [r3, #16]
 80098ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80098d2:	2b18      	cmp	r3, #24
 80098d4:	f000 80ba 	beq.w	8009a4c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098dc:	2b02      	cmp	r3, #2
 80098de:	f040 8095 	bne.w	8009a0c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098e2:	4b57      	ldr	r3, [pc, #348]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a56      	ldr	r2, [pc, #344]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80098e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80098ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ee:	f7f9 fe41 	bl	8003574 <HAL_GetTick>
 80098f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80098f4:	e008      	b.n	8009908 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098f6:	f7f9 fe3d 	bl	8003574 <HAL_GetTick>
 80098fa:	4602      	mov	r2, r0
 80098fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098fe:	1ad3      	subs	r3, r2, r3
 8009900:	2b02      	cmp	r3, #2
 8009902:	d901      	bls.n	8009908 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009904:	2303      	movs	r3, #3
 8009906:	e10b      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009908:	4b4d      	ldr	r3, [pc, #308]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009910:	2b00      	cmp	r3, #0
 8009912:	d1f0      	bne.n	80098f6 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009914:	4b4a      	ldr	r3, [pc, #296]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009916:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009918:	4b4a      	ldr	r3, [pc, #296]	; (8009a44 <HAL_RCC_OscConfig+0x6c8>)
 800991a:	4013      	ands	r3, r2
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009924:	0112      	lsls	r2, r2, #4
 8009926:	430a      	orrs	r2, r1
 8009928:	4945      	ldr	r1, [pc, #276]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800992a:	4313      	orrs	r3, r2
 800992c:	628b      	str	r3, [r1, #40]	; 0x28
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009932:	3b01      	subs	r3, #1
 8009934:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800993c:	3b01      	subs	r3, #1
 800993e:	025b      	lsls	r3, r3, #9
 8009940:	b29b      	uxth	r3, r3
 8009942:	431a      	orrs	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009948:	3b01      	subs	r3, #1
 800994a:	041b      	lsls	r3, r3, #16
 800994c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009950:	431a      	orrs	r2, r3
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009956:	3b01      	subs	r3, #1
 8009958:	061b      	lsls	r3, r3, #24
 800995a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800995e:	4938      	ldr	r1, [pc, #224]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009960:	4313      	orrs	r3, r2
 8009962:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009964:	4b36      	ldr	r3, [pc, #216]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009968:	4a35      	ldr	r2, [pc, #212]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 800996a:	f023 0301 	bic.w	r3, r3, #1
 800996e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009970:	4b33      	ldr	r3, [pc, #204]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009974:	4b34      	ldr	r3, [pc, #208]	; (8009a48 <HAL_RCC_OscConfig+0x6cc>)
 8009976:	4013      	ands	r3, r2
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800997c:	00d2      	lsls	r2, r2, #3
 800997e:	4930      	ldr	r1, [pc, #192]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009980:	4313      	orrs	r3, r2
 8009982:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009984:	4b2e      	ldr	r3, [pc, #184]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009988:	f023 020c 	bic.w	r2, r3, #12
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009990:	492b      	ldr	r1, [pc, #172]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009992:	4313      	orrs	r3, r2
 8009994:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009996:	4b2a      	ldr	r3, [pc, #168]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800999a:	f023 0202 	bic.w	r2, r3, #2
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099a2:	4927      	ldr	r1, [pc, #156]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099a4:	4313      	orrs	r3, r2
 80099a6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80099a8:	4b25      	ldr	r3, [pc, #148]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ac:	4a24      	ldr	r2, [pc, #144]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099b4:	4b22      	ldr	r3, [pc, #136]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b8:	4a21      	ldr	r2, [pc, #132]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80099c0:	4b1f      	ldr	r3, [pc, #124]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099c4:	4a1e      	ldr	r2, [pc, #120]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80099cc:	4b1c      	ldr	r3, [pc, #112]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d0:	4a1b      	ldr	r2, [pc, #108]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099d2:	f043 0301 	orr.w	r3, r3, #1
 80099d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099d8:	4b19      	ldr	r3, [pc, #100]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a18      	ldr	r2, [pc, #96]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 80099de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80099e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099e4:	f7f9 fdc6 	bl	8003574 <HAL_GetTick>
 80099e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80099ea:	e008      	b.n	80099fe <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099ec:	f7f9 fdc2 	bl	8003574 <HAL_GetTick>
 80099f0:	4602      	mov	r2, r0
 80099f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f4:	1ad3      	subs	r3, r2, r3
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	d901      	bls.n	80099fe <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80099fa:	2303      	movs	r3, #3
 80099fc:	e090      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80099fe:	4b10      	ldr	r3, [pc, #64]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d0f0      	beq.n	80099ec <HAL_RCC_OscConfig+0x670>
 8009a0a:	e088      	b.n	8009b1e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a0c:	4b0c      	ldr	r3, [pc, #48]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a0b      	ldr	r2, [pc, #44]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009a12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a18:	f7f9 fdac 	bl	8003574 <HAL_GetTick>
 8009a1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a1e:	e008      	b.n	8009a32 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a20:	f7f9 fda8 	bl	8003574 <HAL_GetTick>
 8009a24:	4602      	mov	r2, r0
 8009a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a28:	1ad3      	subs	r3, r2, r3
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d901      	bls.n	8009a32 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	e076      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a32:	4b03      	ldr	r3, [pc, #12]	; (8009a40 <HAL_RCC_OscConfig+0x6c4>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1f0      	bne.n	8009a20 <HAL_RCC_OscConfig+0x6a4>
 8009a3e:	e06e      	b.n	8009b1e <HAL_RCC_OscConfig+0x7a2>
 8009a40:	58024400 	.word	0x58024400
 8009a44:	fffffc0c 	.word	0xfffffc0c
 8009a48:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009a4c:	4b36      	ldr	r3, [pc, #216]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a50:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009a52:	4b35      	ldr	r3, [pc, #212]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a56:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d031      	beq.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	f003 0203 	and.w	r2, r3, #3
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d12a      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	091b      	lsrs	r3, r3, #4
 8009a72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d122      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d11a      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	0a5b      	lsrs	r3, r3, #9
 8009a92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a9a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d111      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	0c1b      	lsrs	r3, r3, #16
 8009aa4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d108      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	0e1b      	lsrs	r3, r3, #24
 8009ab6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009abe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d001      	beq.n	8009ac8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	e02b      	b.n	8009b20 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009ac8:	4b17      	ldr	r3, [pc, #92]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009acc:	08db      	lsrs	r3, r3, #3
 8009ace:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ad2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d01f      	beq.n	8009b1e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009ade:	4b12      	ldr	r3, [pc, #72]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ae2:	4a11      	ldr	r2, [pc, #68]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009ae4:	f023 0301 	bic.w	r3, r3, #1
 8009ae8:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009aea:	f7f9 fd43 	bl	8003574 <HAL_GetTick>
 8009aee:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009af0:	bf00      	nop
 8009af2:	f7f9 fd3f 	bl	8003574 <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d0f9      	beq.n	8009af2 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009afe:	4b0a      	ldr	r3, [pc, #40]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b02:	4b0a      	ldr	r3, [pc, #40]	; (8009b2c <HAL_RCC_OscConfig+0x7b0>)
 8009b04:	4013      	ands	r3, r2
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009b0a:	00d2      	lsls	r2, r2, #3
 8009b0c:	4906      	ldr	r1, [pc, #24]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009b12:	4b05      	ldr	r3, [pc, #20]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b16:	4a04      	ldr	r2, [pc, #16]	; (8009b28 <HAL_RCC_OscConfig+0x7ac>)
 8009b18:	f043 0301 	orr.w	r3, r3, #1
 8009b1c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3730      	adds	r7, #48	; 0x30
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	58024400 	.word	0x58024400
 8009b2c:	ffff0007 	.word	0xffff0007

08009b30 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b086      	sub	sp, #24
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d101      	bne.n	8009b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b40:	2301      	movs	r3, #1
 8009b42:	e19c      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b44:	4b8a      	ldr	r3, [pc, #552]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f003 030f 	and.w	r3, r3, #15
 8009b4c:	683a      	ldr	r2, [r7, #0]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d910      	bls.n	8009b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b52:	4b87      	ldr	r3, [pc, #540]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f023 020f 	bic.w	r2, r3, #15
 8009b5a:	4985      	ldr	r1, [pc, #532]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b62:	4b83      	ldr	r3, [pc, #524]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 030f 	and.w	r3, r3, #15
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d001      	beq.n	8009b74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	e184      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f003 0304 	and.w	r3, r3, #4
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d010      	beq.n	8009ba2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	691a      	ldr	r2, [r3, #16]
 8009b84:	4b7b      	ldr	r3, [pc, #492]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d908      	bls.n	8009ba2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009b90:	4b78      	ldr	r3, [pc, #480]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009b92:	699b      	ldr	r3, [r3, #24]
 8009b94:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	4975      	ldr	r1, [pc, #468]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0308 	and.w	r3, r3, #8
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d010      	beq.n	8009bd0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	695a      	ldr	r2, [r3, #20]
 8009bb2:	4b70      	ldr	r3, [pc, #448]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009bb4:	69db      	ldr	r3, [r3, #28]
 8009bb6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d908      	bls.n	8009bd0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009bbe:	4b6d      	ldr	r3, [pc, #436]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009bc0:	69db      	ldr	r3, [r3, #28]
 8009bc2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	695b      	ldr	r3, [r3, #20]
 8009bca:	496a      	ldr	r1, [pc, #424]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0310 	and.w	r3, r3, #16
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d010      	beq.n	8009bfe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	699a      	ldr	r2, [r3, #24]
 8009be0:	4b64      	ldr	r3, [pc, #400]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009be2:	69db      	ldr	r3, [r3, #28]
 8009be4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d908      	bls.n	8009bfe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009bec:	4b61      	ldr	r3, [pc, #388]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009bee:	69db      	ldr	r3, [r3, #28]
 8009bf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	495e      	ldr	r1, [pc, #376]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f003 0320 	and.w	r3, r3, #32
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d010      	beq.n	8009c2c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	69da      	ldr	r2, [r3, #28]
 8009c0e:	4b59      	ldr	r3, [pc, #356]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c10:	6a1b      	ldr	r3, [r3, #32]
 8009c12:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d908      	bls.n	8009c2c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009c1a:	4b56      	ldr	r3, [pc, #344]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	69db      	ldr	r3, [r3, #28]
 8009c26:	4953      	ldr	r1, [pc, #332]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f003 0302 	and.w	r3, r3, #2
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d010      	beq.n	8009c5a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	68da      	ldr	r2, [r3, #12]
 8009c3c:	4b4d      	ldr	r3, [pc, #308]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c3e:	699b      	ldr	r3, [r3, #24]
 8009c40:	f003 030f 	and.w	r3, r3, #15
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d908      	bls.n	8009c5a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c48:	4b4a      	ldr	r3, [pc, #296]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c4a:	699b      	ldr	r3, [r3, #24]
 8009c4c:	f023 020f 	bic.w	r2, r3, #15
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	68db      	ldr	r3, [r3, #12]
 8009c54:	4947      	ldr	r1, [pc, #284]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f003 0301 	and.w	r3, r3, #1
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d055      	beq.n	8009d12 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009c66:	4b43      	ldr	r3, [pc, #268]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c68:	699b      	ldr	r3, [r3, #24]
 8009c6a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	4940      	ldr	r1, [pc, #256]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c74:	4313      	orrs	r3, r2
 8009c76:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d107      	bne.n	8009c90 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009c80:	4b3c      	ldr	r3, [pc, #240]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d121      	bne.n	8009cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e0f6      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	2b03      	cmp	r3, #3
 8009c96:	d107      	bne.n	8009ca8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009c98:	4b36      	ldr	r3, [pc, #216]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d115      	bne.n	8009cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e0ea      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d107      	bne.n	8009cc0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009cb0:	4b30      	ldr	r3, [pc, #192]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d109      	bne.n	8009cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e0de      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009cc0:	4b2c      	ldr	r3, [pc, #176]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f003 0304 	and.w	r3, r3, #4
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d101      	bne.n	8009cd0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e0d6      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009cd0:	4b28      	ldr	r3, [pc, #160]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009cd2:	691b      	ldr	r3, [r3, #16]
 8009cd4:	f023 0207 	bic.w	r2, r3, #7
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	4925      	ldr	r1, [pc, #148]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ce2:	f7f9 fc47 	bl	8003574 <HAL_GetTick>
 8009ce6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ce8:	e00a      	b.n	8009d00 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cea:	f7f9 fc43 	bl	8003574 <HAL_GetTick>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	1ad3      	subs	r3, r2, r3
 8009cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d901      	bls.n	8009d00 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	e0be      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d00:	4b1c      	ldr	r3, [pc, #112]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009d02:	691b      	ldr	r3, [r3, #16]
 8009d04:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	00db      	lsls	r3, r3, #3
 8009d0e:	429a      	cmp	r2, r3
 8009d10:	d1eb      	bne.n	8009cea <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f003 0302 	and.w	r3, r3, #2
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d010      	beq.n	8009d40 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	68da      	ldr	r2, [r3, #12]
 8009d22:	4b14      	ldr	r3, [pc, #80]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	f003 030f 	and.w	r3, r3, #15
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d208      	bcs.n	8009d40 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d2e:	4b11      	ldr	r3, [pc, #68]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009d30:	699b      	ldr	r3, [r3, #24]
 8009d32:	f023 020f 	bic.w	r2, r3, #15
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	490e      	ldr	r1, [pc, #56]	; (8009d74 <HAL_RCC_ClockConfig+0x244>)
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009d40:	4b0b      	ldr	r3, [pc, #44]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 030f 	and.w	r3, r3, #15
 8009d48:	683a      	ldr	r2, [r7, #0]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d214      	bcs.n	8009d78 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d4e:	4b08      	ldr	r3, [pc, #32]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f023 020f 	bic.w	r2, r3, #15
 8009d56:	4906      	ldr	r1, [pc, #24]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d5e:	4b04      	ldr	r3, [pc, #16]	; (8009d70 <HAL_RCC_ClockConfig+0x240>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f003 030f 	and.w	r3, r3, #15
 8009d66:	683a      	ldr	r2, [r7, #0]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d005      	beq.n	8009d78 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	e086      	b.n	8009e7e <HAL_RCC_ClockConfig+0x34e>
 8009d70:	52002000 	.word	0x52002000
 8009d74:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f003 0304 	and.w	r3, r3, #4
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d010      	beq.n	8009da6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	691a      	ldr	r2, [r3, #16]
 8009d88:	4b3f      	ldr	r3, [pc, #252]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009d8a:	699b      	ldr	r3, [r3, #24]
 8009d8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d208      	bcs.n	8009da6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009d94:	4b3c      	ldr	r3, [pc, #240]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009d96:	699b      	ldr	r3, [r3, #24]
 8009d98:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	4939      	ldr	r1, [pc, #228]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009da2:	4313      	orrs	r3, r2
 8009da4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f003 0308 	and.w	r3, r3, #8
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d010      	beq.n	8009dd4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	695a      	ldr	r2, [r3, #20]
 8009db6:	4b34      	ldr	r3, [pc, #208]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009db8:	69db      	ldr	r3, [r3, #28]
 8009dba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d208      	bcs.n	8009dd4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009dc2:	4b31      	ldr	r3, [pc, #196]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009dc4:	69db      	ldr	r3, [r3, #28]
 8009dc6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	695b      	ldr	r3, [r3, #20]
 8009dce:	492e      	ldr	r1, [pc, #184]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 0310 	and.w	r3, r3, #16
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d010      	beq.n	8009e02 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	699a      	ldr	r2, [r3, #24]
 8009de4:	4b28      	ldr	r3, [pc, #160]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009de6:	69db      	ldr	r3, [r3, #28]
 8009de8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d208      	bcs.n	8009e02 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009df0:	4b25      	ldr	r3, [pc, #148]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009df2:	69db      	ldr	r3, [r3, #28]
 8009df4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	699b      	ldr	r3, [r3, #24]
 8009dfc:	4922      	ldr	r1, [pc, #136]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f003 0320 	and.w	r3, r3, #32
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d010      	beq.n	8009e30 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	69da      	ldr	r2, [r3, #28]
 8009e12:	4b1d      	ldr	r3, [pc, #116]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009e14:	6a1b      	ldr	r3, [r3, #32]
 8009e16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d208      	bcs.n	8009e30 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009e1e:	4b1a      	ldr	r3, [pc, #104]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009e20:	6a1b      	ldr	r3, [r3, #32]
 8009e22:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	69db      	ldr	r3, [r3, #28]
 8009e2a:	4917      	ldr	r1, [pc, #92]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009e2c:	4313      	orrs	r3, r2
 8009e2e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009e30:	f000 f89e 	bl	8009f70 <HAL_RCC_GetSysClockFreq>
 8009e34:	4602      	mov	r2, r0
 8009e36:	4b14      	ldr	r3, [pc, #80]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	0a1b      	lsrs	r3, r3, #8
 8009e3c:	f003 030f 	and.w	r3, r3, #15
 8009e40:	4912      	ldr	r1, [pc, #72]	; (8009e8c <HAL_RCC_ClockConfig+0x35c>)
 8009e42:	5ccb      	ldrb	r3, [r1, r3]
 8009e44:	f003 031f 	and.w	r3, r3, #31
 8009e48:	fa22 f303 	lsr.w	r3, r2, r3
 8009e4c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009e4e:	4b0e      	ldr	r3, [pc, #56]	; (8009e88 <HAL_RCC_ClockConfig+0x358>)
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	f003 030f 	and.w	r3, r3, #15
 8009e56:	4a0d      	ldr	r2, [pc, #52]	; (8009e8c <HAL_RCC_ClockConfig+0x35c>)
 8009e58:	5cd3      	ldrb	r3, [r2, r3]
 8009e5a:	f003 031f 	and.w	r3, r3, #31
 8009e5e:	693a      	ldr	r2, [r7, #16]
 8009e60:	fa22 f303 	lsr.w	r3, r2, r3
 8009e64:	4a0a      	ldr	r2, [pc, #40]	; (8009e90 <HAL_RCC_ClockConfig+0x360>)
 8009e66:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009e68:	4a0a      	ldr	r2, [pc, #40]	; (8009e94 <HAL_RCC_ClockConfig+0x364>)
 8009e6a:	693b      	ldr	r3, [r7, #16]
 8009e6c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009e6e:	4b0a      	ldr	r3, [pc, #40]	; (8009e98 <HAL_RCC_ClockConfig+0x368>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7f9 fb34 	bl	80034e0 <HAL_InitTick>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3718      	adds	r7, #24
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	58024400 	.word	0x58024400
 8009e8c:	0801dc74 	.word	0x0801dc74
 8009e90:	24000004 	.word	0x24000004
 8009e94:	24000000 	.word	0x24000000
 8009e98:	24000008 	.word	0x24000008

08009e9c <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b08c      	sub	sp, #48	; 0x30
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	60f8      	str	r0, [r7, #12]
 8009ea4:	60b9      	str	r1, [r7, #8]
 8009ea6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d12a      	bne.n	8009f04 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8009eae:	4b2d      	ldr	r3, [pc, #180]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009eb4:	4a2b      	ldr	r2, [pc, #172]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009eb6:	f043 0301 	orr.w	r3, r3, #1
 8009eba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009ebe:	4b29      	ldr	r3, [pc, #164]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009ec4:	f003 0301 	and.w	r3, r3, #1
 8009ec8:	61bb      	str	r3, [r7, #24]
 8009eca:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8009ecc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ed2:	2302      	movs	r3, #2
 8009ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8009ee2:	f107 031c 	add.w	r3, r7, #28
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	481f      	ldr	r0, [pc, #124]	; (8009f68 <HAL_RCC_MCOConfig+0xcc>)
 8009eea:	f7fd fc41 	bl	8007770 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8009eee:	4b1d      	ldr	r3, [pc, #116]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8009ef6:	68b9      	ldr	r1, [r7, #8]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	430b      	orrs	r3, r1
 8009efc:	4919      	ldr	r1, [pc, #100]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009efe:	4313      	orrs	r3, r2
 8009f00:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8009f02:	e02a      	b.n	8009f5a <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8009f04:	4b17      	ldr	r3, [pc, #92]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009f0a:	4a16      	ldr	r2, [pc, #88]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009f0c:	f043 0304 	orr.w	r3, r3, #4
 8009f10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009f14:	4b13      	ldr	r3, [pc, #76]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009f1a:	f003 0304 	and.w	r3, r3, #4
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8009f22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f28:	2302      	movs	r3, #2
 8009f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f30:	2300      	movs	r3, #0
 8009f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8009f34:	2300      	movs	r3, #0
 8009f36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8009f38:	f107 031c 	add.w	r3, r7, #28
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	480b      	ldr	r0, [pc, #44]	; (8009f6c <HAL_RCC_MCOConfig+0xd0>)
 8009f40:	f7fd fc16 	bl	8007770 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8009f44:	4b07      	ldr	r3, [pc, #28]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009f46:	691b      	ldr	r3, [r3, #16]
 8009f48:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	01d9      	lsls	r1, r3, #7
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	430b      	orrs	r3, r1
 8009f54:	4903      	ldr	r1, [pc, #12]	; (8009f64 <HAL_RCC_MCOConfig+0xc8>)
 8009f56:	4313      	orrs	r3, r2
 8009f58:	610b      	str	r3, [r1, #16]
}
 8009f5a:	bf00      	nop
 8009f5c:	3730      	adds	r7, #48	; 0x30
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	58024400 	.word	0x58024400
 8009f68:	58020000 	.word	0x58020000
 8009f6c:	58020800 	.word	0x58020800

08009f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b089      	sub	sp, #36	; 0x24
 8009f74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f76:	4bb3      	ldr	r3, [pc, #716]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f78:	691b      	ldr	r3, [r3, #16]
 8009f7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f7e:	2b18      	cmp	r3, #24
 8009f80:	f200 8155 	bhi.w	800a22e <HAL_RCC_GetSysClockFreq+0x2be>
 8009f84:	a201      	add	r2, pc, #4	; (adr r2, 8009f8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8009f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f8a:	bf00      	nop
 8009f8c:	08009ff1 	.word	0x08009ff1
 8009f90:	0800a22f 	.word	0x0800a22f
 8009f94:	0800a22f 	.word	0x0800a22f
 8009f98:	0800a22f 	.word	0x0800a22f
 8009f9c:	0800a22f 	.word	0x0800a22f
 8009fa0:	0800a22f 	.word	0x0800a22f
 8009fa4:	0800a22f 	.word	0x0800a22f
 8009fa8:	0800a22f 	.word	0x0800a22f
 8009fac:	0800a017 	.word	0x0800a017
 8009fb0:	0800a22f 	.word	0x0800a22f
 8009fb4:	0800a22f 	.word	0x0800a22f
 8009fb8:	0800a22f 	.word	0x0800a22f
 8009fbc:	0800a22f 	.word	0x0800a22f
 8009fc0:	0800a22f 	.word	0x0800a22f
 8009fc4:	0800a22f 	.word	0x0800a22f
 8009fc8:	0800a22f 	.word	0x0800a22f
 8009fcc:	0800a01d 	.word	0x0800a01d
 8009fd0:	0800a22f 	.word	0x0800a22f
 8009fd4:	0800a22f 	.word	0x0800a22f
 8009fd8:	0800a22f 	.word	0x0800a22f
 8009fdc:	0800a22f 	.word	0x0800a22f
 8009fe0:	0800a22f 	.word	0x0800a22f
 8009fe4:	0800a22f 	.word	0x0800a22f
 8009fe8:	0800a22f 	.word	0x0800a22f
 8009fec:	0800a023 	.word	0x0800a023
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ff0:	4b94      	ldr	r3, [pc, #592]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 0320 	and.w	r3, r3, #32
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d009      	beq.n	800a010 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ffc:	4b91      	ldr	r3, [pc, #580]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	08db      	lsrs	r3, r3, #3
 800a002:	f003 0303 	and.w	r3, r3, #3
 800a006:	4a90      	ldr	r2, [pc, #576]	; (800a248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a008:	fa22 f303 	lsr.w	r3, r2, r3
 800a00c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a00e:	e111      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a010:	4b8d      	ldr	r3, [pc, #564]	; (800a248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a012:	61bb      	str	r3, [r7, #24]
      break;
 800a014:	e10e      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a016:	4b8d      	ldr	r3, [pc, #564]	; (800a24c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a018:	61bb      	str	r3, [r7, #24]
      break;
 800a01a:	e10b      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a01c:	4b8c      	ldr	r3, [pc, #560]	; (800a250 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a01e:	61bb      	str	r3, [r7, #24]
      break;
 800a020:	e108      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a022:	4b88      	ldr	r3, [pc, #544]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a026:	f003 0303 	and.w	r3, r3, #3
 800a02a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a02c:	4b85      	ldr	r3, [pc, #532]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a02e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a030:	091b      	lsrs	r3, r3, #4
 800a032:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a036:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a038:	4b82      	ldr	r3, [pc, #520]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03c:	f003 0301 	and.w	r3, r3, #1
 800a040:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a042:	4b80      	ldr	r3, [pc, #512]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a046:	08db      	lsrs	r3, r3, #3
 800a048:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	fb02 f303 	mul.w	r3, r2, r3
 800a052:	ee07 3a90 	vmov	s15, r3
 800a056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a05a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 80e1 	beq.w	800a228 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	2b02      	cmp	r3, #2
 800a06a:	f000 8083 	beq.w	800a174 <HAL_RCC_GetSysClockFreq+0x204>
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	2b02      	cmp	r3, #2
 800a072:	f200 80a1 	bhi.w	800a1b8 <HAL_RCC_GetSysClockFreq+0x248>
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d003      	beq.n	800a084 <HAL_RCC_GetSysClockFreq+0x114>
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d056      	beq.n	800a130 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a082:	e099      	b.n	800a1b8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a084:	4b6f      	ldr	r3, [pc, #444]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f003 0320 	and.w	r3, r3, #32
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d02d      	beq.n	800a0ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a090:	4b6c      	ldr	r3, [pc, #432]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	08db      	lsrs	r3, r3, #3
 800a096:	f003 0303 	and.w	r3, r3, #3
 800a09a:	4a6b      	ldr	r2, [pc, #428]	; (800a248 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a09c:	fa22 f303 	lsr.w	r3, r2, r3
 800a0a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	ee07 3a90 	vmov	s15, r3
 800a0a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	ee07 3a90 	vmov	s15, r3
 800a0b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0ba:	4b62      	ldr	r3, [pc, #392]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c2:	ee07 3a90 	vmov	s15, r3
 800a0c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0ce:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a0d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a0de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a0ea:	e087      	b.n	800a1fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	ee07 3a90 	vmov	s15, r3
 800a0f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f6:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a258 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a0fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0fe:	4b51      	ldr	r3, [pc, #324]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a106:	ee07 3a90 	vmov	s15, r3
 800a10a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a10e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a112:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a11a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a11e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a12a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a12e:	e065      	b.n	800a1fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	ee07 3a90 	vmov	s15, r3
 800a136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a13a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a25c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a13e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a142:	4b40      	ldr	r3, [pc, #256]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a14a:	ee07 3a90 	vmov	s15, r3
 800a14e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a152:	ed97 6a02 	vldr	s12, [r7, #8]
 800a156:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a15a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a15e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a16a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a16e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a172:	e043      	b.n	800a1fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	ee07 3a90 	vmov	s15, r3
 800a17a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a17e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a260 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a186:	4b2f      	ldr	r3, [pc, #188]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a18a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a18e:	ee07 3a90 	vmov	s15, r3
 800a192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a196:	ed97 6a02 	vldr	s12, [r7, #8]
 800a19a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a19e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a1b6:	e021      	b.n	800a1fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	ee07 3a90 	vmov	s15, r3
 800a1be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1c2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a25c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a1c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1ca:	4b1e      	ldr	r3, [pc, #120]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a1cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1d2:	ee07 3a90 	vmov	s15, r3
 800a1d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1da:	ed97 6a02 	vldr	s12, [r7, #8]
 800a1de:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a254 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a1e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a1ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a1fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a1fc:	4b11      	ldr	r3, [pc, #68]	; (800a244 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a200:	0a5b      	lsrs	r3, r3, #9
 800a202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a206:	3301      	adds	r3, #1
 800a208:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	ee07 3a90 	vmov	s15, r3
 800a210:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a214:	edd7 6a07 	vldr	s13, [r7, #28]
 800a218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a21c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a220:	ee17 3a90 	vmov	r3, s15
 800a224:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a226:	e005      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a228:	2300      	movs	r3, #0
 800a22a:	61bb      	str	r3, [r7, #24]
      break;
 800a22c:	e002      	b.n	800a234 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a22e:	4b07      	ldr	r3, [pc, #28]	; (800a24c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a230:	61bb      	str	r3, [r7, #24]
      break;
 800a232:	bf00      	nop
  }

  return sysclockfreq;
 800a234:	69bb      	ldr	r3, [r7, #24]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3724      	adds	r7, #36	; 0x24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a240:	4770      	bx	lr
 800a242:	bf00      	nop
 800a244:	58024400 	.word	0x58024400
 800a248:	03d09000 	.word	0x03d09000
 800a24c:	003d0900 	.word	0x003d0900
 800a250:	02faf080 	.word	0x02faf080
 800a254:	46000000 	.word	0x46000000
 800a258:	4c742400 	.word	0x4c742400
 800a25c:	4a742400 	.word	0x4a742400
 800a260:	4c3ebc20 	.word	0x4c3ebc20

0800a264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a26a:	f7ff fe81 	bl	8009f70 <HAL_RCC_GetSysClockFreq>
 800a26e:	4602      	mov	r2, r0
 800a270:	4b10      	ldr	r3, [pc, #64]	; (800a2b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	0a1b      	lsrs	r3, r3, #8
 800a276:	f003 030f 	and.w	r3, r3, #15
 800a27a:	490f      	ldr	r1, [pc, #60]	; (800a2b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a27c:	5ccb      	ldrb	r3, [r1, r3]
 800a27e:	f003 031f 	and.w	r3, r3, #31
 800a282:	fa22 f303 	lsr.w	r3, r2, r3
 800a286:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a288:	4b0a      	ldr	r3, [pc, #40]	; (800a2b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a28a:	699b      	ldr	r3, [r3, #24]
 800a28c:	f003 030f 	and.w	r3, r3, #15
 800a290:	4a09      	ldr	r2, [pc, #36]	; (800a2b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a292:	5cd3      	ldrb	r3, [r2, r3]
 800a294:	f003 031f 	and.w	r3, r3, #31
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	fa22 f303 	lsr.w	r3, r2, r3
 800a29e:	4a07      	ldr	r2, [pc, #28]	; (800a2bc <HAL_RCC_GetHCLKFreq+0x58>)
 800a2a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a2a2:	4a07      	ldr	r2, [pc, #28]	; (800a2c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a2a8:	4b04      	ldr	r3, [pc, #16]	; (800a2bc <HAL_RCC_GetHCLKFreq+0x58>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3708      	adds	r7, #8
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}
 800a2b4:	58024400 	.word	0x58024400
 800a2b8:	0801dc74 	.word	0x0801dc74
 800a2bc:	24000004 	.word	0x24000004
 800a2c0:	24000000 	.word	0x24000000

0800a2c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a2c8:	f7ff ffcc 	bl	800a264 <HAL_RCC_GetHCLKFreq>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	4b06      	ldr	r3, [pc, #24]	; (800a2e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a2d0:	69db      	ldr	r3, [r3, #28]
 800a2d2:	091b      	lsrs	r3, r3, #4
 800a2d4:	f003 0307 	and.w	r3, r3, #7
 800a2d8:	4904      	ldr	r1, [pc, #16]	; (800a2ec <HAL_RCC_GetPCLK1Freq+0x28>)
 800a2da:	5ccb      	ldrb	r3, [r1, r3]
 800a2dc:	f003 031f 	and.w	r3, r3, #31
 800a2e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	58024400 	.word	0x58024400
 800a2ec:	0801dc74 	.word	0x0801dc74

0800a2f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a2f4:	f7ff ffb6 	bl	800a264 <HAL_RCC_GetHCLKFreq>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	4b06      	ldr	r3, [pc, #24]	; (800a314 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a2fc:	69db      	ldr	r3, [r3, #28]
 800a2fe:	0a1b      	lsrs	r3, r3, #8
 800a300:	f003 0307 	and.w	r3, r3, #7
 800a304:	4904      	ldr	r1, [pc, #16]	; (800a318 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a306:	5ccb      	ldrb	r3, [r1, r3]
 800a308:	f003 031f 	and.w	r3, r3, #31
 800a30c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a310:	4618      	mov	r0, r3
 800a312:	bd80      	pop	{r7, pc}
 800a314:	58024400 	.word	0x58024400
 800a318:	0801dc74 	.word	0x0801dc74

0800a31c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a31c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a320:	b0c6      	sub	sp, #280	; 0x118
 800a322:	af00      	add	r7, sp, #0
 800a324:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a328:	2300      	movs	r3, #0
 800a32a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a32e:	2300      	movs	r3, #0
 800a330:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a334:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a340:	2500      	movs	r5, #0
 800a342:	ea54 0305 	orrs.w	r3, r4, r5
 800a346:	d049      	beq.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a348:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a34c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a34e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a352:	d02f      	beq.n	800a3b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a354:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a358:	d828      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a35a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a35e:	d01a      	beq.n	800a396 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a360:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a364:	d822      	bhi.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a366:	2b00      	cmp	r3, #0
 800a368:	d003      	beq.n	800a372 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a36a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a36e:	d007      	beq.n	800a380 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a370:	e01c      	b.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a372:	4bab      	ldr	r3, [pc, #684]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a376:	4aaa      	ldr	r2, [pc, #680]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a37c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a37e:	e01a      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a380:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a384:	3308      	adds	r3, #8
 800a386:	2102      	movs	r1, #2
 800a388:	4618      	mov	r0, r3
 800a38a:	f002 fa49 	bl	800c820 <RCCEx_PLL2_Config>
 800a38e:	4603      	mov	r3, r0
 800a390:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a394:	e00f      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a396:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a39a:	3328      	adds	r3, #40	; 0x28
 800a39c:	2102      	movs	r1, #2
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f002 faf0 	bl	800c984 <RCCEx_PLL3_Config>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a3aa:	e004      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a3b2:	e000      	b.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a3b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3b6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d10a      	bne.n	800a3d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a3be:	4b98      	ldr	r3, [pc, #608]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3c2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a3c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a3cc:	4a94      	ldr	r2, [pc, #592]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3ce:	430b      	orrs	r3, r1
 800a3d0:	6513      	str	r3, [r2, #80]	; 0x50
 800a3d2:	e003      	b.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a3d8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a3dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e4:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a3e8:	f04f 0900 	mov.w	r9, #0
 800a3ec:	ea58 0309 	orrs.w	r3, r8, r9
 800a3f0:	d047      	beq.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a3f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3f8:	2b04      	cmp	r3, #4
 800a3fa:	d82a      	bhi.n	800a452 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a3fc:	a201      	add	r2, pc, #4	; (adr r2, 800a404 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a419 	.word	0x0800a419
 800a408:	0800a427 	.word	0x0800a427
 800a40c:	0800a43d 	.word	0x0800a43d
 800a410:	0800a45b 	.word	0x0800a45b
 800a414:	0800a45b 	.word	0x0800a45b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a418:	4b81      	ldr	r3, [pc, #516]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41c:	4a80      	ldr	r2, [pc, #512]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a41e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a422:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a424:	e01a      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a426:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a42a:	3308      	adds	r3, #8
 800a42c:	2100      	movs	r1, #0
 800a42e:	4618      	mov	r0, r3
 800a430:	f002 f9f6 	bl	800c820 <RCCEx_PLL2_Config>
 800a434:	4603      	mov	r3, r0
 800a436:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a43a:	e00f      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a43c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a440:	3328      	adds	r3, #40	; 0x28
 800a442:	2100      	movs	r1, #0
 800a444:	4618      	mov	r0, r3
 800a446:	f002 fa9d 	bl	800c984 <RCCEx_PLL3_Config>
 800a44a:	4603      	mov	r3, r0
 800a44c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a450:	e004      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a458:	e000      	b.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a45a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a45c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a460:	2b00      	cmp	r3, #0
 800a462:	d10a      	bne.n	800a47a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a464:	4b6e      	ldr	r3, [pc, #440]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a468:	f023 0107 	bic.w	r1, r3, #7
 800a46c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a472:	4a6b      	ldr	r2, [pc, #428]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a474:	430b      	orrs	r3, r1
 800a476:	6513      	str	r3, [r2, #80]	; 0x50
 800a478:	e003      	b.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a47a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a47e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a482:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48a:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800a48e:	f04f 0b00 	mov.w	fp, #0
 800a492:	ea5a 030b 	orrs.w	r3, sl, fp
 800a496:	d05b      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a498:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a49c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a4a0:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a4a4:	d03b      	beq.n	800a51e <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a4a6:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a4aa:	d834      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a4b0:	d037      	beq.n	800a522 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a4b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a4b6:	d82e      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4b8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a4bc:	d033      	beq.n	800a526 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a4be:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a4c2:	d828      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a4c8:	d01a      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a4ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a4ce:	d822      	bhi.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d003      	beq.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a4d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a4d8:	d007      	beq.n	800a4ea <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a4da:	e01c      	b.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4dc:	4b50      	ldr	r3, [pc, #320]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e0:	4a4f      	ldr	r2, [pc, #316]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4e8:	e01e      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a4ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4ee:	3308      	adds	r3, #8
 800a4f0:	2100      	movs	r1, #0
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f002 f994 	bl	800c820 <RCCEx_PLL2_Config>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a4fe:	e013      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a500:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a504:	3328      	adds	r3, #40	; 0x28
 800a506:	2100      	movs	r1, #0
 800a508:	4618      	mov	r0, r3
 800a50a:	f002 fa3b 	bl	800c984 <RCCEx_PLL3_Config>
 800a50e:	4603      	mov	r3, r0
 800a510:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a514:	e008      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a516:	2301      	movs	r3, #1
 800a518:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a51c:	e004      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a51e:	bf00      	nop
 800a520:	e002      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a522:	bf00      	nop
 800a524:	e000      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a526:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a528:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10b      	bne.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a530:	4b3b      	ldr	r3, [pc, #236]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a534:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800a538:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a53c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a540:	4a37      	ldr	r2, [pc, #220]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a542:	430b      	orrs	r3, r1
 800a544:	6593      	str	r3, [r2, #88]	; 0x58
 800a546:	e003      	b.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a548:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a54c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a558:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800a55c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a560:	2300      	movs	r3, #0
 800a562:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800a566:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800a56a:	460b      	mov	r3, r1
 800a56c:	4313      	orrs	r3, r2
 800a56e:	d05d      	beq.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a570:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a574:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a578:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800a57c:	d03b      	beq.n	800a5f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800a57e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800a582:	d834      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a584:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a588:	d037      	beq.n	800a5fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800a58a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a58e:	d82e      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a590:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a594:	d033      	beq.n	800a5fe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800a596:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a59a:	d828      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a59c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5a0:	d01a      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800a5a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5a6:	d822      	bhi.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d003      	beq.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a5ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a5b0:	d007      	beq.n	800a5c2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a5b2:	e01c      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5b4:	4b1a      	ldr	r3, [pc, #104]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5b8:	4a19      	ldr	r2, [pc, #100]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a5be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5c0:	e01e      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5c6:	3308      	adds	r3, #8
 800a5c8:	2100      	movs	r1, #0
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f002 f928 	bl	800c820 <RCCEx_PLL2_Config>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a5d6:	e013      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5dc:	3328      	adds	r3, #40	; 0x28
 800a5de:	2100      	movs	r1, #0
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f002 f9cf 	bl	800c984 <RCCEx_PLL3_Config>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5ec:	e008      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a5f4:	e004      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5f6:	bf00      	nop
 800a5f8:	e002      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5fa:	bf00      	nop
 800a5fc:	e000      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a600:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10d      	bne.n	800a624 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a608:	4b05      	ldr	r3, [pc, #20]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a60a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a60c:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800a610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a614:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800a618:	4a01      	ldr	r2, [pc, #4]	; (800a620 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a61a:	430b      	orrs	r3, r1
 800a61c:	6593      	str	r3, [r2, #88]	; 0x58
 800a61e:	e005      	b.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x310>
 800a620:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a624:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a628:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800a638:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a63c:	2300      	movs	r3, #0
 800a63e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a642:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800a646:	460b      	mov	r3, r1
 800a648:	4313      	orrs	r3, r2
 800a64a:	d03a      	beq.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800a64c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a652:	2b30      	cmp	r3, #48	; 0x30
 800a654:	d01f      	beq.n	800a696 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800a656:	2b30      	cmp	r3, #48	; 0x30
 800a658:	d819      	bhi.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a65a:	2b20      	cmp	r3, #32
 800a65c:	d00c      	beq.n	800a678 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800a65e:	2b20      	cmp	r3, #32
 800a660:	d815      	bhi.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a662:	2b00      	cmp	r3, #0
 800a664:	d019      	beq.n	800a69a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a666:	2b10      	cmp	r3, #16
 800a668:	d111      	bne.n	800a68e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a66a:	4baa      	ldr	r3, [pc, #680]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a66c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a66e:	4aa9      	ldr	r2, [pc, #676]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a674:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a676:	e011      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a67c:	3308      	adds	r3, #8
 800a67e:	2102      	movs	r1, #2
 800a680:	4618      	mov	r0, r3
 800a682:	f002 f8cd 	bl	800c820 <RCCEx_PLL2_Config>
 800a686:	4603      	mov	r3, r0
 800a688:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a68c:	e006      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
 800a690:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a694:	e002      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a696:	bf00      	nop
 800a698:	e000      	b.n	800a69c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a69a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a69c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d10a      	bne.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a6a4:	4b9b      	ldr	r3, [pc, #620]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6a8:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800a6ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b2:	4a98      	ldr	r2, [pc, #608]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6b4:	430b      	orrs	r3, r1
 800a6b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a6b8:	e003      	b.n	800a6c2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6ba:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a6be:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a6c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ca:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800a6ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a6d8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800a6dc:	460b      	mov	r3, r1
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	d051      	beq.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a6e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6ec:	d035      	beq.n	800a75a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800a6ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6f2:	d82e      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a6f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a6f8:	d031      	beq.n	800a75e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800a6fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a6fe:	d828      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a700:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a704:	d01a      	beq.n	800a73c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800a706:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a70a:	d822      	bhi.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d003      	beq.n	800a718 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800a710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a714:	d007      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a716:	e01c      	b.n	800a752 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a718:	4b7e      	ldr	r3, [pc, #504]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a71c:	4a7d      	ldr	r2, [pc, #500]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a71e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a722:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a724:	e01c      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a72a:	3308      	adds	r3, #8
 800a72c:	2100      	movs	r1, #0
 800a72e:	4618      	mov	r0, r3
 800a730:	f002 f876 	bl	800c820 <RCCEx_PLL2_Config>
 800a734:	4603      	mov	r3, r0
 800a736:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a73a:	e011      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a73c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a740:	3328      	adds	r3, #40	; 0x28
 800a742:	2100      	movs	r1, #0
 800a744:	4618      	mov	r0, r3
 800a746:	f002 f91d 	bl	800c984 <RCCEx_PLL3_Config>
 800a74a:	4603      	mov	r3, r0
 800a74c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a750:	e006      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a752:	2301      	movs	r3, #1
 800a754:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a758:	e002      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a75a:	bf00      	nop
 800a75c:	e000      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a75e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a760:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a764:	2b00      	cmp	r3, #0
 800a766:	d10a      	bne.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a768:	4b6a      	ldr	r3, [pc, #424]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a76a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a76c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800a770:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a776:	4a67      	ldr	r2, [pc, #412]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a778:	430b      	orrs	r3, r1
 800a77a:	6513      	str	r3, [r2, #80]	; 0x50
 800a77c:	e003      	b.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a77e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a782:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a786:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800a792:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a796:	2300      	movs	r3, #0
 800a798:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a79c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	d053      	beq.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a7a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a7ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a7b0:	d033      	beq.n	800a81a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800a7b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a7b6:	d82c      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a7bc:	d02f      	beq.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800a7be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a7c2:	d826      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7c4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a7c8:	d02b      	beq.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800a7ca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a7ce:	d820      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7d4:	d012      	beq.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800a7d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7da:	d81a      	bhi.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d022      	beq.n	800a826 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800a7e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7e4:	d115      	bne.n	800a812 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a7e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a7ea:	3308      	adds	r3, #8
 800a7ec:	2101      	movs	r1, #1
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f002 f816 	bl	800c820 <RCCEx_PLL2_Config>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a7fa:	e015      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a800:	3328      	adds	r3, #40	; 0x28
 800a802:	2101      	movs	r1, #1
 800a804:	4618      	mov	r0, r3
 800a806:	f002 f8bd 	bl	800c984 <RCCEx_PLL3_Config>
 800a80a:	4603      	mov	r3, r0
 800a80c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a810:	e00a      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a818:	e006      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a81a:	bf00      	nop
 800a81c:	e004      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a81e:	bf00      	nop
 800a820:	e002      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a822:	bf00      	nop
 800a824:	e000      	b.n	800a828 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a826:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a828:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d10a      	bne.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a830:	4b38      	ldr	r3, [pc, #224]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a834:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800a838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a83c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a83e:	4a35      	ldr	r2, [pc, #212]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a840:	430b      	orrs	r3, r1
 800a842:	6513      	str	r3, [r2, #80]	; 0x50
 800a844:	e003      	b.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a846:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a84a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a84e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800a85a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a85e:	2300      	movs	r3, #0
 800a860:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800a864:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a868:	460b      	mov	r3, r1
 800a86a:	4313      	orrs	r3, r2
 800a86c:	d058      	beq.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a872:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a876:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a87a:	d033      	beq.n	800a8e4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800a87c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a880:	d82c      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a886:	d02f      	beq.n	800a8e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800a888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a88c:	d826      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a88e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a892:	d02b      	beq.n	800a8ec <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800a894:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a898:	d820      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a89a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a89e:	d012      	beq.n	800a8c6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800a8a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8a4:	d81a      	bhi.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d022      	beq.n	800a8f0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a8aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8ae:	d115      	bne.n	800a8dc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a8b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8b4:	3308      	adds	r3, #8
 800a8b6:	2101      	movs	r1, #1
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f001 ffb1 	bl	800c820 <RCCEx_PLL2_Config>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8c4:	e015      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8ca:	3328      	adds	r3, #40	; 0x28
 800a8cc:	2101      	movs	r1, #1
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f002 f858 	bl	800c984 <RCCEx_PLL3_Config>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8da:	e00a      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a8e2:	e006      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8e4:	bf00      	nop
 800a8e6:	e004      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8e8:	bf00      	nop
 800a8ea:	e002      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8ec:	bf00      	nop
 800a8ee:	e000      	b.n	800a8f2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10e      	bne.n	800a918 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a8fa:	4b06      	ldr	r3, [pc, #24]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a8fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8fe:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800a902:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a906:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800a90a:	4a02      	ldr	r2, [pc, #8]	; (800a914 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a90c:	430b      	orrs	r3, r1
 800a90e:	6593      	str	r3, [r2, #88]	; 0x58
 800a910:	e006      	b.n	800a920 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800a912:	bf00      	nop
 800a914:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a918:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a91c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a920:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a928:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800a92c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a930:	2300      	movs	r3, #0
 800a932:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800a936:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800a93a:	460b      	mov	r3, r1
 800a93c:	4313      	orrs	r3, r2
 800a93e:	d037      	beq.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a940:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a944:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a946:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a94a:	d00e      	beq.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800a94c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a950:	d816      	bhi.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a952:	2b00      	cmp	r3, #0
 800a954:	d018      	beq.n	800a988 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800a956:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a95a:	d111      	bne.n	800a980 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a95c:	4bc4      	ldr	r3, [pc, #784]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a95e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a960:	4ac3      	ldr	r2, [pc, #780]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a962:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a966:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a968:	e00f      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a96a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a96e:	3308      	adds	r3, #8
 800a970:	2101      	movs	r1, #1
 800a972:	4618      	mov	r0, r3
 800a974:	f001 ff54 	bl	800c820 <RCCEx_PLL2_Config>
 800a978:	4603      	mov	r3, r0
 800a97a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a97e:	e004      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a986:	e000      	b.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800a988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a98a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d10a      	bne.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a992:	4bb7      	ldr	r3, [pc, #732]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a996:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800a99a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a99e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9a0:	4ab3      	ldr	r2, [pc, #716]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9a2:	430b      	orrs	r3, r1
 800a9a4:	6513      	str	r3, [r2, #80]	; 0x50
 800a9a6:	e003      	b.n	800a9b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9a8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a9ac:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a9b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800a9bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a9c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	4313      	orrs	r3, r2
 800a9ce:	d039      	beq.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a9d6:	2b03      	cmp	r3, #3
 800a9d8:	d81c      	bhi.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800a9da:	a201      	add	r2, pc, #4	; (adr r2, 800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800a9dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e0:	0800aa1d 	.word	0x0800aa1d
 800a9e4:	0800a9f1 	.word	0x0800a9f1
 800a9e8:	0800a9ff 	.word	0x0800a9ff
 800a9ec:	0800aa1d 	.word	0x0800aa1d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9f0:	4b9f      	ldr	r3, [pc, #636]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f4:	4a9e      	ldr	r2, [pc, #632]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a9fc:	e00f      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa02:	3308      	adds	r3, #8
 800aa04:	2102      	movs	r1, #2
 800aa06:	4618      	mov	r0, r3
 800aa08:	f001 ff0a 	bl	800c820 <RCCEx_PLL2_Config>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aa12:	e004      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aa1a:	e000      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aa1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa1e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10a      	bne.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aa26:	4b92      	ldr	r3, [pc, #584]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa2a:	f023 0103 	bic.w	r1, r3, #3
 800aa2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aa34:	4a8e      	ldr	r2, [pc, #568]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa36:	430b      	orrs	r3, r1
 800aa38:	64d3      	str	r3, [r2, #76]	; 0x4c
 800aa3a:	e003      	b.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa3c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa40:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aa44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800aa50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa54:	2300      	movs	r3, #0
 800aa56:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800aa5a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4313      	orrs	r3, r2
 800aa62:	f000 8099 	beq.w	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa66:	4b83      	ldr	r3, [pc, #524]	; (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a82      	ldr	r2, [pc, #520]	; (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aa72:	f7f8 fd7f 	bl	8003574 <HAL_GetTick>
 800aa76:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa7a:	e00b      	b.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa7c:	f7f8 fd7a 	bl	8003574 <HAL_GetTick>
 800aa80:	4602      	mov	r2, r0
 800aa82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	2b64      	cmp	r3, #100	; 0x64
 800aa8a:	d903      	bls.n	800aa94 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aa92:	e005      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa94:	4b77      	ldr	r3, [pc, #476]	; (800ac74 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d0ed      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d173      	bne.n	800ab90 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800aaa8:	4b71      	ldr	r3, [pc, #452]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaaa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800aaac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aab0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800aab4:	4053      	eors	r3, r2
 800aab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d015      	beq.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aabe:	4b6c      	ldr	r3, [pc, #432]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aac2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aac6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aaca:	4b69      	ldr	r3, [pc, #420]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aacc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aace:	4a68      	ldr	r2, [pc, #416]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aad0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aad4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aad6:	4b66      	ldr	r3, [pc, #408]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aada:	4a65      	ldr	r2, [pc, #404]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aadc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aae0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800aae2:	4a63      	ldr	r2, [pc, #396]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800aae8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800aaea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800aaf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aaf6:	d118      	bne.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaf8:	f7f8 fd3c 	bl	8003574 <HAL_GetTick>
 800aafc:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab00:	e00d      	b.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab02:	f7f8 fd37 	bl	8003574 <HAL_GetTick>
 800ab06:	4602      	mov	r2, r0
 800ab08:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800ab0c:	1ad2      	subs	r2, r2, r3
 800ab0e:	f241 3388 	movw	r3, #5000	; 0x1388
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d903      	bls.n	800ab1e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ab16:	2303      	movs	r3, #3
 800ab18:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800ab1c:	e005      	b.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab1e:	4b54      	ldr	r3, [pc, #336]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab22:	f003 0302 	and.w	r3, r3, #2
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d0eb      	beq.n	800ab02 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ab2a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d129      	bne.n	800ab86 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab32:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab36:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ab3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab42:	d10e      	bne.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ab44:	4b4a      	ldr	r3, [pc, #296]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800ab4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ab54:	091a      	lsrs	r2, r3, #4
 800ab56:	4b48      	ldr	r3, [pc, #288]	; (800ac78 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ab58:	4013      	ands	r3, r2
 800ab5a:	4a45      	ldr	r2, [pc, #276]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab5c:	430b      	orrs	r3, r1
 800ab5e:	6113      	str	r3, [r2, #16]
 800ab60:	e005      	b.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ab62:	4b43      	ldr	r3, [pc, #268]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab64:	691b      	ldr	r3, [r3, #16]
 800ab66:	4a42      	ldr	r2, [pc, #264]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab68:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ab6c:	6113      	str	r3, [r2, #16]
 800ab6e:	4b40      	ldr	r3, [pc, #256]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab70:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800ab72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ab7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab7e:	4a3c      	ldr	r2, [pc, #240]	; (800ac70 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab80:	430b      	orrs	r3, r1
 800ab82:	6713      	str	r3, [r2, #112]	; 0x70
 800ab84:	e008      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ab86:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab8a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800ab8e:	e003      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab90:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab94:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ab98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba0:	f002 0301 	and.w	r3, r2, #1
 800aba4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aba8:	2300      	movs	r3, #0
 800abaa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800abae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800abb2:	460b      	mov	r3, r1
 800abb4:	4313      	orrs	r3, r2
 800abb6:	f000 808f 	beq.w	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800abba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abc0:	2b28      	cmp	r3, #40	; 0x28
 800abc2:	d871      	bhi.n	800aca8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800abc4:	a201      	add	r2, pc, #4	; (adr r2, 800abcc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800abc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abca:	bf00      	nop
 800abcc:	0800acb1 	.word	0x0800acb1
 800abd0:	0800aca9 	.word	0x0800aca9
 800abd4:	0800aca9 	.word	0x0800aca9
 800abd8:	0800aca9 	.word	0x0800aca9
 800abdc:	0800aca9 	.word	0x0800aca9
 800abe0:	0800aca9 	.word	0x0800aca9
 800abe4:	0800aca9 	.word	0x0800aca9
 800abe8:	0800aca9 	.word	0x0800aca9
 800abec:	0800ac7d 	.word	0x0800ac7d
 800abf0:	0800aca9 	.word	0x0800aca9
 800abf4:	0800aca9 	.word	0x0800aca9
 800abf8:	0800aca9 	.word	0x0800aca9
 800abfc:	0800aca9 	.word	0x0800aca9
 800ac00:	0800aca9 	.word	0x0800aca9
 800ac04:	0800aca9 	.word	0x0800aca9
 800ac08:	0800aca9 	.word	0x0800aca9
 800ac0c:	0800ac93 	.word	0x0800ac93
 800ac10:	0800aca9 	.word	0x0800aca9
 800ac14:	0800aca9 	.word	0x0800aca9
 800ac18:	0800aca9 	.word	0x0800aca9
 800ac1c:	0800aca9 	.word	0x0800aca9
 800ac20:	0800aca9 	.word	0x0800aca9
 800ac24:	0800aca9 	.word	0x0800aca9
 800ac28:	0800aca9 	.word	0x0800aca9
 800ac2c:	0800acb1 	.word	0x0800acb1
 800ac30:	0800aca9 	.word	0x0800aca9
 800ac34:	0800aca9 	.word	0x0800aca9
 800ac38:	0800aca9 	.word	0x0800aca9
 800ac3c:	0800aca9 	.word	0x0800aca9
 800ac40:	0800aca9 	.word	0x0800aca9
 800ac44:	0800aca9 	.word	0x0800aca9
 800ac48:	0800aca9 	.word	0x0800aca9
 800ac4c:	0800acb1 	.word	0x0800acb1
 800ac50:	0800aca9 	.word	0x0800aca9
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800aca9 	.word	0x0800aca9
 800ac5c:	0800aca9 	.word	0x0800aca9
 800ac60:	0800aca9 	.word	0x0800aca9
 800ac64:	0800aca9 	.word	0x0800aca9
 800ac68:	0800aca9 	.word	0x0800aca9
 800ac6c:	0800acb1 	.word	0x0800acb1
 800ac70:	58024400 	.word	0x58024400
 800ac74:	58024800 	.word	0x58024800
 800ac78:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac80:	3308      	adds	r3, #8
 800ac82:	2101      	movs	r1, #1
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 fdcb 	bl	800c820 <RCCEx_PLL2_Config>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ac90:	e00f      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac96:	3328      	adds	r3, #40	; 0x28
 800ac98:	2101      	movs	r1, #1
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f001 fe72 	bl	800c984 <RCCEx_PLL3_Config>
 800aca0:	4603      	mov	r3, r0
 800aca2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800aca6:	e004      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800acae:	e000      	b.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800acb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acb2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d10a      	bne.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800acba:	4bbf      	ldr	r3, [pc, #764]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acbe:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800acc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800acc8:	4abb      	ldr	r2, [pc, #748]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acca:	430b      	orrs	r3, r1
 800accc:	6553      	str	r3, [r2, #84]	; 0x54
 800acce:	e003      	b.n	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acd0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800acd4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800acd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace0:	f002 0302 	and.w	r3, r2, #2
 800ace4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ace8:	2300      	movs	r3, #0
 800acea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800acee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800acf2:	460b      	mov	r3, r1
 800acf4:	4313      	orrs	r3, r2
 800acf6:	d041      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800acf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800acfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800acfe:	2b05      	cmp	r3, #5
 800ad00:	d824      	bhi.n	800ad4c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ad02:	a201      	add	r2, pc, #4	; (adr r2, 800ad08 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ad04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad08:	0800ad55 	.word	0x0800ad55
 800ad0c:	0800ad21 	.word	0x0800ad21
 800ad10:	0800ad37 	.word	0x0800ad37
 800ad14:	0800ad55 	.word	0x0800ad55
 800ad18:	0800ad55 	.word	0x0800ad55
 800ad1c:	0800ad55 	.word	0x0800ad55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad24:	3308      	adds	r3, #8
 800ad26:	2101      	movs	r1, #1
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f001 fd79 	bl	800c820 <RCCEx_PLL2_Config>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad34:	e00f      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad3a:	3328      	adds	r3, #40	; 0x28
 800ad3c:	2101      	movs	r1, #1
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f001 fe20 	bl	800c984 <RCCEx_PLL3_Config>
 800ad44:	4603      	mov	r3, r0
 800ad46:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad4a:	e004      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ad52:	e000      	b.n	800ad56 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ad54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad56:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10a      	bne.n	800ad74 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ad5e:	4b96      	ldr	r3, [pc, #600]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad62:	f023 0107 	bic.w	r1, r3, #7
 800ad66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad6c:	4a92      	ldr	r2, [pc, #584]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad6e:	430b      	orrs	r3, r1
 800ad70:	6553      	str	r3, [r2, #84]	; 0x54
 800ad72:	e003      	b.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad74:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad78:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	f002 0304 	and.w	r3, r2, #4
 800ad88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ad92:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ad96:	460b      	mov	r3, r1
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	d044      	beq.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ad9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ada0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ada4:	2b05      	cmp	r3, #5
 800ada6:	d825      	bhi.n	800adf4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ada8:	a201      	add	r2, pc, #4	; (adr r2, 800adb0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800adaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adae:	bf00      	nop
 800adb0:	0800adfd 	.word	0x0800adfd
 800adb4:	0800adc9 	.word	0x0800adc9
 800adb8:	0800addf 	.word	0x0800addf
 800adbc:	0800adfd 	.word	0x0800adfd
 800adc0:	0800adfd 	.word	0x0800adfd
 800adc4:	0800adfd 	.word	0x0800adfd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800adc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adcc:	3308      	adds	r3, #8
 800adce:	2101      	movs	r1, #1
 800add0:	4618      	mov	r0, r3
 800add2:	f001 fd25 	bl	800c820 <RCCEx_PLL2_Config>
 800add6:	4603      	mov	r3, r0
 800add8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800addc:	e00f      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800adde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ade2:	3328      	adds	r3, #40	; 0x28
 800ade4:	2101      	movs	r1, #1
 800ade6:	4618      	mov	r0, r3
 800ade8:	f001 fdcc 	bl	800c984 <RCCEx_PLL3_Config>
 800adec:	4603      	mov	r3, r0
 800adee:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800adf2:	e004      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800adf4:	2301      	movs	r3, #1
 800adf6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800adfa:	e000      	b.n	800adfe <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800adfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adfe:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10b      	bne.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ae06:	4b6c      	ldr	r3, [pc, #432]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae0a:	f023 0107 	bic.w	r1, r3, #7
 800ae0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae16:	4a68      	ldr	r2, [pc, #416]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae18:	430b      	orrs	r3, r1
 800ae1a:	6593      	str	r3, [r2, #88]	; 0x58
 800ae1c:	e003      	b.n	800ae26 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae1e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae22:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ae26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2e:	f002 0320 	and.w	r3, r2, #32
 800ae32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ae36:	2300      	movs	r3, #0
 800ae38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ae3c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800ae40:	460b      	mov	r3, r1
 800ae42:	4313      	orrs	r3, r2
 800ae44:	d055      	beq.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae52:	d033      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800ae54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae58:	d82c      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae5e:	d02f      	beq.n	800aec0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800ae60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae64:	d826      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae66:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ae6a:	d02b      	beq.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800ae6c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ae70:	d820      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae76:	d012      	beq.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800ae78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae7c:	d81a      	bhi.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d022      	beq.n	800aec8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800ae82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae86:	d115      	bne.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae8c:	3308      	adds	r3, #8
 800ae8e:	2100      	movs	r1, #0
 800ae90:	4618      	mov	r0, r3
 800ae92:	f001 fcc5 	bl	800c820 <RCCEx_PLL2_Config>
 800ae96:	4603      	mov	r3, r0
 800ae98:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ae9c:	e015      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ae9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aea2:	3328      	adds	r3, #40	; 0x28
 800aea4:	2102      	movs	r1, #2
 800aea6:	4618      	mov	r0, r3
 800aea8:	f001 fd6c 	bl	800c984 <RCCEx_PLL3_Config>
 800aeac:	4603      	mov	r3, r0
 800aeae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aeb2:	e00a      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aeba:	e006      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aebc:	bf00      	nop
 800aebe:	e004      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec0:	bf00      	nop
 800aec2:	e002      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec4:	bf00      	nop
 800aec6:	e000      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aeca:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10b      	bne.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aed2:	4b39      	ldr	r3, [pc, #228]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800aed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aed6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800aeda:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aede:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800aee2:	4a35      	ldr	r2, [pc, #212]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800aee4:	430b      	orrs	r3, r1
 800aee6:	6553      	str	r3, [r2, #84]	; 0x54
 800aee8:	e003      	b.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeea:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aeee:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800aef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800aefe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800af02:	2300      	movs	r3, #0
 800af04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800af08:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800af0c:	460b      	mov	r3, r1
 800af0e:	4313      	orrs	r3, r2
 800af10:	d058      	beq.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800af12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800af1a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800af1e:	d033      	beq.n	800af88 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800af20:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800af24:	d82c      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af2a:	d02f      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800af2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af30:	d826      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800af36:	d02b      	beq.n	800af90 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800af38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800af3c:	d820      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af42:	d012      	beq.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800af44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af48:	d81a      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d022      	beq.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800af4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af52:	d115      	bne.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af58:	3308      	adds	r3, #8
 800af5a:	2100      	movs	r1, #0
 800af5c:	4618      	mov	r0, r3
 800af5e:	f001 fc5f 	bl	800c820 <RCCEx_PLL2_Config>
 800af62:	4603      	mov	r3, r0
 800af64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af68:	e015      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af6e:	3328      	adds	r3, #40	; 0x28
 800af70:	2102      	movs	r1, #2
 800af72:	4618      	mov	r0, r3
 800af74:	f001 fd06 	bl	800c984 <RCCEx_PLL3_Config>
 800af78:	4603      	mov	r3, r0
 800af7a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af7e:	e00a      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800af86:	e006      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af88:	bf00      	nop
 800af8a:	e004      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af8c:	bf00      	nop
 800af8e:	e002      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af90:	bf00      	nop
 800af92:	e000      	b.n	800af96 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af96:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10e      	bne.n	800afbc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800af9e:	4b06      	ldr	r3, [pc, #24]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afa2:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800afa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800afae:	4a02      	ldr	r2, [pc, #8]	; (800afb8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afb0:	430b      	orrs	r3, r1
 800afb2:	6593      	str	r3, [r2, #88]	; 0x58
 800afb4:	e006      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800afb6:	bf00      	nop
 800afb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afbc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800afc0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800afc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afcc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800afd0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800afd4:	2300      	movs	r3, #0
 800afd6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800afda:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800afde:	460b      	mov	r3, r1
 800afe0:	4313      	orrs	r3, r2
 800afe2:	d055      	beq.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800afe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800afec:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800aff0:	d033      	beq.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800aff2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800aff6:	d82c      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800aff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800affc:	d02f      	beq.n	800b05e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800affe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b002:	d826      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b004:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b008:	d02b      	beq.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b00a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b00e:	d820      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b010:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b014:	d012      	beq.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b016:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b01a:	d81a      	bhi.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d022      	beq.n	800b066 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b020:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b024:	d115      	bne.n	800b052 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b026:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b02a:	3308      	adds	r3, #8
 800b02c:	2100      	movs	r1, #0
 800b02e:	4618      	mov	r0, r3
 800b030:	f001 fbf6 	bl	800c820 <RCCEx_PLL2_Config>
 800b034:	4603      	mov	r3, r0
 800b036:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b03a:	e015      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b03c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b040:	3328      	adds	r3, #40	; 0x28
 800b042:	2102      	movs	r1, #2
 800b044:	4618      	mov	r0, r3
 800b046:	f001 fc9d 	bl	800c984 <RCCEx_PLL3_Config>
 800b04a:	4603      	mov	r3, r0
 800b04c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b050:	e00a      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b052:	2301      	movs	r3, #1
 800b054:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b058:	e006      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b05a:	bf00      	nop
 800b05c:	e004      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b05e:	bf00      	nop
 800b060:	e002      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b062:	bf00      	nop
 800b064:	e000      	b.n	800b068 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b066:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b068:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10b      	bne.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b070:	4ba0      	ldr	r3, [pc, #640]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b074:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b078:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b07c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b080:	4a9c      	ldr	r2, [pc, #624]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b082:	430b      	orrs	r3, r1
 800b084:	6593      	str	r3, [r2, #88]	; 0x58
 800b086:	e003      	b.n	800b090 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b088:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b08c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b098:	f002 0308 	and.w	r3, r2, #8
 800b09c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b0a6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b0aa:	460b      	mov	r3, r1
 800b0ac:	4313      	orrs	r3, r2
 800b0ae:	d01e      	beq.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b0b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b0b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0bc:	d10c      	bne.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0c2:	3328      	adds	r3, #40	; 0x28
 800b0c4:	2102      	movs	r1, #2
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f001 fc5c 	bl	800c984 <RCCEx_PLL3_Config>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d002      	beq.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b0d8:	4b86      	ldr	r3, [pc, #536]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0dc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b0e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b0e8:	4a82      	ldr	r2, [pc, #520]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0ea:	430b      	orrs	r3, r1
 800b0ec:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b0ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f6:	f002 0310 	and.w	r3, r2, #16
 800b0fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b0fe:	2300      	movs	r3, #0
 800b100:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b104:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b108:	460b      	mov	r3, r1
 800b10a:	4313      	orrs	r3, r2
 800b10c:	d01e      	beq.n	800b14c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b10e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b11a:	d10c      	bne.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b11c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b120:	3328      	adds	r3, #40	; 0x28
 800b122:	2102      	movs	r1, #2
 800b124:	4618      	mov	r0, r3
 800b126:	f001 fc2d 	bl	800c984 <RCCEx_PLL3_Config>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d002      	beq.n	800b136 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b136:	4b6f      	ldr	r3, [pc, #444]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b13a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b13e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b142:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b146:	4a6b      	ldr	r2, [pc, #428]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b148:	430b      	orrs	r3, r1
 800b14a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b14c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b158:	67bb      	str	r3, [r7, #120]	; 0x78
 800b15a:	2300      	movs	r3, #0
 800b15c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b15e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b162:	460b      	mov	r3, r1
 800b164:	4313      	orrs	r3, r2
 800b166:	d03e      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b168:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b16c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b170:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b174:	d022      	beq.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b176:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b17a:	d81b      	bhi.n	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d003      	beq.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b184:	d00b      	beq.n	800b19e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b186:	e015      	b.n	800b1b4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b18c:	3308      	adds	r3, #8
 800b18e:	2100      	movs	r1, #0
 800b190:	4618      	mov	r0, r3
 800b192:	f001 fb45 	bl	800c820 <RCCEx_PLL2_Config>
 800b196:	4603      	mov	r3, r0
 800b198:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b19c:	e00f      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1a2:	3328      	adds	r3, #40	; 0x28
 800b1a4:	2102      	movs	r1, #2
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f001 fbec 	bl	800c984 <RCCEx_PLL3_Config>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b1b2:	e004      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b1ba:	e000      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b1bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10b      	bne.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b1c6:	4b4b      	ldr	r3, [pc, #300]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1ca:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b1ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b1d6:	4a47      	ldr	r2, [pc, #284]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1d8:	430b      	orrs	r3, r1
 800b1da:	6593      	str	r3, [r2, #88]	; 0x58
 800b1dc:	e003      	b.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1de:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b1e2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b1e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ee:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b1f2:	673b      	str	r3, [r7, #112]	; 0x70
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	677b      	str	r3, [r7, #116]	; 0x74
 800b1f8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b1fc:	460b      	mov	r3, r1
 800b1fe:	4313      	orrs	r3, r2
 800b200:	d03b      	beq.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b202:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b206:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b20a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b20e:	d01f      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b210:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b214:	d818      	bhi.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b216:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b21a:	d003      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b21c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b220:	d007      	beq.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b222:	e011      	b.n	800b248 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b224:	4b33      	ldr	r3, [pc, #204]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b228:	4a32      	ldr	r2, [pc, #200]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b22a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b22e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b230:	e00f      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b232:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b236:	3328      	adds	r3, #40	; 0x28
 800b238:	2101      	movs	r1, #1
 800b23a:	4618      	mov	r0, r3
 800b23c:	f001 fba2 	bl	800c984 <RCCEx_PLL3_Config>
 800b240:	4603      	mov	r3, r0
 800b242:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b246:	e004      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b248:	2301      	movs	r3, #1
 800b24a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b24e:	e000      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b250:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b252:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b256:	2b00      	cmp	r3, #0
 800b258:	d10b      	bne.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b25a:	4b26      	ldr	r3, [pc, #152]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b25c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b25e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b262:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b266:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b26a:	4a22      	ldr	r2, [pc, #136]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b26c:	430b      	orrs	r3, r1
 800b26e:	6553      	str	r3, [r2, #84]	; 0x54
 800b270:	e003      	b.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b272:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b276:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b27a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b282:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b286:	66bb      	str	r3, [r7, #104]	; 0x68
 800b288:	2300      	movs	r3, #0
 800b28a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b28c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b290:	460b      	mov	r3, r1
 800b292:	4313      	orrs	r3, r2
 800b294:	d034      	beq.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b296:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b29a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d003      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b2a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b2a4:	d007      	beq.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b2a6:	e011      	b.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2a8:	4b12      	ldr	r3, [pc, #72]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ac:	4a11      	ldr	r2, [pc, #68]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2b4:	e00e      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b2b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2ba:	3308      	adds	r3, #8
 800b2bc:	2102      	movs	r1, #2
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f001 faae 	bl	800c820 <RCCEx_PLL2_Config>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2ca:	e003      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b2d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10d      	bne.n	800b2f8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b2dc:	4b05      	ldr	r3, [pc, #20]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b2ea:	4a02      	ldr	r2, [pc, #8]	; (800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ec:	430b      	orrs	r3, r1
 800b2ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b2f0:	e006      	b.n	800b300 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b2f2:	bf00      	nop
 800b2f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2f8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2fc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b300:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b30c:	663b      	str	r3, [r7, #96]	; 0x60
 800b30e:	2300      	movs	r3, #0
 800b310:	667b      	str	r3, [r7, #100]	; 0x64
 800b312:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b316:	460b      	mov	r3, r1
 800b318:	4313      	orrs	r3, r2
 800b31a:	d00c      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b31c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b320:	3328      	adds	r3, #40	; 0x28
 800b322:	2102      	movs	r1, #2
 800b324:	4618      	mov	r0, r3
 800b326:	f001 fb2d 	bl	800c984 <RCCEx_PLL3_Config>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d002      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b330:	2301      	movs	r3, #1
 800b332:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b336:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b342:	65bb      	str	r3, [r7, #88]	; 0x58
 800b344:	2300      	movs	r3, #0
 800b346:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b348:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b34c:	460b      	mov	r3, r1
 800b34e:	4313      	orrs	r3, r2
 800b350:	d036      	beq.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b352:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b356:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b358:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b35c:	d018      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b35e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b362:	d811      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b368:	d014      	beq.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b36a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b36e:	d80b      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b370:	2b00      	cmp	r3, #0
 800b372:	d011      	beq.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b378:	d106      	bne.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b37a:	4bb7      	ldr	r3, [pc, #732]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b37c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b37e:	4ab6      	ldr	r2, [pc, #728]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b384:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b386:	e008      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b38e:	e004      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b390:	bf00      	nop
 800b392:	e002      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b394:	bf00      	nop
 800b396:	e000      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b39a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d10a      	bne.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b3a2:	4bad      	ldr	r3, [pc, #692]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b3b0:	4aa9      	ldr	r2, [pc, #676]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3b2:	430b      	orrs	r3, r1
 800b3b4:	6553      	str	r3, [r2, #84]	; 0x54
 800b3b6:	e003      	b.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b3bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b3c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b3cc:	653b      	str	r3, [r7, #80]	; 0x50
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	657b      	str	r3, [r7, #84]	; 0x54
 800b3d2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	d009      	beq.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b3dc:	4b9e      	ldr	r3, [pc, #632]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b3e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3ea:	4a9b      	ldr	r2, [pc, #620]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3ec:	430b      	orrs	r3, r1
 800b3ee:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b3fc:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3fe:	2300      	movs	r3, #0
 800b400:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b402:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b406:	460b      	mov	r3, r1
 800b408:	4313      	orrs	r3, r2
 800b40a:	d009      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b40c:	4b92      	ldr	r3, [pc, #584]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b40e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b410:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b414:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b418:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b41a:	4a8f      	ldr	r2, [pc, #572]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b41c:	430b      	orrs	r3, r1
 800b41e:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b42c:	643b      	str	r3, [r7, #64]	; 0x40
 800b42e:	2300      	movs	r3, #0
 800b430:	647b      	str	r3, [r7, #68]	; 0x44
 800b432:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800b436:	460b      	mov	r3, r1
 800b438:	4313      	orrs	r3, r2
 800b43a:	d00e      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b43c:	4b86      	ldr	r3, [pc, #536]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b43e:	691b      	ldr	r3, [r3, #16]
 800b440:	4a85      	ldr	r2, [pc, #532]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b442:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b446:	6113      	str	r3, [r2, #16]
 800b448:	4b83      	ldr	r3, [pc, #524]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b44a:	6919      	ldr	r1, [r3, #16]
 800b44c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b450:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b454:	4a80      	ldr	r2, [pc, #512]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b456:	430b      	orrs	r3, r1
 800b458:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b45a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b462:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800b466:	63bb      	str	r3, [r7, #56]	; 0x38
 800b468:	2300      	movs	r3, #0
 800b46a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b46c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800b470:	460b      	mov	r3, r1
 800b472:	4313      	orrs	r3, r2
 800b474:	d009      	beq.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b476:	4b78      	ldr	r3, [pc, #480]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b47a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b47e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b484:	4a74      	ldr	r2, [pc, #464]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b486:	430b      	orrs	r3, r1
 800b488:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b48a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b492:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800b496:	633b      	str	r3, [r7, #48]	; 0x30
 800b498:	2300      	movs	r3, #0
 800b49a:	637b      	str	r3, [r7, #52]	; 0x34
 800b49c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	d00a      	beq.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b4a6:	4b6c      	ldr	r3, [pc, #432]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4aa:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800b4ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4b6:	4a68      	ldr	r2, [pc, #416]	; (800b658 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b4bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	62b9      	str	r1, [r7, #40]	; 0x28
 800b4c8:	f003 0301 	and.w	r3, r3, #1
 800b4cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800b4d2:	460b      	mov	r3, r1
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	d011      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4dc:	3308      	adds	r3, #8
 800b4de:	2100      	movs	r1, #0
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f001 f99d 	bl	800c820 <RCCEx_PLL2_Config>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b4ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d003      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b4f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b4fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	2100      	movs	r1, #0
 800b506:	6239      	str	r1, [r7, #32]
 800b508:	f003 0302 	and.w	r3, r3, #2
 800b50c:	627b      	str	r3, [r7, #36]	; 0x24
 800b50e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b512:	460b      	mov	r3, r1
 800b514:	4313      	orrs	r3, r2
 800b516:	d011      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b518:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b51c:	3308      	adds	r3, #8
 800b51e:	2101      	movs	r1, #1
 800b520:	4618      	mov	r0, r3
 800b522:	f001 f97d 	bl	800c820 <RCCEx_PLL2_Config>
 800b526:	4603      	mov	r3, r0
 800b528:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b52c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b530:	2b00      	cmp	r3, #0
 800b532:	d003      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b534:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b538:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	2100      	movs	r1, #0
 800b546:	61b9      	str	r1, [r7, #24]
 800b548:	f003 0304 	and.w	r3, r3, #4
 800b54c:	61fb      	str	r3, [r7, #28]
 800b54e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b552:	460b      	mov	r3, r1
 800b554:	4313      	orrs	r3, r2
 800b556:	d011      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b558:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b55c:	3308      	adds	r3, #8
 800b55e:	2102      	movs	r1, #2
 800b560:	4618      	mov	r0, r3
 800b562:	f001 f95d 	bl	800c820 <RCCEx_PLL2_Config>
 800b566:	4603      	mov	r3, r0
 800b568:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b56c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b570:	2b00      	cmp	r3, #0
 800b572:	d003      	beq.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b574:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b578:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	2100      	movs	r1, #0
 800b586:	6139      	str	r1, [r7, #16]
 800b588:	f003 0308 	and.w	r3, r3, #8
 800b58c:	617b      	str	r3, [r7, #20]
 800b58e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b592:	460b      	mov	r3, r1
 800b594:	4313      	orrs	r3, r2
 800b596:	d011      	beq.n	800b5bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b598:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b59c:	3328      	adds	r3, #40	; 0x28
 800b59e:	2100      	movs	r1, #0
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f001 f9ef 	bl	800c984 <RCCEx_PLL3_Config>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800b5ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d003      	beq.n	800b5bc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b5bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	60b9      	str	r1, [r7, #8]
 800b5c8:	f003 0310 	and.w	r3, r3, #16
 800b5cc:	60fb      	str	r3, [r7, #12]
 800b5ce:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	d011      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5dc:	3328      	adds	r3, #40	; 0x28
 800b5de:	2101      	movs	r1, #1
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	f001 f9cf 	bl	800c984 <RCCEx_PLL3_Config>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b5ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d003      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b5fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	2100      	movs	r1, #0
 800b606:	6039      	str	r1, [r7, #0]
 800b608:	f003 0320 	and.w	r3, r3, #32
 800b60c:	607b      	str	r3, [r7, #4]
 800b60e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b612:	460b      	mov	r3, r1
 800b614:	4313      	orrs	r3, r2
 800b616:	d011      	beq.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b618:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b61c:	3328      	adds	r3, #40	; 0x28
 800b61e:	2102      	movs	r1, #2
 800b620:	4618      	mov	r0, r3
 800b622:	f001 f9af 	bl	800c984 <RCCEx_PLL3_Config>
 800b626:	4603      	mov	r3, r0
 800b628:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800b62c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b630:	2b00      	cmp	r3, #0
 800b632:	d003      	beq.n	800b63c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b634:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b638:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800b63c:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800b644:	2300      	movs	r3, #0
 800b646:	e000      	b.n	800b64a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800b648:	2301      	movs	r3, #1
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800b650:	46bd      	mov	sp, r7
 800b652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b656:	bf00      	nop
 800b658:	58024400 	.word	0x58024400

0800b65c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b090      	sub	sp, #64	; 0x40
 800b660:	af00      	add	r7, sp, #0
 800b662:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b666:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b66a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800b66e:	430b      	orrs	r3, r1
 800b670:	f040 8094 	bne.w	800b79c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b674:	4b9b      	ldr	r3, [pc, #620]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b678:	f003 0307 	and.w	r3, r3, #7
 800b67c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800b67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b680:	2b04      	cmp	r3, #4
 800b682:	f200 8087 	bhi.w	800b794 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b686:	a201      	add	r2, pc, #4	; (adr r2, 800b68c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b68c:	0800b6a1 	.word	0x0800b6a1
 800b690:	0800b6c9 	.word	0x0800b6c9
 800b694:	0800b6f1 	.word	0x0800b6f1
 800b698:	0800b78d 	.word	0x0800b78d
 800b69c:	0800b719 	.word	0x0800b719
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b6a0:	4b90      	ldr	r3, [pc, #576]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b6a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b6ac:	d108      	bne.n	800b6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b6ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f000 ff62 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6bc:	f000 bc93 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b6c4:	f000 bc8f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b6c8:	4b86      	ldr	r3, [pc, #536]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b6d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b6d4:	d108      	bne.n	800b6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6d6:	f107 0318 	add.w	r3, r7, #24
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f000 fca6 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b6e0:	69bb      	ldr	r3, [r7, #24]
 800b6e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6e4:	f000 bc7f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b6ec:	f000 bc7b 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b6f0:	4b7c      	ldr	r3, [pc, #496]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b6f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b6fc:	d108      	bne.n	800b710 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6fe:	f107 030c 	add.w	r3, r7, #12
 800b702:	4618      	mov	r0, r3
 800b704:	f000 fde6 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b70c:	f000 bc6b 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b710:	2300      	movs	r3, #0
 800b712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b714:	f000 bc67 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b718:	4b72      	ldr	r3, [pc, #456]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b71a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b71c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b720:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b722:	4b70      	ldr	r3, [pc, #448]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	f003 0304 	and.w	r3, r3, #4
 800b72a:	2b04      	cmp	r3, #4
 800b72c:	d10c      	bne.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b730:	2b00      	cmp	r3, #0
 800b732:	d109      	bne.n	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b734:	4b6b      	ldr	r3, [pc, #428]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	08db      	lsrs	r3, r3, #3
 800b73a:	f003 0303 	and.w	r3, r3, #3
 800b73e:	4a6a      	ldr	r2, [pc, #424]	; (800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b740:	fa22 f303 	lsr.w	r3, r2, r3
 800b744:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b746:	e01f      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b748:	4b66      	ldr	r3, [pc, #408]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b754:	d106      	bne.n	800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b758:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b75c:	d102      	bne.n	800b764 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b75e:	4b63      	ldr	r3, [pc, #396]	; (800b8ec <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b760:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b762:	e011      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b764:	4b5f      	ldr	r3, [pc, #380]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b76c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b770:	d106      	bne.n	800b780 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b778:	d102      	bne.n	800b780 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b77a:	4b5d      	ldr	r3, [pc, #372]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b77c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b77e:	e003      	b.n	800b788 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b780:	2300      	movs	r3, #0
 800b782:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b784:	f000 bc2f 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b788:	f000 bc2d 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b78c:	4b59      	ldr	r3, [pc, #356]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b78e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b790:	f000 bc29 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b794:	2300      	movs	r3, #0
 800b796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b798:	f000 bc25 	b.w	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b79c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7a0:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800b7a4:	430b      	orrs	r3, r1
 800b7a6:	f040 80a7 	bne.w	800b8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800b7aa:	4b4e      	ldr	r3, [pc, #312]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7ae:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800b7b2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800b7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b7ba:	d054      	beq.n	800b866 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800b7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b7c2:	f200 808b 	bhi.w	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7c8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b7cc:	f000 8083 	beq.w	800b8d6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800b7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7d2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b7d6:	f200 8081 	bhi.w	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b7e0:	d02f      	beq.n	800b842 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b7e8:	d878      	bhi.n	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d004      	beq.n	800b7fa <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b7f6:	d012      	beq.n	800b81e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800b7f8:	e070      	b.n	800b8dc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b7fa:	4b3a      	ldr	r3, [pc, #232]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b802:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b806:	d107      	bne.n	800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b80c:	4618      	mov	r0, r3
 800b80e:	f000 feb5 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b814:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b816:	e3e6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b818:	2300      	movs	r3, #0
 800b81a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b81c:	e3e3      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b81e:	4b31      	ldr	r3, [pc, #196]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b826:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b82a:	d107      	bne.n	800b83c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b82c:	f107 0318 	add.w	r3, r7, #24
 800b830:	4618      	mov	r0, r3
 800b832:	f000 fbfb 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b836:	69bb      	ldr	r3, [r7, #24]
 800b838:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b83a:	e3d4      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b83c:	2300      	movs	r3, #0
 800b83e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b840:	e3d1      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b842:	4b28      	ldr	r3, [pc, #160]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b84a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b84e:	d107      	bne.n	800b860 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b850:	f107 030c 	add.w	r3, r7, #12
 800b854:	4618      	mov	r0, r3
 800b856:	f000 fd3d 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b85e:	e3c2      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b860:	2300      	movs	r3, #0
 800b862:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b864:	e3bf      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b866:	4b1f      	ldr	r3, [pc, #124]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b86a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b86e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b870:	4b1c      	ldr	r3, [pc, #112]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f003 0304 	and.w	r3, r3, #4
 800b878:	2b04      	cmp	r3, #4
 800b87a:	d10c      	bne.n	800b896 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800b87c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d109      	bne.n	800b896 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b882:	4b18      	ldr	r3, [pc, #96]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	08db      	lsrs	r3, r3, #3
 800b888:	f003 0303 	and.w	r3, r3, #3
 800b88c:	4a16      	ldr	r2, [pc, #88]	; (800b8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b88e:	fa22 f303 	lsr.w	r3, r2, r3
 800b892:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b894:	e01e      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b896:	4b13      	ldr	r3, [pc, #76]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b89e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b8a2:	d106      	bne.n	800b8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800b8a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b8aa:	d102      	bne.n	800b8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b8ac:	4b0f      	ldr	r3, [pc, #60]	; (800b8ec <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b8ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8b0:	e010      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8b2:	4b0c      	ldr	r3, [pc, #48]	; (800b8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b8be:	d106      	bne.n	800b8ce <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800b8c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b8c6:	d102      	bne.n	800b8ce <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b8c8:	4b09      	ldr	r3, [pc, #36]	; (800b8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8cc:	e002      	b.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800b8d2:	e388      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b8d4:	e387      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b8d6:	4b07      	ldr	r3, [pc, #28]	; (800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b8d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b8da:	e384      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b8e0:	e381      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b8e2:	bf00      	nop
 800b8e4:	58024400 	.word	0x58024400
 800b8e8:	03d09000 	.word	0x03d09000
 800b8ec:	003d0900 	.word	0x003d0900
 800b8f0:	02faf080 	.word	0x02faf080
 800b8f4:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b8f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8fc:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800b900:	430b      	orrs	r3, r1
 800b902:	f040 809c 	bne.w	800ba3e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b906:	4b9e      	ldr	r3, [pc, #632]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b90a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800b90e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800b910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b912:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b916:	d054      	beq.n	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800b918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b91a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b91e:	f200 808b 	bhi.w	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b928:	f000 8083 	beq.w	800ba32 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800b92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b932:	f200 8081 	bhi.w	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b938:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b93c:	d02f      	beq.n	800b99e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800b93e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b940:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b944:	d878      	bhi.n	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d004      	beq.n	800b956 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800b94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b94e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b952:	d012      	beq.n	800b97a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800b954:	e070      	b.n	800ba38 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b956:	4b8a      	ldr	r3, [pc, #552]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b95e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b962:	d107      	bne.n	800b974 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b968:	4618      	mov	r0, r3
 800b96a:	f000 fe07 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b96e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b970:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b972:	e338      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b974:	2300      	movs	r3, #0
 800b976:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b978:	e335      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b97a:	4b81      	ldr	r3, [pc, #516]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b982:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b986:	d107      	bne.n	800b998 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b988:	f107 0318 	add.w	r3, r7, #24
 800b98c:	4618      	mov	r0, r3
 800b98e:	f000 fb4d 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b992:	69bb      	ldr	r3, [r7, #24]
 800b994:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b996:	e326      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b99c:	e323      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b99e:	4b78      	ldr	r3, [pc, #480]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b9a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9aa:	d107      	bne.n	800b9bc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9ac:	f107 030c 	add.w	r3, r7, #12
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f000 fc8f 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9ba:	e314      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800b9c0:	e311      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9c2:	4b6f      	ldr	r3, [pc, #444]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b9ca:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9cc:	4b6c      	ldr	r3, [pc, #432]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0304 	and.w	r3, r3, #4
 800b9d4:	2b04      	cmp	r3, #4
 800b9d6:	d10c      	bne.n	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800b9d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d109      	bne.n	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9de:	4b68      	ldr	r3, [pc, #416]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	08db      	lsrs	r3, r3, #3
 800b9e4:	f003 0303 	and.w	r3, r3, #3
 800b9e8:	4a66      	ldr	r2, [pc, #408]	; (800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b9ea:	fa22 f303 	lsr.w	r3, r2, r3
 800b9ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b9f0:	e01e      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9f2:	4b63      	ldr	r3, [pc, #396]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9fe:	d106      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ba00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ba06:	d102      	bne.n	800ba0e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ba08:	4b5f      	ldr	r3, [pc, #380]	; (800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ba0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba0c:	e010      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba0e:	4b5c      	ldr	r3, [pc, #368]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ba1a:	d106      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ba1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba22:	d102      	bne.n	800ba2a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ba24:	4b59      	ldr	r3, [pc, #356]	; (800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ba26:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba28:	e002      	b.n	800ba30 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ba2e:	e2da      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ba30:	e2d9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ba32:	4b57      	ldr	r3, [pc, #348]	; (800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ba34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ba36:	e2d6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ba3c:	e2d3      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ba3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba42:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800ba46:	430b      	orrs	r3, r1
 800ba48:	f040 80a7 	bne.w	800bb9a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ba4c:	4b4c      	ldr	r3, [pc, #304]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba50:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800ba54:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800ba56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba5c:	d055      	beq.n	800bb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ba5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba64:	f200 8096 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba6a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba6e:	f000 8084 	beq.w	800bb7a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ba72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba74:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba78:	f200 808c 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba82:	d030      	beq.n	800bae6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ba84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba8a:	f200 8083 	bhi.w	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d004      	beq.n	800ba9e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ba94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba9a:	d012      	beq.n	800bac2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800ba9c:	e07a      	b.n	800bb94 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ba9e:	4b38      	ldr	r3, [pc, #224]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800baa6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800baaa:	d107      	bne.n	800babc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800baac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bab0:	4618      	mov	r0, r3
 800bab2:	f000 fd63 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800baba:	e294      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800babc:	2300      	movs	r3, #0
 800babe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bac0:	e291      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bac2:	4b2f      	ldr	r3, [pc, #188]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800baca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bace:	d107      	bne.n	800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bad0:	f107 0318 	add.w	r3, r7, #24
 800bad4:	4618      	mov	r0, r3
 800bad6:	f000 faa9 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bada:	69bb      	ldr	r3, [r7, #24]
 800badc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bade:	e282      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bae0:	2300      	movs	r3, #0
 800bae2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bae4:	e27f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bae6:	4b26      	ldr	r3, [pc, #152]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800baee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800baf2:	d107      	bne.n	800bb04 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baf4:	f107 030c 	add.w	r3, r7, #12
 800baf8:	4618      	mov	r0, r3
 800bafa:	f000 fbeb 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb02:	e270      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb04:	2300      	movs	r3, #0
 800bb06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb08:	e26d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb0a:	4b1d      	ldr	r3, [pc, #116]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bb12:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb14:	4b1a      	ldr	r3, [pc, #104]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 0304 	and.w	r3, r3, #4
 800bb1c:	2b04      	cmp	r3, #4
 800bb1e:	d10c      	bne.n	800bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bb20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d109      	bne.n	800bb3a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb26:	4b16      	ldr	r3, [pc, #88]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	08db      	lsrs	r3, r3, #3
 800bb2c:	f003 0303 	and.w	r3, r3, #3
 800bb30:	4a14      	ldr	r2, [pc, #80]	; (800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bb32:	fa22 f303 	lsr.w	r3, r2, r3
 800bb36:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb38:	e01e      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb3a:	4b11      	ldr	r3, [pc, #68]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb46:	d106      	bne.n	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bb48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb4e:	d102      	bne.n	800bb56 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb50:	4b0d      	ldr	r3, [pc, #52]	; (800bb88 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bb52:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb54:	e010      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb56:	4b0a      	ldr	r3, [pc, #40]	; (800bb80 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb62:	d106      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800bb64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb6a:	d102      	bne.n	800bb72 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb6c:	4b07      	ldr	r3, [pc, #28]	; (800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb70:	e002      	b.n	800bb78 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb72:	2300      	movs	r3, #0
 800bb74:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bb76:	e236      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb78:	e235      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb7a:	4b05      	ldr	r3, [pc, #20]	; (800bb90 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bb7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb7e:	e232      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb80:	58024400 	.word	0x58024400
 800bb84:	03d09000 	.word	0x03d09000
 800bb88:	003d0900 	.word	0x003d0900
 800bb8c:	02faf080 	.word	0x02faf080
 800bb90:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800bb94:	2300      	movs	r3, #0
 800bb96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bb98:	e225      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bb9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb9e:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800bba2:	430b      	orrs	r3, r1
 800bba4:	f040 8085 	bne.w	800bcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bba8:	4b9c      	ldr	r3, [pc, #624]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bbaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbac:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800bbb0:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800bbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bbb8:	d06b      	beq.n	800bc92 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800bbba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bbc0:	d874      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bbc8:	d056      	beq.n	800bc78 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800bbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbcc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bbd0:	d86c      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbd4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bbd8:	d03b      	beq.n	800bc52 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800bbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbdc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bbe0:	d864      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbe4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbe8:	d021      	beq.n	800bc2e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800bbea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbf0:	d85c      	bhi.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d004      	beq.n	800bc02 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800bbf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbfe:	d004      	beq.n	800bc0a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800bc00:	e054      	b.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bc02:	f7fe fb5f 	bl	800a2c4 <HAL_RCC_GetPCLK1Freq>
 800bc06:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800bc08:	e1ed      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc0a:	4b84      	ldr	r3, [pc, #528]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bc12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc16:	d107      	bne.n	800bc28 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc18:	f107 0318 	add.w	r3, r7, #24
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f000 fa05 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc22:	69fb      	ldr	r3, [r7, #28]
 800bc24:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc26:	e1de      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc2c:	e1db      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc2e:	4b7b      	ldr	r3, [pc, #492]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bc36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc3a:	d107      	bne.n	800bc4c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc3c:	f107 030c 	add.w	r3, r7, #12
 800bc40:	4618      	mov	r0, r3
 800bc42:	f000 fb47 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc4a:	e1cc      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc50:	e1c9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc52:	4b72      	ldr	r3, [pc, #456]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f003 0304 	and.w	r3, r3, #4
 800bc5a:	2b04      	cmp	r3, #4
 800bc5c:	d109      	bne.n	800bc72 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc5e:	4b6f      	ldr	r3, [pc, #444]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	08db      	lsrs	r3, r3, #3
 800bc64:	f003 0303 	and.w	r3, r3, #3
 800bc68:	4a6d      	ldr	r2, [pc, #436]	; (800be20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bc6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc70:	e1b9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc72:	2300      	movs	r3, #0
 800bc74:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc76:	e1b6      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bc78:	4b68      	ldr	r3, [pc, #416]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bc84:	d102      	bne.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800bc86:	4b67      	ldr	r3, [pc, #412]	; (800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bc88:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc8a:	e1ac      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc90:	e1a9      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bc92:	4b62      	ldr	r3, [pc, #392]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc9a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bc9e:	d102      	bne.n	800bca6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800bca0:	4b61      	ldr	r3, [pc, #388]	; (800be28 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bca2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bca4:	e19f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bca6:	2300      	movs	r3, #0
 800bca8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcaa:	e19c      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bcac:	2300      	movs	r3, #0
 800bcae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcb0:	e199      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bcb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcb6:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800bcba:	430b      	orrs	r3, r1
 800bcbc:	d173      	bne.n	800bda6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bcbe:	4b57      	ldr	r3, [pc, #348]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcc2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800bcc6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bcc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bcce:	d02f      	beq.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800bcd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcd2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bcd6:	d863      	bhi.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800bcd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d004      	beq.n	800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800bcde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bce4:	d012      	beq.n	800bd0c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800bce6:	e05b      	b.n	800bda0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bce8:	4b4c      	ldr	r3, [pc, #304]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bcf0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bcf4:	d107      	bne.n	800bd06 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcf6:	f107 0318 	add.w	r3, r7, #24
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 f996 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd04:	e16f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd06:	2300      	movs	r3, #0
 800bd08:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd0a:	e16c      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd0c:	4b43      	ldr	r3, [pc, #268]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bd14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd18:	d107      	bne.n	800bd2a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd1a:	f107 030c 	add.w	r3, r7, #12
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f000 fad8 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd28:	e15d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd2e:	e15a      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd30:	4b3a      	ldr	r3, [pc, #232]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bd38:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd3a:	4b38      	ldr	r3, [pc, #224]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 0304 	and.w	r3, r3, #4
 800bd42:	2b04      	cmp	r3, #4
 800bd44:	d10c      	bne.n	800bd60 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800bd46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d109      	bne.n	800bd60 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd4c:	4b33      	ldr	r3, [pc, #204]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	08db      	lsrs	r3, r3, #3
 800bd52:	f003 0303 	and.w	r3, r3, #3
 800bd56:	4a32      	ldr	r2, [pc, #200]	; (800be20 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bd58:	fa22 f303 	lsr.w	r3, r2, r3
 800bd5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd5e:	e01e      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd60:	4b2e      	ldr	r3, [pc, #184]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd6c:	d106      	bne.n	800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800bd6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd74:	d102      	bne.n	800bd7c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd76:	4b2b      	ldr	r3, [pc, #172]	; (800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bd78:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd7a:	e010      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd7c:	4b27      	ldr	r3, [pc, #156]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd88:	d106      	bne.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800bd8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd90:	d102      	bne.n	800bd98 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd92:	4b25      	ldr	r3, [pc, #148]	; (800be28 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bd94:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd96:	e002      	b.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bd9c:	e123      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd9e:	e122      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bda0:	2300      	movs	r3, #0
 800bda2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bda4:	e11f      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bda6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdaa:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800bdae:	430b      	orrs	r3, r1
 800bdb0:	d13c      	bne.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800bdb2:	4b1a      	ldr	r3, [pc, #104]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bdba:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bdbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d004      	beq.n	800bdcc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800bdc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdc8:	d012      	beq.n	800bdf0 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800bdca:	e023      	b.n	800be14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdcc:	4b13      	ldr	r3, [pc, #76]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bdd8:	d107      	bne.n	800bdea <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdde:	4618      	mov	r0, r3
 800bde0:	f000 fbcc 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bde8:	e0fd      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bdea:	2300      	movs	r3, #0
 800bdec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdee:	e0fa      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	; (800be1c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bdfc:	d107      	bne.n	800be0e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdfe:	f107 0318 	add.w	r3, r7, #24
 800be02:	4618      	mov	r0, r3
 800be04:	f000 f912 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be0c:	e0eb      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be0e:	2300      	movs	r3, #0
 800be10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be12:	e0e8      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be18:	e0e5      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be1a:	bf00      	nop
 800be1c:	58024400 	.word	0x58024400
 800be20:	03d09000 	.word	0x03d09000
 800be24:	003d0900 	.word	0x003d0900
 800be28:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800be2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be30:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800be34:	430b      	orrs	r3, r1
 800be36:	f040 8085 	bne.w	800bf44 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800be3a:	4b6d      	ldr	r3, [pc, #436]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be3e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800be42:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800be44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be4a:	d06b      	beq.n	800bf24 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800be4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be52:	d874      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be5a:	d056      	beq.n	800bf0a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800be5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be62:	d86c      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be66:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be6a:	d03b      	beq.n	800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800be6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be72:	d864      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be7a:	d021      	beq.n	800bec0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800be7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be82:	d85c      	bhi.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be86:	2b00      	cmp	r3, #0
 800be88:	d004      	beq.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800be8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be90:	d004      	beq.n	800be9c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800be92:	e054      	b.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800be94:	f000 f8b4 	bl	800c000 <HAL_RCCEx_GetD3PCLK1Freq>
 800be98:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800be9a:	e0a4      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be9c:	4b54      	ldr	r3, [pc, #336]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bea4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bea8:	d107      	bne.n	800beba <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800beaa:	f107 0318 	add.w	r3, r7, #24
 800beae:	4618      	mov	r0, r3
 800beb0:	f000 f8bc 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800beb4:	69fb      	ldr	r3, [r7, #28]
 800beb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beb8:	e095      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800beba:	2300      	movs	r3, #0
 800bebc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bebe:	e092      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bec0:	4b4b      	ldr	r3, [pc, #300]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800becc:	d107      	bne.n	800bede <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bece:	f107 030c 	add.w	r3, r7, #12
 800bed2:	4618      	mov	r0, r3
 800bed4:	f000 f9fe 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bedc:	e083      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bede:	2300      	movs	r3, #0
 800bee0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bee2:	e080      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bee4:	4b42      	ldr	r3, [pc, #264]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f003 0304 	and.w	r3, r3, #4
 800beec:	2b04      	cmp	r3, #4
 800beee:	d109      	bne.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bef0:	4b3f      	ldr	r3, [pc, #252]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	08db      	lsrs	r3, r3, #3
 800bef6:	f003 0303 	and.w	r3, r3, #3
 800befa:	4a3e      	ldr	r2, [pc, #248]	; (800bff4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800befc:	fa22 f303 	lsr.w	r3, r2, r3
 800bf00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf02:	e070      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf04:	2300      	movs	r3, #0
 800bf06:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf08:	e06d      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bf0a:	4b39      	ldr	r3, [pc, #228]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf16:	d102      	bne.n	800bf1e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800bf18:	4b37      	ldr	r3, [pc, #220]	; (800bff8 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800bf1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf1c:	e063      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf22:	e060      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf24:	4b32      	ldr	r3, [pc, #200]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bf30:	d102      	bne.n	800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800bf32:	4b32      	ldr	r3, [pc, #200]	; (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf34:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf36:	e056      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf38:	2300      	movs	r3, #0
 800bf3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf3c:	e053      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf42:	e050      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bf44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf48:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800bf4c:	430b      	orrs	r3, r1
 800bf4e:	d148      	bne.n	800bfe2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bf50:	4b27      	ldr	r3, [pc, #156]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf58:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bf5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf60:	d02a      	beq.n	800bfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800bf62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf68:	d838      	bhi.n	800bfdc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800bf6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d004      	beq.n	800bf7a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800bf70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bf76:	d00d      	beq.n	800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800bf78:	e030      	b.n	800bfdc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf7a:	4b1d      	ldr	r3, [pc, #116]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bf86:	d102      	bne.n	800bf8e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800bf88:	4b1c      	ldr	r3, [pc, #112]	; (800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf8c:	e02b      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf92:	e028      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf94:	4b16      	ldr	r3, [pc, #88]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bfa0:	d107      	bne.n	800bfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bfa2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f000 fae8 	bl	800c57c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bfac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfb0:	e019      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfb6:	e016      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bfb8:	4b0d      	ldr	r3, [pc, #52]	; (800bff0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bfc0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bfc4:	d107      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfc6:	f107 0318 	add.w	r3, r7, #24
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f000 f82e 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bfd0:	69fb      	ldr	r3, [r7, #28]
 800bfd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfd4:	e007      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfda:	e004      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfe0:	e001      	b.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800bfe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3740      	adds	r7, #64	; 0x40
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	58024400 	.word	0x58024400
 800bff4:	03d09000 	.word	0x03d09000
 800bff8:	003d0900 	.word	0x003d0900
 800bffc:	02faf080 	.word	0x02faf080

0800c000 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c004:	f7fe f92e 	bl	800a264 <HAL_RCC_GetHCLKFreq>
 800c008:	4602      	mov	r2, r0
 800c00a:	4b06      	ldr	r3, [pc, #24]	; (800c024 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c00c:	6a1b      	ldr	r3, [r3, #32]
 800c00e:	091b      	lsrs	r3, r3, #4
 800c010:	f003 0307 	and.w	r3, r3, #7
 800c014:	4904      	ldr	r1, [pc, #16]	; (800c028 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c016:	5ccb      	ldrb	r3, [r1, r3]
 800c018:	f003 031f 	and.w	r3, r3, #31
 800c01c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c020:	4618      	mov	r0, r3
 800c022:	bd80      	pop	{r7, pc}
 800c024:	58024400 	.word	0x58024400
 800c028:	0801dc74 	.word	0x0801dc74

0800c02c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c02c:	b480      	push	{r7}
 800c02e:	b089      	sub	sp, #36	; 0x24
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c034:	4ba1      	ldr	r3, [pc, #644]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c038:	f003 0303 	and.w	r3, r3, #3
 800c03c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c03e:	4b9f      	ldr	r3, [pc, #636]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c042:	0b1b      	lsrs	r3, r3, #12
 800c044:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c048:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c04a:	4b9c      	ldr	r3, [pc, #624]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c04c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c04e:	091b      	lsrs	r3, r3, #4
 800c050:	f003 0301 	and.w	r3, r3, #1
 800c054:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c056:	4b99      	ldr	r3, [pc, #612]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c05a:	08db      	lsrs	r3, r3, #3
 800c05c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c060:	693a      	ldr	r2, [r7, #16]
 800c062:	fb02 f303 	mul.w	r3, r2, r3
 800c066:	ee07 3a90 	vmov	s15, r3
 800c06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c06e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	2b00      	cmp	r3, #0
 800c076:	f000 8111 	beq.w	800c29c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c07a:	69bb      	ldr	r3, [r7, #24]
 800c07c:	2b02      	cmp	r3, #2
 800c07e:	f000 8083 	beq.w	800c188 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c082:	69bb      	ldr	r3, [r7, #24]
 800c084:	2b02      	cmp	r3, #2
 800c086:	f200 80a1 	bhi.w	800c1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c08a:	69bb      	ldr	r3, [r7, #24]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d003      	beq.n	800c098 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c090:	69bb      	ldr	r3, [r7, #24]
 800c092:	2b01      	cmp	r3, #1
 800c094:	d056      	beq.n	800c144 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c096:	e099      	b.n	800c1cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c098:	4b88      	ldr	r3, [pc, #544]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0320 	and.w	r3, r3, #32
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d02d      	beq.n	800c100 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0a4:	4b85      	ldr	r3, [pc, #532]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	08db      	lsrs	r3, r3, #3
 800c0aa:	f003 0303 	and.w	r3, r3, #3
 800c0ae:	4a84      	ldr	r2, [pc, #528]	; (800c2c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c0b0:	fa22 f303 	lsr.w	r3, r2, r3
 800c0b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	ee07 3a90 	vmov	s15, r3
 800c0bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	ee07 3a90 	vmov	s15, r3
 800c0c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0ce:	4b7b      	ldr	r3, [pc, #492]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0d6:	ee07 3a90 	vmov	s15, r3
 800c0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c0e2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c0fe:	e087      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	ee07 3a90 	vmov	s15, r3
 800c106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c10a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c2c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c10e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c112:	4b6a      	ldr	r3, [pc, #424]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c116:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c11a:	ee07 3a90 	vmov	s15, r3
 800c11e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c122:	ed97 6a03 	vldr	s12, [r7, #12]
 800c126:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c12a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c12e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c132:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c136:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c13e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c142:	e065      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c144:	697b      	ldr	r3, [r7, #20]
 800c146:	ee07 3a90 	vmov	s15, r3
 800c14a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c14e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c156:	4b59      	ldr	r3, [pc, #356]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c15a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c15e:	ee07 3a90 	vmov	s15, r3
 800c162:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c166:	ed97 6a03 	vldr	s12, [r7, #12]
 800c16a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c16e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c172:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c176:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c17a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c17e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c182:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c186:	e043      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	ee07 3a90 	vmov	s15, r3
 800c18e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c192:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c2d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c19a:	4b48      	ldr	r3, [pc, #288]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c19c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c19e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1a2:	ee07 3a90 	vmov	s15, r3
 800c1a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1ae:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c1be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1ca:	e021      	b.n	800c210 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	ee07 3a90 	vmov	s15, r3
 800c1d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1d6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c2cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c1da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1de:	4b37      	ldr	r3, [pc, #220]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1e6:	ee07 3a90 	vmov	s15, r3
 800c1ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1f2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c2c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c20a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c20e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c210:	4b2a      	ldr	r3, [pc, #168]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c214:	0a5b      	lsrs	r3, r3, #9
 800c216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c21a:	ee07 3a90 	vmov	s15, r3
 800c21e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c222:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c226:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c22a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c22e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c232:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c236:	ee17 2a90 	vmov	r2, s15
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c23e:	4b1f      	ldr	r3, [pc, #124]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c242:	0c1b      	lsrs	r3, r3, #16
 800c244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c248:	ee07 3a90 	vmov	s15, r3
 800c24c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c250:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c254:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c258:	edd7 6a07 	vldr	s13, [r7, #28]
 800c25c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c264:	ee17 2a90 	vmov	r2, s15
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c26c:	4b13      	ldr	r3, [pc, #76]	; (800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c26e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c270:	0e1b      	lsrs	r3, r3, #24
 800c272:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c276:	ee07 3a90 	vmov	s15, r3
 800c27a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c27e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c282:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c286:	edd7 6a07 	vldr	s13, [r7, #28]
 800c28a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c28e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c292:	ee17 2a90 	vmov	r2, s15
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c29a:	e008      	b.n	800c2ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	609a      	str	r2, [r3, #8]
}
 800c2ae:	bf00      	nop
 800c2b0:	3724      	adds	r7, #36	; 0x24
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b8:	4770      	bx	lr
 800c2ba:	bf00      	nop
 800c2bc:	58024400 	.word	0x58024400
 800c2c0:	03d09000 	.word	0x03d09000
 800c2c4:	46000000 	.word	0x46000000
 800c2c8:	4c742400 	.word	0x4c742400
 800c2cc:	4a742400 	.word	0x4a742400
 800c2d0:	4c3ebc20 	.word	0x4c3ebc20

0800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b089      	sub	sp, #36	; 0x24
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c2dc:	4ba1      	ldr	r3, [pc, #644]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2e0:	f003 0303 	and.w	r3, r3, #3
 800c2e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c2e6:	4b9f      	ldr	r3, [pc, #636]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2ea:	0d1b      	lsrs	r3, r3, #20
 800c2ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c2f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c2f2:	4b9c      	ldr	r3, [pc, #624]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f6:	0a1b      	lsrs	r3, r3, #8
 800c2f8:	f003 0301 	and.w	r3, r3, #1
 800c2fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c2fe:	4b99      	ldr	r3, [pc, #612]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c302:	08db      	lsrs	r3, r3, #3
 800c304:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c308:	693a      	ldr	r2, [r7, #16]
 800c30a:	fb02 f303 	mul.w	r3, r2, r3
 800c30e:	ee07 3a90 	vmov	s15, r3
 800c312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c316:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f000 8111 	beq.w	800c544 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c322:	69bb      	ldr	r3, [r7, #24]
 800c324:	2b02      	cmp	r3, #2
 800c326:	f000 8083 	beq.w	800c430 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c32a:	69bb      	ldr	r3, [r7, #24]
 800c32c:	2b02      	cmp	r3, #2
 800c32e:	f200 80a1 	bhi.w	800c474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c332:	69bb      	ldr	r3, [r7, #24]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d003      	beq.n	800c340 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c338:	69bb      	ldr	r3, [r7, #24]
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d056      	beq.n	800c3ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c33e:	e099      	b.n	800c474 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c340:	4b88      	ldr	r3, [pc, #544]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 0320 	and.w	r3, r3, #32
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d02d      	beq.n	800c3a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c34c:	4b85      	ldr	r3, [pc, #532]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	08db      	lsrs	r3, r3, #3
 800c352:	f003 0303 	and.w	r3, r3, #3
 800c356:	4a84      	ldr	r2, [pc, #528]	; (800c568 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c358:	fa22 f303 	lsr.w	r3, r2, r3
 800c35c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	ee07 3a90 	vmov	s15, r3
 800c364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	ee07 3a90 	vmov	s15, r3
 800c36e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c376:	4b7b      	ldr	r3, [pc, #492]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c37a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c37e:	ee07 3a90 	vmov	s15, r3
 800c382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c386:	ed97 6a03 	vldr	s12, [r7, #12]
 800c38a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c38e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c396:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c39a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c39e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c3a6:	e087      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	ee07 3a90 	vmov	s15, r3
 800c3ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c570 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c3b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3ba:	4b6a      	ldr	r3, [pc, #424]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3c2:	ee07 3a90 	vmov	s15, r3
 800c3c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c3d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c3de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c3ea:	e065      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	ee07 3a90 	vmov	s15, r3
 800c3f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c3fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3fe:	4b59      	ldr	r3, [pc, #356]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c406:	ee07 3a90 	vmov	s15, r3
 800c40a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c40e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c412:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c41a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c41e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c42a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c42e:	e043      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	ee07 3a90 	vmov	s15, r3
 800c436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c43a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c578 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c43e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c442:	4b48      	ldr	r3, [pc, #288]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c44a:	ee07 3a90 	vmov	s15, r3
 800c44e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c452:	ed97 6a03 	vldr	s12, [r7, #12]
 800c456:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c45a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c45e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c462:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c46a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c46e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c472:	e021      	b.n	800c4b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	ee07 3a90 	vmov	s15, r3
 800c47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c47e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c574 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c486:	4b37      	ldr	r3, [pc, #220]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c48a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c48e:	ee07 3a90 	vmov	s15, r3
 800c492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c496:	ed97 6a03 	vldr	s12, [r7, #12]
 800c49a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c56c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c49e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c4b8:	4b2a      	ldr	r3, [pc, #168]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4bc:	0a5b      	lsrs	r3, r3, #9
 800c4be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4c2:	ee07 3a90 	vmov	s15, r3
 800c4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4d2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c4de:	ee17 2a90 	vmov	r2, s15
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c4e6:	4b1f      	ldr	r3, [pc, #124]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4ea:	0c1b      	lsrs	r3, r3, #16
 800c4ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4f0:	ee07 3a90 	vmov	s15, r3
 800c4f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c4fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c500:	edd7 6a07 	vldr	s13, [r7, #28]
 800c504:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c508:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c50c:	ee17 2a90 	vmov	r2, s15
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c514:	4b13      	ldr	r3, [pc, #76]	; (800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c518:	0e1b      	lsrs	r3, r3, #24
 800c51a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c51e:	ee07 3a90 	vmov	s15, r3
 800c522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c526:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c52a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c52e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c536:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c53a:	ee17 2a90 	vmov	r2, s15
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c542:	e008      	b.n	800c556 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2200      	movs	r2, #0
 800c548:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2200      	movs	r2, #0
 800c554:	609a      	str	r2, [r3, #8]
}
 800c556:	bf00      	nop
 800c558:	3724      	adds	r7, #36	; 0x24
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	58024400 	.word	0x58024400
 800c568:	03d09000 	.word	0x03d09000
 800c56c:	46000000 	.word	0x46000000
 800c570:	4c742400 	.word	0x4c742400
 800c574:	4a742400 	.word	0x4a742400
 800c578:	4c3ebc20 	.word	0x4c3ebc20

0800c57c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b089      	sub	sp, #36	; 0x24
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c584:	4ba0      	ldr	r3, [pc, #640]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c588:	f003 0303 	and.w	r3, r3, #3
 800c58c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c58e:	4b9e      	ldr	r3, [pc, #632]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c592:	091b      	lsrs	r3, r3, #4
 800c594:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c598:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c59a:	4b9b      	ldr	r3, [pc, #620]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c59c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c59e:	f003 0301 	and.w	r3, r3, #1
 800c5a2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c5a4:	4b98      	ldr	r3, [pc, #608]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5a8:	08db      	lsrs	r3, r3, #3
 800c5aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5ae:	693a      	ldr	r2, [r7, #16]
 800c5b0:	fb02 f303 	mul.w	r3, r2, r3
 800c5b4:	ee07 3a90 	vmov	s15, r3
 800c5b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5bc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f000 8111 	beq.w	800c7ea <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	2b02      	cmp	r3, #2
 800c5cc:	f000 8083 	beq.w	800c6d6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c5d0:	69bb      	ldr	r3, [r7, #24]
 800c5d2:	2b02      	cmp	r3, #2
 800c5d4:	f200 80a1 	bhi.w	800c71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c5d8:	69bb      	ldr	r3, [r7, #24]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d003      	beq.n	800c5e6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c5de:	69bb      	ldr	r3, [r7, #24]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d056      	beq.n	800c692 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c5e4:	e099      	b.n	800c71a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c5e6:	4b88      	ldr	r3, [pc, #544]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f003 0320 	and.w	r3, r3, #32
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d02d      	beq.n	800c64e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5f2:	4b85      	ldr	r3, [pc, #532]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	08db      	lsrs	r3, r3, #3
 800c5f8:	f003 0303 	and.w	r3, r3, #3
 800c5fc:	4a83      	ldr	r2, [pc, #524]	; (800c80c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c5fe:	fa22 f303 	lsr.w	r3, r2, r3
 800c602:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	ee07 3a90 	vmov	s15, r3
 800c60a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	ee07 3a90 	vmov	s15, r3
 800c614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c61c:	4b7a      	ldr	r3, [pc, #488]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c61e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c624:	ee07 3a90 	vmov	s15, r3
 800c628:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c62c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c630:	eddf 5a77 	vldr	s11, [pc, #476]	; 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c634:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c638:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c63c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c644:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c648:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c64c:	e087      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	ee07 3a90 	vmov	s15, r3
 800c654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c658:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800c814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c65c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c660:	4b69      	ldr	r3, [pc, #420]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c664:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c668:	ee07 3a90 	vmov	s15, r3
 800c66c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c670:	ed97 6a03 	vldr	s12, [r7, #12]
 800c674:	eddf 5a66 	vldr	s11, [pc, #408]	; 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c678:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c67c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c680:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c684:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c68c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c690:	e065      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	ee07 3a90 	vmov	s15, r3
 800c698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c69c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800c818 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c6a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6a4:	4b58      	ldr	r3, [pc, #352]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6ac:	ee07 3a90 	vmov	s15, r3
 800c6b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6b4:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6b8:	eddf 5a55 	vldr	s11, [pc, #340]	; 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c6bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6d0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6d4:	e043      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6d6:	697b      	ldr	r3, [r7, #20]
 800c6d8:	ee07 3a90 	vmov	s15, r3
 800c6dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6e0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800c81c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c6e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6e8:	4b47      	ldr	r3, [pc, #284]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6f0:	ee07 3a90 	vmov	s15, r3
 800c6f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6f8:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6fc:	eddf 5a44 	vldr	s11, [pc, #272]	; 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c700:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c704:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c708:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c70c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c710:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c714:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c718:	e021      	b.n	800c75e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c71a:	697b      	ldr	r3, [r7, #20]
 800c71c:	ee07 3a90 	vmov	s15, r3
 800c720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c724:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800c814 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c728:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c72c:	4b36      	ldr	r3, [pc, #216]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c72e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c734:	ee07 3a90 	vmov	s15, r3
 800c738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c73c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c740:	eddf 5a33 	vldr	s11, [pc, #204]	; 800c810 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c744:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c748:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c74c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c750:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c754:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c758:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c75c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c75e:	4b2a      	ldr	r3, [pc, #168]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c762:	0a5b      	lsrs	r3, r3, #9
 800c764:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c768:	ee07 3a90 	vmov	s15, r3
 800c76c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c770:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c774:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c778:	edd7 6a07 	vldr	s13, [r7, #28]
 800c77c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c780:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c784:	ee17 2a90 	vmov	r2, s15
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c78c:	4b1e      	ldr	r3, [pc, #120]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c790:	0c1b      	lsrs	r3, r3, #16
 800c792:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c796:	ee07 3a90 	vmov	s15, r3
 800c79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c79e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7b2:	ee17 2a90 	vmov	r2, s15
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c7ba:	4b13      	ldr	r3, [pc, #76]	; (800c808 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7be:	0e1b      	lsrs	r3, r3, #24
 800c7c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7c4:	ee07 3a90 	vmov	s15, r3
 800c7c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7e0:	ee17 2a90 	vmov	r2, s15
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c7e8:	e008      	b.n	800c7fc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	609a      	str	r2, [r3, #8]
}
 800c7fc:	bf00      	nop
 800c7fe:	3724      	adds	r7, #36	; 0x24
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr
 800c808:	58024400 	.word	0x58024400
 800c80c:	03d09000 	.word	0x03d09000
 800c810:	46000000 	.word	0x46000000
 800c814:	4c742400 	.word	0x4c742400
 800c818:	4a742400 	.word	0x4a742400
 800c81c:	4c3ebc20 	.word	0x4c3ebc20

0800c820 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c82a:	2300      	movs	r3, #0
 800c82c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c82e:	4b53      	ldr	r3, [pc, #332]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c832:	f003 0303 	and.w	r3, r3, #3
 800c836:	2b03      	cmp	r3, #3
 800c838:	d101      	bne.n	800c83e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c83a:	2301      	movs	r3, #1
 800c83c:	e099      	b.n	800c972 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c83e:	4b4f      	ldr	r3, [pc, #316]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4a4e      	ldr	r2, [pc, #312]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c844:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c848:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c84a:	f7f6 fe93 	bl	8003574 <HAL_GetTick>
 800c84e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c850:	e008      	b.n	800c864 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c852:	f7f6 fe8f 	bl	8003574 <HAL_GetTick>
 800c856:	4602      	mov	r2, r0
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	1ad3      	subs	r3, r2, r3
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d901      	bls.n	800c864 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c860:	2303      	movs	r3, #3
 800c862:	e086      	b.n	800c972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c864:	4b45      	ldr	r3, [pc, #276]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1f0      	bne.n	800c852 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c870:	4b42      	ldr	r3, [pc, #264]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c874:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	031b      	lsls	r3, r3, #12
 800c87e:	493f      	ldr	r1, [pc, #252]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c880:	4313      	orrs	r3, r2
 800c882:	628b      	str	r3, [r1, #40]	; 0x28
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	3b01      	subs	r3, #1
 800c88a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	3b01      	subs	r3, #1
 800c894:	025b      	lsls	r3, r3, #9
 800c896:	b29b      	uxth	r3, r3
 800c898:	431a      	orrs	r2, r3
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	68db      	ldr	r3, [r3, #12]
 800c89e:	3b01      	subs	r3, #1
 800c8a0:	041b      	lsls	r3, r3, #16
 800c8a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800c8a6:	431a      	orrs	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	691b      	ldr	r3, [r3, #16]
 800c8ac:	3b01      	subs	r3, #1
 800c8ae:	061b      	lsls	r3, r3, #24
 800c8b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800c8b4:	4931      	ldr	r1, [pc, #196]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8b6:	4313      	orrs	r3, r2
 800c8b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c8ba:	4b30      	ldr	r3, [pc, #192]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	695b      	ldr	r3, [r3, #20]
 800c8c6:	492d      	ldr	r1, [pc, #180]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c8cc:	4b2b      	ldr	r3, [pc, #172]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d0:	f023 0220 	bic.w	r2, r3, #32
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	699b      	ldr	r3, [r3, #24]
 800c8d8:	4928      	ldr	r1, [pc, #160]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c8de:	4b27      	ldr	r3, [pc, #156]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e2:	4a26      	ldr	r2, [pc, #152]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8e4:	f023 0310 	bic.w	r3, r3, #16
 800c8e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c8ea:	4b24      	ldr	r3, [pc, #144]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c8ee:	4b24      	ldr	r3, [pc, #144]	; (800c980 <RCCEx_PLL2_Config+0x160>)
 800c8f0:	4013      	ands	r3, r2
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	69d2      	ldr	r2, [r2, #28]
 800c8f6:	00d2      	lsls	r2, r2, #3
 800c8f8:	4920      	ldr	r1, [pc, #128]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c8fe:	4b1f      	ldr	r3, [pc, #124]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c902:	4a1e      	ldr	r2, [pc, #120]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c904:	f043 0310 	orr.w	r3, r3, #16
 800c908:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d106      	bne.n	800c91e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c910:	4b1a      	ldr	r3, [pc, #104]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c914:	4a19      	ldr	r2, [pc, #100]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c916:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c91a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c91c:	e00f      	b.n	800c93e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c91e:	683b      	ldr	r3, [r7, #0]
 800c920:	2b01      	cmp	r3, #1
 800c922:	d106      	bne.n	800c932 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c924:	4b15      	ldr	r3, [pc, #84]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c928:	4a14      	ldr	r2, [pc, #80]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c92a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c92e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800c930:	e005      	b.n	800c93e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c932:	4b12      	ldr	r3, [pc, #72]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c936:	4a11      	ldr	r2, [pc, #68]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c938:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c93c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c93e:	4b0f      	ldr	r3, [pc, #60]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	4a0e      	ldr	r2, [pc, #56]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c944:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c948:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c94a:	f7f6 fe13 	bl	8003574 <HAL_GetTick>
 800c94e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c950:	e008      	b.n	800c964 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c952:	f7f6 fe0f 	bl	8003574 <HAL_GetTick>
 800c956:	4602      	mov	r2, r0
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	1ad3      	subs	r3, r2, r3
 800c95c:	2b02      	cmp	r3, #2
 800c95e:	d901      	bls.n	800c964 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c960:	2303      	movs	r3, #3
 800c962:	e006      	b.n	800c972 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c964:	4b05      	ldr	r3, [pc, #20]	; (800c97c <RCCEx_PLL2_Config+0x15c>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d0f0      	beq.n	800c952 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c970:	7bfb      	ldrb	r3, [r7, #15]
}
 800c972:	4618      	mov	r0, r3
 800c974:	3710      	adds	r7, #16
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	58024400 	.word	0x58024400
 800c980:	ffff0007 	.word	0xffff0007

0800c984 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
 800c98c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c98e:	2300      	movs	r3, #0
 800c990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c992:	4b53      	ldr	r3, [pc, #332]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c996:	f003 0303 	and.w	r3, r3, #3
 800c99a:	2b03      	cmp	r3, #3
 800c99c:	d101      	bne.n	800c9a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c99e:	2301      	movs	r3, #1
 800c9a0:	e099      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c9a2:	4b4f      	ldr	r3, [pc, #316]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a4e      	ldr	r2, [pc, #312]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c9ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c9ae:	f7f6 fde1 	bl	8003574 <HAL_GetTick>
 800c9b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9b4:	e008      	b.n	800c9c8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c9b6:	f7f6 fddd 	bl	8003574 <HAL_GetTick>
 800c9ba:	4602      	mov	r2, r0
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	d901      	bls.n	800c9c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c9c4:	2303      	movs	r3, #3
 800c9c6:	e086      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9c8:	4b45      	ldr	r3, [pc, #276]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d1f0      	bne.n	800c9b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c9d4:	4b42      	ldr	r3, [pc, #264]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	051b      	lsls	r3, r3, #20
 800c9e2:	493f      	ldr	r1, [pc, #252]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	628b      	str	r3, [r1, #40]	; 0x28
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	3b01      	subs	r3, #1
 800c9ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	3b01      	subs	r3, #1
 800c9f8:	025b      	lsls	r3, r3, #9
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	431a      	orrs	r2, r3
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	3b01      	subs	r3, #1
 800ca04:	041b      	lsls	r3, r3, #16
 800ca06:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ca0a:	431a      	orrs	r2, r3
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	691b      	ldr	r3, [r3, #16]
 800ca10:	3b01      	subs	r3, #1
 800ca12:	061b      	lsls	r3, r3, #24
 800ca14:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ca18:	4931      	ldr	r1, [pc, #196]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ca1e:	4b30      	ldr	r3, [pc, #192]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	695b      	ldr	r3, [r3, #20]
 800ca2a:	492d      	ldr	r1, [pc, #180]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ca30:	4b2b      	ldr	r3, [pc, #172]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca34:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	699b      	ldr	r3, [r3, #24]
 800ca3c:	4928      	ldr	r1, [pc, #160]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca3e:	4313      	orrs	r3, r2
 800ca40:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ca42:	4b27      	ldr	r3, [pc, #156]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca46:	4a26      	ldr	r2, [pc, #152]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ca4e:	4b24      	ldr	r3, [pc, #144]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca52:	4b24      	ldr	r3, [pc, #144]	; (800cae4 <RCCEx_PLL3_Config+0x160>)
 800ca54:	4013      	ands	r3, r2
 800ca56:	687a      	ldr	r2, [r7, #4]
 800ca58:	69d2      	ldr	r2, [r2, #28]
 800ca5a:	00d2      	lsls	r2, r2, #3
 800ca5c:	4920      	ldr	r1, [pc, #128]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ca62:	4b1f      	ldr	r3, [pc, #124]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca66:	4a1e      	ldr	r2, [pc, #120]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca6c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d106      	bne.n	800ca82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ca74:	4b1a      	ldr	r3, [pc, #104]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca78:	4a19      	ldr	r2, [pc, #100]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca7a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ca7e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ca80:	e00f      	b.n	800caa2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d106      	bne.n	800ca96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ca88:	4b15      	ldr	r3, [pc, #84]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca8c:	4a14      	ldr	r2, [pc, #80]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca8e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ca92:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ca94:	e005      	b.n	800caa2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ca96:	4b12      	ldr	r3, [pc, #72]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca9a:	4a11      	ldr	r2, [pc, #68]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800ca9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800caa0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800caa2:	4b0f      	ldr	r3, [pc, #60]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	4a0e      	ldr	r2, [pc, #56]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800caae:	f7f6 fd61 	bl	8003574 <HAL_GetTick>
 800cab2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cab4:	e008      	b.n	800cac8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cab6:	f7f6 fd5d 	bl	8003574 <HAL_GetTick>
 800caba:	4602      	mov	r2, r0
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	1ad3      	subs	r3, r2, r3
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d901      	bls.n	800cac8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cac4:	2303      	movs	r3, #3
 800cac6:	e006      	b.n	800cad6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cac8:	4b05      	ldr	r3, [pc, #20]	; (800cae0 <RCCEx_PLL3_Config+0x15c>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d0f0      	beq.n	800cab6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3710      	adds	r7, #16
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	58024400 	.word	0x58024400
 800cae4:	ffff0007 	.word	0xffff0007

0800cae8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b08a      	sub	sp, #40	; 0x28
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d101      	bne.n	800cafa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e075      	b.n	800cbe6 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cb00:	b2db      	uxtb	r3, r3
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d105      	bne.n	800cb12 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f7f5 fdc9 	bl	80026a4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2204      	movs	r2, #4
 800cb16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 f868 	bl	800cbf0 <HAL_SD_InitCard>
 800cb20:	4603      	mov	r3, r0
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d001      	beq.n	800cb2a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	e05d      	b.n	800cbe6 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800cb2a:	f107 0308 	add.w	r3, r7, #8
 800cb2e:	4619      	mov	r1, r3
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f000 fdaf 	bl	800d694 <HAL_SD_GetCardStatus>
 800cb36:	4603      	mov	r3, r0
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d001      	beq.n	800cb40 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	e052      	b.n	800cbe6 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800cb40:	7e3b      	ldrb	r3, [r7, #24]
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800cb46:	7e7b      	ldrb	r3, [r7, #25]
 800cb48:	b2db      	uxtb	r3, r3
 800cb4a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d10a      	bne.n	800cb6a <HAL_SD_Init+0x82>
 800cb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d102      	bne.n	800cb60 <HAL_SD_Init+0x78>
 800cb5a:	6a3b      	ldr	r3, [r7, #32]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d004      	beq.n	800cb6a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cb66:	659a      	str	r2, [r3, #88]	; 0x58
 800cb68:	e00b      	b.n	800cb82 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb6e:	2b01      	cmp	r3, #1
 800cb70:	d104      	bne.n	800cb7c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cb78:	659a      	str	r2, [r3, #88]	; 0x58
 800cb7a:	e002      	b.n	800cb82 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	68db      	ldr	r3, [r3, #12]
 800cb86:	4619      	mov	r1, r3
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f000 fe6d 	bl	800d868 <HAL_SD_ConfigWideBusOperation>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d001      	beq.n	800cb98 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e026      	b.n	800cbe6 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800cb98:	f7f6 fcec 	bl	8003574 <HAL_GetTick>
 800cb9c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cb9e:	e011      	b.n	800cbc4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800cba0:	f7f6 fce8 	bl	8003574 <HAL_GetTick>
 800cba4:	4602      	mov	r2, r0
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	1ad3      	subs	r3, r2, r3
 800cbaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbae:	d109      	bne.n	800cbc4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cbb6:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2201      	movs	r2, #1
 800cbbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800cbc0:	2303      	movs	r3, #3
 800cbc2:	e010      	b.n	800cbe6 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f000 ff61 	bl	800da8c <HAL_SD_GetCardState>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	2b04      	cmp	r3, #4
 800cbce:	d1e7      	bne.n	800cba0 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800cbe4:	2300      	movs	r3, #0
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3728      	adds	r7, #40	; 0x28
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
	...

0800cbf0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cbf0:	b590      	push	{r4, r7, lr}
 800cbf2:	b08d      	sub	sp, #52	; 0x34
 800cbf4:	af02      	add	r7, sp, #8
 800cbf6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800cc00:	2300      	movs	r3, #0
 800cc02:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800cc04:	2300      	movs	r3, #0
 800cc06:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800cc08:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800cc0c:	f04f 0100 	mov.w	r1, #0
 800cc10:	f7fe fd24 	bl	800b65c <HAL_RCCEx_GetPeriphCLKFreq>
 800cc14:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800cc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d109      	bne.n	800cc30 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cc2a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	e070      	b.n	800cd12 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800cc30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc32:	0a1b      	lsrs	r3, r3, #8
 800cc34:	4a39      	ldr	r2, [pc, #228]	; (800cd1c <HAL_SD_InitCard+0x12c>)
 800cc36:	fba2 2303 	umull	r2, r3, r2, r3
 800cc3a:	091b      	lsrs	r3, r3, #4
 800cc3c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	681c      	ldr	r4, [r3, #0]
 800cc42:	466a      	mov	r2, sp
 800cc44:	f107 0318 	add.w	r3, r7, #24
 800cc48:	e893 0003 	ldmia.w	r3, {r0, r1}
 800cc4c:	e882 0003 	stmia.w	r2, {r0, r1}
 800cc50:	f107 030c 	add.w	r3, r7, #12
 800cc54:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cc56:	4620      	mov	r0, r4
 800cc58:	f004 fec4 	bl	80119e4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f004 ff07 	bl	8011a74 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d005      	beq.n	800cc78 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	005b      	lsls	r3, r3, #1
 800cc70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc72:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc76:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800cc78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d007      	beq.n	800cc8e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800cc7e:	4a28      	ldr	r2, [pc, #160]	; (800cd20 <HAL_SD_InitCard+0x130>)
 800cc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc82:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc86:	3301      	adds	r3, #1
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f7f6 fc7f 	bl	800358c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f000 ffea 	bl	800dc68 <SD_PowerON>
 800cc94:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800cc96:	6a3b      	ldr	r3, [r7, #32]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d00b      	beq.n	800ccb4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cca8:	6a3b      	ldr	r3, [r7, #32]
 800ccaa:	431a      	orrs	r2, r3
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	e02e      	b.n	800cd12 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f000 ff09 	bl	800dacc <SD_InitCard>
 800ccba:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ccbc:	6a3b      	ldr	r3, [r7, #32]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d00b      	beq.n	800ccda <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ccce:	6a3b      	ldr	r3, [r7, #32]
 800ccd0:	431a      	orrs	r2, r3
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	e01b      	b.n	800cd12 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cce2:	4618      	mov	r0, r3
 800cce4:	f004 ff5c 	bl	8011ba0 <SDMMC_CmdBlockLength>
 800cce8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ccea:	6a3b      	ldr	r3, [r7, #32]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d00f      	beq.n	800cd10 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	4a0b      	ldr	r2, [pc, #44]	; (800cd24 <HAL_SD_InitCard+0x134>)
 800ccf6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ccfc:	6a3b      	ldr	r3, [r7, #32]
 800ccfe:	431a      	orrs	r2, r3
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2201      	movs	r2, #1
 800cd08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	e000      	b.n	800cd12 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800cd10:	2300      	movs	r3, #0
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	372c      	adds	r7, #44	; 0x2c
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd90      	pop	{r4, r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	014f8b59 	.word	0x014f8b59
 800cd20:	00012110 	.word	0x00012110
 800cd24:	1fe00fff 	.word	0x1fe00fff

0800cd28 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b08c      	sub	sp, #48	; 0x30
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	60f8      	str	r0, [r7, #12]
 800cd30:	60b9      	str	r1, [r7, #8]
 800cd32:	607a      	str	r2, [r7, #4]
 800cd34:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d107      	bne.n	800cd50 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd44:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	e08d      	b.n	800ce6c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cd56:	b2db      	uxtb	r3, r3
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	f040 8086 	bne.w	800ce6a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	2200      	movs	r2, #0
 800cd62:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cd64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	441a      	add	r2, r3
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd6e:	429a      	cmp	r2, r3
 800cd70:	d907      	bls.n	800cd82 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd76:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800cd7e:	2301      	movs	r3, #1
 800cd80:	e074      	b.n	800ce6c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	2203      	movs	r2, #3
 800cd86:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	68ba      	ldr	r2, [r7, #8]
 800cd96:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	025a      	lsls	r2, r3, #9
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cda4:	2b01      	cmp	r3, #1
 800cda6:	d002      	beq.n	800cdae <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800cda8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdaa:	025b      	lsls	r3, r3, #9
 800cdac:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cdae:	f04f 33ff 	mov.w	r3, #4294967295
 800cdb2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	025b      	lsls	r3, r3, #9
 800cdb8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cdba:	2390      	movs	r3, #144	; 0x90
 800cdbc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800cdbe:	2302      	movs	r3, #2
 800cdc0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f107 0210 	add.w	r2, r7, #16
 800cdd2:	4611      	mov	r1, r2
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f004 feb7 	bl	8011b48 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	68da      	ldr	r2, [r3, #12]
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cde8:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	68ba      	ldr	r2, [r7, #8]
 800cdf0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	2b01      	cmp	r3, #1
 800cdfe:	d90a      	bls.n	800ce16 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2282      	movs	r2, #130	; 0x82
 800ce04:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f004 ff0d 	bl	8011c2c <SDMMC_CmdReadMultiBlock>
 800ce12:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ce14:	e009      	b.n	800ce2a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	2281      	movs	r2, #129	; 0x81
 800ce1a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce22:	4618      	mov	r0, r3
 800ce24:	f004 fedf 	bl	8011be6 <SDMMC_CmdReadSingleBlock>
 800ce28:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800ce2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d012      	beq.n	800ce56 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a0f      	ldr	r2, [pc, #60]	; (800ce74 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800ce36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce3e:	431a      	orrs	r2, r3
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	2201      	movs	r2, #1
 800ce48:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2200      	movs	r2, #0
 800ce50:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e00a      	b.n	800ce6c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800ce64:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800ce66:	2300      	movs	r3, #0
 800ce68:	e000      	b.n	800ce6c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800ce6a:	2302      	movs	r3, #2
  }
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3730      	adds	r7, #48	; 0x30
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}
 800ce74:	1fe00fff 	.word	0x1fe00fff

0800ce78 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b08c      	sub	sp, #48	; 0x30
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	60f8      	str	r0, [r7, #12]
 800ce80:	60b9      	str	r1, [r7, #8]
 800ce82:	607a      	str	r2, [r7, #4]
 800ce84:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d107      	bne.n	800cea0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce94:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	e08d      	b.n	800cfbc <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cea6:	b2db      	uxtb	r3, r3
 800cea8:	2b01      	cmp	r3, #1
 800ceaa:	f040 8086 	bne.w	800cfba <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ceb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	441a      	add	r2, r3
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d907      	bls.n	800ced2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cec6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800cece:	2301      	movs	r3, #1
 800ced0:	e074      	b.n	800cfbc <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2203      	movs	r2, #3
 800ced6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	2200      	movs	r2, #0
 800cee0:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	68ba      	ldr	r2, [r7, #8]
 800cee6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	025a      	lsls	r2, r3, #9
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d002      	beq.n	800cefe <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	025b      	lsls	r3, r3, #9
 800cefc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800cefe:	f04f 33ff 	mov.w	r3, #4294967295
 800cf02:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	025b      	lsls	r3, r3, #9
 800cf08:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800cf0a:	2390      	movs	r3, #144	; 0x90
 800cf0c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800cf12:	2300      	movs	r3, #0
 800cf14:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800cf16:	2300      	movs	r3, #0
 800cf18:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f107 0210 	add.w	r2, r7, #16
 800cf22:	4611      	mov	r1, r2
 800cf24:	4618      	mov	r0, r3
 800cf26:	f004 fe0f 	bl	8011b48 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	68da      	ldr	r2, [r3, #12]
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cf38:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	68ba      	ldr	r2, [r7, #8]
 800cf40:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	2201      	movs	r2, #1
 800cf48:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d90a      	bls.n	800cf66 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	22a0      	movs	r2, #160	; 0xa0
 800cf54:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	f004 feab 	bl	8011cb8 <SDMMC_CmdWriteMultiBlock>
 800cf62:	62f8      	str	r0, [r7, #44]	; 0x2c
 800cf64:	e009      	b.n	800cf7a <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	2290      	movs	r2, #144	; 0x90
 800cf6a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf72:	4618      	mov	r0, r3
 800cf74:	f004 fe7d 	bl	8011c72 <SDMMC_CmdWriteSingleBlock>
 800cf78:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800cf7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d012      	beq.n	800cfa6 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	4a0f      	ldr	r2, [pc, #60]	; (800cfc4 <HAL_SD_WriteBlocks_DMA+0x14c>)
 800cf86:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf8e:	431a      	orrs	r2, r3
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	2201      	movs	r2, #1
 800cf98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	e00a      	b.n	800cfbc <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800cfb4:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	e000      	b.n	800cfbc <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800cfba:	2302      	movs	r3, #2
  }
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3730      	adds	r7, #48	; 0x30
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}
 800cfc4:	1fe00fff 	.word	0x1fe00fff

0800cfc8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b084      	sub	sp, #16
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfd4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cfdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d008      	beq.n	800cff6 <HAL_SD_IRQHandler+0x2e>
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f003 0308 	and.w	r3, r3, #8
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d003      	beq.n	800cff6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f001 f926 	bl	800e240 <SD_Read_IT>
 800cff4:	e19a      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d000:	2b00      	cmp	r3, #0
 800d002:	f000 80ac 	beq.w	800d15e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d00e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	4b59      	ldr	r3, [pc, #356]	; (800d180 <HAL_SD_IRQHandler+0x1b8>)
 800d01c:	400b      	ands	r3, r1
 800d01e:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d02e:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68da      	ldr	r2, [r3, #12]
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d03e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	f003 0308 	and.w	r3, r3, #8
 800d046:	2b00      	cmp	r3, #0
 800d048:	d038      	beq.n	800d0bc <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	f003 0302 	and.w	r3, r3, #2
 800d050:	2b00      	cmp	r3, #0
 800d052:	d104      	bne.n	800d05e <HAL_SD_IRQHandler+0x96>
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	f003 0320 	and.w	r3, r3, #32
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d011      	beq.n	800d082 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4618      	mov	r0, r3
 800d064:	f004 fe4c 	bl	8011d00 <SDMMC_CmdStopTransfer>
 800d068:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d008      	beq.n	800d082 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	431a      	orrs	r2, r3
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f000 f95b 	bl	800d338 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a3f      	ldr	r2, [pc, #252]	; (800d184 <HAL_SD_IRQHandler+0x1bc>)
 800d088:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2201      	movs	r2, #1
 800d08e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2200      	movs	r2, #0
 800d096:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f003 0301 	and.w	r3, r3, #1
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d104      	bne.n	800d0ac <HAL_SD_IRQHandler+0xe4>
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f003 0302 	and.w	r3, r3, #2
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d003      	beq.n	800d0b4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f006 fe55 	bl	8013d5c <HAL_SD_RxCpltCallback>
 800d0b2:	e13b      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d0b4:	6878      	ldr	r0, [r7, #4]
 800d0b6:	f006 fe47 	bl	8013d48 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d0ba:	e137      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	f000 8132 	beq.w	800d32c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f003 0302 	and.w	r3, r3, #2
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d104      	bne.n	800d0f4 <HAL_SD_IRQHandler+0x12c>
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f003 0320 	and.w	r3, r3, #32
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d011      	beq.n	800d118 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f004 fe01 	bl	8011d00 <SDMMC_CmdStopTransfer>
 800d0fe:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d008      	beq.n	800d118 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	431a      	orrs	r2, r3
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800d112:	6878      	ldr	r0, [r7, #4]
 800d114:	f000 f910 	bl	800d338 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2201      	movs	r2, #1
 800d11c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	2200      	movs	r2, #0
 800d124:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f003 0310 	and.w	r3, r3, #16
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d104      	bne.n	800d13a <HAL_SD_IRQHandler+0x172>
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	f003 0320 	and.w	r3, r3, #32
 800d136:	2b00      	cmp	r3, #0
 800d138:	d002      	beq.n	800d140 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800d13a:	6878      	ldr	r0, [r7, #4]
 800d13c:	f006 fe04 	bl	8013d48 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	f003 0301 	and.w	r3, r3, #1
 800d146:	2b00      	cmp	r3, #0
 800d148:	d105      	bne.n	800d156 <HAL_SD_IRQHandler+0x18e>
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f003 0302 	and.w	r3, r3, #2
 800d150:	2b00      	cmp	r3, #0
 800d152:	f000 80eb 	beq.w	800d32c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f006 fe00 	bl	8013d5c <HAL_SD_RxCpltCallback>
}
 800d15c:	e0e6      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d164:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d00d      	beq.n	800d188 <HAL_SD_IRQHandler+0x1c0>
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	f003 0308 	and.w	r3, r3, #8
 800d172:	2b00      	cmp	r3, #0
 800d174:	d008      	beq.n	800d188 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f001 f8a8 	bl	800e2cc <SD_Write_IT>
 800d17c:	e0d6      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
 800d17e:	bf00      	nop
 800d180:	ffff3ec5 	.word	0xffff3ec5
 800d184:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d18e:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d192:	2b00      	cmp	r3, #0
 800d194:	f000 809d 	beq.w	800d2d2 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d19e:	f003 0302 	and.w	r3, r3, #2
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d005      	beq.n	800d1b2 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1aa:	f043 0202 	orr.w	r2, r3, #2
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1b8:	f003 0308 	and.w	r3, r3, #8
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d005      	beq.n	800d1cc <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1c4:	f043 0208 	orr.w	r2, r3, #8
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1d2:	f003 0320 	and.w	r3, r3, #32
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d005      	beq.n	800d1e6 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1de:	f043 0220 	orr.w	r2, r3, #32
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1ec:	f003 0310 	and.w	r3, r3, #16
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d005      	beq.n	800d200 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d1f8:	f043 0210 	orr.w	r2, r3, #16
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	4a4b      	ldr	r2, [pc, #300]	; (800d334 <HAL_SD_IRQHandler+0x36c>)
 800d206:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d216:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	68da      	ldr	r2, [r3, #12]
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d226:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d236:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	68da      	ldr	r2, [r3, #12]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d246:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4618      	mov	r0, r3
 800d24e:	f004 fd57 	bl	8011d00 <SDMMC_CmdStopTransfer>
 800d252:	4602      	mov	r2, r0
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d258:	431a      	orrs	r2, r3
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	68da      	ldr	r2, [r3, #12]
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d26c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d276:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f003 0308 	and.w	r3, r3, #8
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d00a      	beq.n	800d298 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2201      	movs	r2, #1
 800d286:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2200      	movs	r2, #0
 800d28e:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f000 f851 	bl	800d338 <HAL_SD_ErrorCallback>
}
 800d296:	e049      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d044      	beq.n	800d32c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d040      	beq.n	800d32c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d2b8:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	2200      	movs	r2, #0
 800d2c0:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800d2ca:	6878      	ldr	r0, [r7, #4]
 800d2cc:	f000 f834 	bl	800d338 <HAL_SD_ErrorCallback>
}
 800d2d0:	e02c      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d025      	beq.n	800d32c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2e8:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d2f0:	f003 0304 	and.w	r3, r3, #4
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d10c      	bne.n	800d312 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f003 0320 	and.w	r3, r3, #32
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d003      	beq.n	800d30a <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f001 f84a 	bl	800e39c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800d308:	e010      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f001 f832 	bl	800e374 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800d310:	e00c      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	f003 0320 	and.w	r3, r3, #32
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d003      	beq.n	800d324 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f001 f833 	bl	800e388 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800d322:	e003      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f001 f81b 	bl	800e360 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800d32a:	e7ff      	b.n	800d32c <HAL_SD_IRQHandler+0x364>
 800d32c:	bf00      	nop
 800d32e:	3710      	adds	r7, #16
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}
 800d334:	18000f3a 	.word	0x18000f3a

0800d338 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d340:	bf00      	nop
 800d342:	370c      	adds	r7, #12
 800d344:	46bd      	mov	sp, r7
 800d346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34a:	4770      	bx	lr

0800d34c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
 800d354:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d35a:	0f9b      	lsrs	r3, r3, #30
 800d35c:	b2da      	uxtb	r2, r3
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d366:	0e9b      	lsrs	r3, r3, #26
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	f003 030f 	and.w	r3, r3, #15
 800d36e:	b2da      	uxtb	r2, r3
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d378:	0e1b      	lsrs	r3, r3, #24
 800d37a:	b2db      	uxtb	r3, r3
 800d37c:	f003 0303 	and.w	r3, r3, #3
 800d380:	b2da      	uxtb	r2, r3
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d38a:	0c1b      	lsrs	r3, r3, #16
 800d38c:	b2da      	uxtb	r2, r3
 800d38e:	683b      	ldr	r3, [r7, #0]
 800d390:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d396:	0a1b      	lsrs	r3, r3, #8
 800d398:	b2da      	uxtb	r2, r3
 800d39a:	683b      	ldr	r3, [r7, #0]
 800d39c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d3a2:	b2da      	uxtb	r2, r3
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3ac:	0d1b      	lsrs	r3, r3, #20
 800d3ae:	b29a      	uxth	r2, r3
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3b8:	0c1b      	lsrs	r3, r3, #16
 800d3ba:	b2db      	uxtb	r3, r3
 800d3bc:	f003 030f 	and.w	r3, r3, #15
 800d3c0:	b2da      	uxtb	r2, r3
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3ca:	0bdb      	lsrs	r3, r3, #15
 800d3cc:	b2db      	uxtb	r3, r3
 800d3ce:	f003 0301 	and.w	r3, r3, #1
 800d3d2:	b2da      	uxtb	r2, r3
 800d3d4:	683b      	ldr	r3, [r7, #0]
 800d3d6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3dc:	0b9b      	lsrs	r3, r3, #14
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	f003 0301 	and.w	r3, r3, #1
 800d3e4:	b2da      	uxtb	r2, r3
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3ee:	0b5b      	lsrs	r3, r3, #13
 800d3f0:	b2db      	uxtb	r3, r3
 800d3f2:	f003 0301 	and.w	r3, r3, #1
 800d3f6:	b2da      	uxtb	r2, r3
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d400:	0b1b      	lsrs	r3, r3, #12
 800d402:	b2db      	uxtb	r3, r3
 800d404:	f003 0301 	and.w	r3, r3, #1
 800d408:	b2da      	uxtb	r2, r3
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	2200      	movs	r2, #0
 800d412:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d163      	bne.n	800d4e4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d420:	009a      	lsls	r2, r3, #2
 800d422:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d426:	4013      	ands	r3, r2
 800d428:	687a      	ldr	r2, [r7, #4]
 800d42a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800d42c:	0f92      	lsrs	r2, r2, #30
 800d42e:	431a      	orrs	r2, r3
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d438:	0edb      	lsrs	r3, r3, #27
 800d43a:	b2db      	uxtb	r3, r3
 800d43c:	f003 0307 	and.w	r3, r3, #7
 800d440:	b2da      	uxtb	r2, r3
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d44a:	0e1b      	lsrs	r3, r3, #24
 800d44c:	b2db      	uxtb	r3, r3
 800d44e:	f003 0307 	and.w	r3, r3, #7
 800d452:	b2da      	uxtb	r2, r3
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d45c:	0d5b      	lsrs	r3, r3, #21
 800d45e:	b2db      	uxtb	r3, r3
 800d460:	f003 0307 	and.w	r3, r3, #7
 800d464:	b2da      	uxtb	r2, r3
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d46e:	0c9b      	lsrs	r3, r3, #18
 800d470:	b2db      	uxtb	r3, r3
 800d472:	f003 0307 	and.w	r3, r3, #7
 800d476:	b2da      	uxtb	r2, r3
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d480:	0bdb      	lsrs	r3, r3, #15
 800d482:	b2db      	uxtb	r3, r3
 800d484:	f003 0307 	and.w	r3, r3, #7
 800d488:	b2da      	uxtb	r2, r3
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d48e:	683b      	ldr	r3, [r7, #0]
 800d490:	691b      	ldr	r3, [r3, #16]
 800d492:	1c5a      	adds	r2, r3, #1
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	7e1b      	ldrb	r3, [r3, #24]
 800d49c:	b2db      	uxtb	r3, r3
 800d49e:	f003 0307 	and.w	r3, r3, #7
 800d4a2:	3302      	adds	r3, #2
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	fa02 f303 	lsl.w	r3, r2, r3
 800d4aa:	687a      	ldr	r2, [r7, #4]
 800d4ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d4ae:	fb03 f202 	mul.w	r2, r3, r2
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	7a1b      	ldrb	r3, [r3, #8]
 800d4ba:	b2db      	uxtb	r3, r3
 800d4bc:	f003 030f 	and.w	r3, r3, #15
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	409a      	lsls	r2, r3
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800d4d0:	0a52      	lsrs	r2, r2, #9
 800d4d2:	fb03 f202 	mul.w	r2, r3, r2
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d4e0:	655a      	str	r2, [r3, #84]	; 0x54
 800d4e2:	e031      	b.n	800d548 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d11d      	bne.n	800d528 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d4f0:	041b      	lsls	r3, r3, #16
 800d4f2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4fa:	0c1b      	lsrs	r3, r3, #16
 800d4fc:	431a      	orrs	r2, r3
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d502:	683b      	ldr	r3, [r7, #0]
 800d504:	691b      	ldr	r3, [r3, #16]
 800d506:	3301      	adds	r3, #1
 800d508:	029a      	lsls	r2, r3, #10
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d51c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	655a      	str	r2, [r3, #84]	; 0x54
 800d526:	e00f      	b.n	800d548 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4a58      	ldr	r2, [pc, #352]	; (800d690 <HAL_SD_GetCardCSD+0x344>)
 800d52e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d534:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2201      	movs	r2, #1
 800d540:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	e09d      	b.n	800d684 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d54c:	0b9b      	lsrs	r3, r3, #14
 800d54e:	b2db      	uxtb	r3, r3
 800d550:	f003 0301 	and.w	r3, r3, #1
 800d554:	b2da      	uxtb	r2, r3
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d55e:	09db      	lsrs	r3, r3, #7
 800d560:	b2db      	uxtb	r3, r3
 800d562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d566:	b2da      	uxtb	r2, r3
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d570:	b2db      	uxtb	r3, r3
 800d572:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d576:	b2da      	uxtb	r2, r3
 800d578:	683b      	ldr	r3, [r7, #0]
 800d57a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d580:	0fdb      	lsrs	r3, r3, #31
 800d582:	b2da      	uxtb	r2, r3
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d58c:	0f5b      	lsrs	r3, r3, #29
 800d58e:	b2db      	uxtb	r3, r3
 800d590:	f003 0303 	and.w	r3, r3, #3
 800d594:	b2da      	uxtb	r2, r3
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d59e:	0e9b      	lsrs	r3, r3, #26
 800d5a0:	b2db      	uxtb	r3, r3
 800d5a2:	f003 0307 	and.w	r3, r3, #7
 800d5a6:	b2da      	uxtb	r2, r3
 800d5a8:	683b      	ldr	r3, [r7, #0]
 800d5aa:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d5b0:	0d9b      	lsrs	r3, r3, #22
 800d5b2:	b2db      	uxtb	r3, r3
 800d5b4:	f003 030f 	and.w	r3, r3, #15
 800d5b8:	b2da      	uxtb	r2, r3
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d5c2:	0d5b      	lsrs	r3, r3, #21
 800d5c4:	b2db      	uxtb	r3, r3
 800d5c6:	f003 0301 	and.w	r3, r3, #1
 800d5ca:	b2da      	uxtb	r2, r3
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d5de:	0c1b      	lsrs	r3, r3, #16
 800d5e0:	b2db      	uxtb	r3, r3
 800d5e2:	f003 0301 	and.w	r3, r3, #1
 800d5e6:	b2da      	uxtb	r2, r3
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d5f2:	0bdb      	lsrs	r3, r3, #15
 800d5f4:	b2db      	uxtb	r3, r3
 800d5f6:	f003 0301 	and.w	r3, r3, #1
 800d5fa:	b2da      	uxtb	r2, r3
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d606:	0b9b      	lsrs	r3, r3, #14
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	f003 0301 	and.w	r3, r3, #1
 800d60e:	b2da      	uxtb	r2, r3
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d61a:	0b5b      	lsrs	r3, r3, #13
 800d61c:	b2db      	uxtb	r3, r3
 800d61e:	f003 0301 	and.w	r3, r3, #1
 800d622:	b2da      	uxtb	r2, r3
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d62e:	0b1b      	lsrs	r3, r3, #12
 800d630:	b2db      	uxtb	r3, r3
 800d632:	f003 0301 	and.w	r3, r3, #1
 800d636:	b2da      	uxtb	r2, r3
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d642:	0a9b      	lsrs	r3, r3, #10
 800d644:	b2db      	uxtb	r3, r3
 800d646:	f003 0303 	and.w	r3, r3, #3
 800d64a:	b2da      	uxtb	r2, r3
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d656:	0a1b      	lsrs	r3, r3, #8
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	f003 0303 	and.w	r3, r3, #3
 800d65e:	b2da      	uxtb	r2, r3
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d66a:	085b      	lsrs	r3, r3, #1
 800d66c:	b2db      	uxtb	r3, r3
 800d66e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d672:	b2da      	uxtb	r2, r3
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	2201      	movs	r2, #1
 800d67e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d682:	2300      	movs	r3, #0
}
 800d684:	4618      	mov	r0, r3
 800d686:	370c      	adds	r7, #12
 800d688:	46bd      	mov	sp, r7
 800d68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d68e:	4770      	bx	lr
 800d690:	1fe00fff 	.word	0x1fe00fff

0800d694 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b094      	sub	sp, #80	; 0x50
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
 800d69c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d6aa:	b2db      	uxtb	r3, r3
 800d6ac:	2b03      	cmp	r3, #3
 800d6ae:	d101      	bne.n	800d6b4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e0a7      	b.n	800d804 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800d6b4:	f107 0308 	add.w	r3, r7, #8
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	6878      	ldr	r0, [r7, #4]
 800d6bc:	f000 fb62 	bl	800dd84 <SD_SendSDStatus>
 800d6c0:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800d6c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d011      	beq.n	800d6ec <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	4a4f      	ldr	r2, [pc, #316]	; (800d80c <HAL_SD_GetCardStatus+0x178>)
 800d6ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d6d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d6d6:	431a      	orrs	r2, r3
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800d6ea:	e070      	b.n	800d7ce <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	099b      	lsrs	r3, r3, #6
 800d6f0:	b2db      	uxtb	r3, r3
 800d6f2:	f003 0303 	and.w	r3, r3, #3
 800d6f6:	b2da      	uxtb	r2, r3
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	095b      	lsrs	r3, r3, #5
 800d700:	b2db      	uxtb	r3, r3
 800d702:	f003 0301 	and.w	r3, r3, #1
 800d706:	b2da      	uxtb	r2, r3
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	0a1b      	lsrs	r3, r3, #8
 800d710:	b29b      	uxth	r3, r3
 800d712:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d716:	b29a      	uxth	r2, r3
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	0e1b      	lsrs	r3, r3, #24
 800d71c:	b29b      	uxth	r3, r3
 800d71e:	4313      	orrs	r3, r2
 800d720:	b29a      	uxth	r2, r3
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	061a      	lsls	r2, r3, #24
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	021b      	lsls	r3, r3, #8
 800d72e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800d732:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	0a1b      	lsrs	r3, r3, #8
 800d738:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d73c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	0e1b      	lsrs	r3, r3, #24
 800d742:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	b2da      	uxtb	r2, r3
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800d750:	693b      	ldr	r3, [r7, #16]
 800d752:	0a1b      	lsrs	r3, r3, #8
 800d754:	b2da      	uxtb	r2, r3
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	0d1b      	lsrs	r3, r3, #20
 800d75e:	b2db      	uxtb	r3, r3
 800d760:	f003 030f 	and.w	r3, r3, #15
 800d764:	b2da      	uxtb	r2, r3
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800d76a:	693b      	ldr	r3, [r7, #16]
 800d76c:	0c1b      	lsrs	r3, r3, #16
 800d76e:	b29b      	uxth	r3, r3
 800d770:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800d774:	b29a      	uxth	r2, r3
 800d776:	697b      	ldr	r3, [r7, #20]
 800d778:	b29b      	uxth	r3, r3
 800d77a:	b2db      	uxtb	r3, r3
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	4313      	orrs	r3, r2
 800d780:	b29a      	uxth	r2, r3
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800d786:	697b      	ldr	r3, [r7, #20]
 800d788:	0a9b      	lsrs	r3, r3, #10
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d790:	b2da      	uxtb	r2, r3
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	0a1b      	lsrs	r3, r3, #8
 800d79a:	b2db      	uxtb	r3, r3
 800d79c:	f003 0303 	and.w	r3, r3, #3
 800d7a0:	b2da      	uxtb	r2, r3
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	091b      	lsrs	r3, r3, #4
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	f003 030f 	and.w	r3, r3, #15
 800d7b0:	b2da      	uxtb	r2, r3
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800d7b6:	697b      	ldr	r3, [r7, #20]
 800d7b8:	b2db      	uxtb	r3, r3
 800d7ba:	f003 030f 	and.w	r3, r3, #15
 800d7be:	b2da      	uxtb	r2, r3
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800d7c4:	69bb      	ldr	r3, [r7, #24]
 800d7c6:	0e1b      	lsrs	r3, r3, #24
 800d7c8:	b2da      	uxtb	r2, r3
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	f004 f9e2 	bl	8011ba0 <SDMMC_CmdBlockLength>
 800d7dc:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800d7de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d00d      	beq.n	800d800 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a08      	ldr	r2, [pc, #32]	; (800d80c <HAL_SD_GetCardStatus+0x178>)
 800d7ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d7f0:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800d800:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800d804:	4618      	mov	r0, r3
 800d806:	3750      	adds	r7, #80	; 0x50
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	1fe00fff 	.word	0x1fe00fff

0800d810 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d810:	b480      	push	{r7}
 800d812:	b083      	sub	sp, #12
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
 800d818:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d836:	683b      	ldr	r3, [r7, #0]
 800d838:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	370c      	adds	r7, #12
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr

0800d868 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d868:	b590      	push	{r4, r7, lr}
 800d86a:	b08d      	sub	sp, #52	; 0x34
 800d86c:	af02      	add	r7, sp, #8
 800d86e:	6078      	str	r0, [r7, #4]
 800d870:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800d872:	2300      	movs	r3, #0
 800d874:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2203      	movs	r2, #3
 800d87c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d884:	2b03      	cmp	r3, #3
 800d886:	d02e      	beq.n	800d8e6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d88e:	d106      	bne.n	800d89e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d894:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	635a      	str	r2, [r3, #52]	; 0x34
 800d89c:	e029      	b.n	800d8f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d8a4:	d10a      	bne.n	800d8bc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f000 fb64 	bl	800df74 <SD_WideBus_Enable>
 800d8ac:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8b2:	6a3b      	ldr	r3, [r7, #32]
 800d8b4:	431a      	orrs	r2, r3
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	635a      	str	r2, [r3, #52]	; 0x34
 800d8ba:	e01a      	b.n	800d8f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d10a      	bne.n	800d8d8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	f000 fba1 	bl	800e00a <SD_WideBus_Disable>
 800d8c8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8ce:	6a3b      	ldr	r3, [r7, #32]
 800d8d0:	431a      	orrs	r2, r3
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	635a      	str	r2, [r3, #52]	; 0x34
 800d8d6:	e00c      	b.n	800d8f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8dc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	635a      	str	r2, [r3, #52]	; 0x34
 800d8e4:	e005      	b.n	800d8f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8ea:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d007      	beq.n	800d90a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	4a5f      	ldr	r2, [pc, #380]	; (800da7c <HAL_SD_ConfigWideBusOperation+0x214>)
 800d900:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800d902:	2301      	movs	r3, #1
 800d904:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d908:	e096      	b.n	800da38 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d90a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800d90e:	f04f 0100 	mov.w	r1, #0
 800d912:	f7fd fea3 	bl	800b65c <HAL_RCCEx_GetPeriphCLKFreq>
 800d916:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800d918:	69fb      	ldr	r3, [r7, #28]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	f000 8083 	beq.w	800da26 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	689b      	ldr	r3, [r3, #8]
 800d92a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	691b      	ldr	r3, [r3, #16]
 800d934:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	695a      	ldr	r2, [r3, #20]
 800d93a:	69fb      	ldr	r3, [r7, #28]
 800d93c:	4950      	ldr	r1, [pc, #320]	; (800da80 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d93e:	fba1 1303 	umull	r1, r3, r1, r3
 800d942:	0e1b      	lsrs	r3, r3, #24
 800d944:	429a      	cmp	r2, r3
 800d946:	d303      	bcc.n	800d950 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	695b      	ldr	r3, [r3, #20]
 800d94c:	61bb      	str	r3, [r7, #24]
 800d94e:	e05a      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d954:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d958:	d103      	bne.n	800d962 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	695b      	ldr	r3, [r3, #20]
 800d95e:	61bb      	str	r3, [r7, #24]
 800d960:	e051      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d96a:	d126      	bne.n	800d9ba <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	695b      	ldr	r3, [r3, #20]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d10e      	bne.n	800d992 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800d974:	69fb      	ldr	r3, [r7, #28]
 800d976:	4a43      	ldr	r2, [pc, #268]	; (800da84 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d978:	4293      	cmp	r3, r2
 800d97a:	d906      	bls.n	800d98a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d97c:	69fb      	ldr	r3, [r7, #28]
 800d97e:	4a40      	ldr	r2, [pc, #256]	; (800da80 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d980:	fba2 2303 	umull	r2, r3, r2, r3
 800d984:	0e5b      	lsrs	r3, r3, #25
 800d986:	61bb      	str	r3, [r7, #24]
 800d988:	e03d      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	695b      	ldr	r3, [r3, #20]
 800d98e:	61bb      	str	r3, [r7, #24]
 800d990:	e039      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	695b      	ldr	r3, [r3, #20]
 800d996:	005b      	lsls	r3, r3, #1
 800d998:	69fa      	ldr	r2, [r7, #28]
 800d99a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d99e:	4a39      	ldr	r2, [pc, #228]	; (800da84 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d906      	bls.n	800d9b2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800d9a4:	69fb      	ldr	r3, [r7, #28]
 800d9a6:	4a36      	ldr	r2, [pc, #216]	; (800da80 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d9a8:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ac:	0e5b      	lsrs	r3, r3, #25
 800d9ae:	61bb      	str	r3, [r7, #24]
 800d9b0:	e029      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	695b      	ldr	r3, [r3, #20]
 800d9b6:	61bb      	str	r3, [r7, #24]
 800d9b8:	e025      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	695b      	ldr	r3, [r3, #20]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d10e      	bne.n	800d9e0 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800d9c2:	69fb      	ldr	r3, [r7, #28]
 800d9c4:	4a30      	ldr	r2, [pc, #192]	; (800da88 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d9c6:	4293      	cmp	r3, r2
 800d9c8:	d906      	bls.n	800d9d8 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d9ca:	69fb      	ldr	r3, [r7, #28]
 800d9cc:	4a2c      	ldr	r2, [pc, #176]	; (800da80 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d9ce:	fba2 2303 	umull	r2, r3, r2, r3
 800d9d2:	0e1b      	lsrs	r3, r3, #24
 800d9d4:	61bb      	str	r3, [r7, #24]
 800d9d6:	e016      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	695b      	ldr	r3, [r3, #20]
 800d9dc:	61bb      	str	r3, [r7, #24]
 800d9de:	e012      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	695b      	ldr	r3, [r3, #20]
 800d9e4:	005b      	lsls	r3, r3, #1
 800d9e6:	69fa      	ldr	r2, [r7, #28]
 800d9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ec:	4a26      	ldr	r2, [pc, #152]	; (800da88 <HAL_SD_ConfigWideBusOperation+0x220>)
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	d906      	bls.n	800da00 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800d9f2:	69fb      	ldr	r3, [r7, #28]
 800d9f4:	4a22      	ldr	r2, [pc, #136]	; (800da80 <HAL_SD_ConfigWideBusOperation+0x218>)
 800d9f6:	fba2 2303 	umull	r2, r3, r2, r3
 800d9fa:	0e1b      	lsrs	r3, r3, #24
 800d9fc:	61bb      	str	r3, [r7, #24]
 800d9fe:	e002      	b.n	800da06 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	695b      	ldr	r3, [r3, #20]
 800da04:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681c      	ldr	r4, [r3, #0]
 800da0a:	466a      	mov	r2, sp
 800da0c:	f107 0314 	add.w	r3, r7, #20
 800da10:	e893 0003 	ldmia.w	r3, {r0, r1}
 800da14:	e882 0003 	stmia.w	r2, {r0, r1}
 800da18:	f107 0308 	add.w	r3, r7, #8
 800da1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800da1e:	4620      	mov	r0, r4
 800da20:	f003 ffe0 	bl	80119e4 <SDMMC_Init>
 800da24:	e008      	b.n	800da38 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da2a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800da32:	2301      	movs	r3, #1
 800da34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800da40:	4618      	mov	r0, r3
 800da42:	f004 f8ad 	bl	8011ba0 <SDMMC_CmdBlockLength>
 800da46:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800da48:	6a3b      	ldr	r3, [r7, #32]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00c      	beq.n	800da68 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	4a0a      	ldr	r2, [pc, #40]	; (800da7c <HAL_SD_ConfigWideBusOperation+0x214>)
 800da54:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da5a:	6a3b      	ldr	r3, [r7, #32]
 800da5c:	431a      	orrs	r2, r3
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800da62:	2301      	movs	r3, #1
 800da64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2201      	movs	r2, #1
 800da6c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800da70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800da74:	4618      	mov	r0, r3
 800da76:	372c      	adds	r7, #44	; 0x2c
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd90      	pop	{r4, r7, pc}
 800da7c:	1fe00fff 	.word	0x1fe00fff
 800da80:	55e63b89 	.word	0x55e63b89
 800da84:	02faf080 	.word	0x02faf080
 800da88:	017d7840 	.word	0x017d7840

0800da8c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b086      	sub	sp, #24
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800da94:	2300      	movs	r3, #0
 800da96:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800da98:	f107 030c 	add.w	r3, r7, #12
 800da9c:	4619      	mov	r1, r3
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f000 fa40 	bl	800df24 <SD_SendStatus>
 800daa4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d005      	beq.n	800dab8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dab0:	697b      	ldr	r3, [r7, #20]
 800dab2:	431a      	orrs	r2, r3
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	0a5b      	lsrs	r3, r3, #9
 800dabc:	f003 030f 	and.w	r3, r3, #15
 800dac0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800dac2:	693b      	ldr	r3, [r7, #16]
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3718      	adds	r7, #24
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b090      	sub	sp, #64	; 0x40
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800dad4:	2300      	movs	r3, #0
 800dad6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800dad8:	f7f5 fd4c 	bl	8003574 <HAL_GetTick>
 800dadc:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	4618      	mov	r0, r3
 800dae4:	f003 ffd7 	bl	8011a96 <SDMMC_GetPowerState>
 800dae8:	4603      	mov	r3, r0
 800daea:	2b00      	cmp	r3, #0
 800daec:	d102      	bne.n	800daf4 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800daee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800daf2:	e0b5      	b.n	800dc60 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daf8:	2b03      	cmp	r3, #3
 800dafa:	d02e      	beq.n	800db5a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4618      	mov	r0, r3
 800db02:	f004 fa22 	bl	8011f4a <SDMMC_CmdSendCID>
 800db06:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800db08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d001      	beq.n	800db12 <SD_InitCard+0x46>
    {
      return errorstate;
 800db0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db10:	e0a6      	b.n	800dc60 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	2100      	movs	r1, #0
 800db18:	4618      	mov	r0, r3
 800db1a:	f004 f802 	bl	8011b22 <SDMMC_GetResponse>
 800db1e:	4602      	mov	r2, r0
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	2104      	movs	r1, #4
 800db2a:	4618      	mov	r0, r3
 800db2c:	f003 fff9 	bl	8011b22 <SDMMC_GetResponse>
 800db30:	4602      	mov	r2, r0
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	2108      	movs	r1, #8
 800db3c:	4618      	mov	r0, r3
 800db3e:	f003 fff0 	bl	8011b22 <SDMMC_GetResponse>
 800db42:	4602      	mov	r2, r0
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	210c      	movs	r1, #12
 800db4e:	4618      	mov	r0, r3
 800db50:	f003 ffe7 	bl	8011b22 <SDMMC_GetResponse>
 800db54:	4602      	mov	r2, r0
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db5e:	2b03      	cmp	r3, #3
 800db60:	d01d      	beq.n	800db9e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800db62:	e019      	b.n	800db98 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	f107 020a 	add.w	r2, r7, #10
 800db6c:	4611      	mov	r1, r2
 800db6e:	4618      	mov	r0, r3
 800db70:	f004 fa2a 	bl	8011fc8 <SDMMC_CmdSetRelAdd>
 800db74:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800db76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d001      	beq.n	800db80 <SD_InitCard+0xb4>
      {
        return errorstate;
 800db7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7e:	e06f      	b.n	800dc60 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800db80:	f7f5 fcf8 	bl	8003574 <HAL_GetTick>
 800db84:	4602      	mov	r2, r0
 800db86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db88:	1ad3      	subs	r3, r2, r3
 800db8a:	f241 3287 	movw	r2, #4999	; 0x1387
 800db8e:	4293      	cmp	r3, r2
 800db90:	d902      	bls.n	800db98 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800db92:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800db96:	e063      	b.n	800dc60 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800db98:	897b      	ldrh	r3, [r7, #10]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d0e2      	beq.n	800db64 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dba2:	2b03      	cmp	r3, #3
 800dba4:	d036      	beq.n	800dc14 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800dba6:	897b      	ldrh	r3, [r7, #10]
 800dba8:	461a      	mov	r2, r3
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681a      	ldr	r2, [r3, #0]
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbb6:	041b      	lsls	r3, r3, #16
 800dbb8:	4619      	mov	r1, r3
 800dbba:	4610      	mov	r0, r2
 800dbbc:	f004 f9e4 	bl	8011f88 <SDMMC_CmdSendCSD>
 800dbc0:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800dbc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d001      	beq.n	800dbcc <SD_InitCard+0x100>
    {
      return errorstate;
 800dbc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbca:	e049      	b.n	800dc60 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	2100      	movs	r1, #0
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f003 ffa5 	bl	8011b22 <SDMMC_GetResponse>
 800dbd8:	4602      	mov	r2, r0
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	2104      	movs	r1, #4
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f003 ff9c 	bl	8011b22 <SDMMC_GetResponse>
 800dbea:	4602      	mov	r2, r0
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2108      	movs	r1, #8
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f003 ff93 	bl	8011b22 <SDMMC_GetResponse>
 800dbfc:	4602      	mov	r2, r0
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	210c      	movs	r1, #12
 800dc08:	4618      	mov	r0, r3
 800dc0a:	f003 ff8a 	bl	8011b22 <SDMMC_GetResponse>
 800dc0e:	4602      	mov	r2, r0
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2104      	movs	r1, #4
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	f003 ff81 	bl	8011b22 <SDMMC_GetResponse>
 800dc20:	4603      	mov	r3, r0
 800dc22:	0d1a      	lsrs	r2, r3, #20
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dc28:	f107 030c 	add.w	r3, r7, #12
 800dc2c:	4619      	mov	r1, r3
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f7ff fb8c 	bl	800d34c <HAL_SD_GetCardCSD>
 800dc34:	4603      	mov	r3, r0
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d002      	beq.n	800dc40 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc3a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dc3e:	e00f      	b.n	800dc60 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc48:	041b      	lsls	r3, r3, #16
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	4610      	mov	r0, r2
 800dc4e:	f004 f893 	bl	8011d78 <SDMMC_CmdSelDesel>
 800dc52:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800dc54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d001      	beq.n	800dc5e <SD_InitCard+0x192>
  {
    return errorstate;
 800dc5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc5c:	e000      	b.n	800dc60 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800dc5e:	2300      	movs	r3, #0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	3740      	adds	r7, #64	; 0x40
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}

0800dc68 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b086      	sub	sp, #24
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dc70:	2300      	movs	r3, #0
 800dc72:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800dc74:	2300      	movs	r3, #0
 800dc76:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800dc78:	2300      	movs	r3, #0
 800dc7a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	4618      	mov	r0, r3
 800dc82:	f004 f89c 	bl	8011dbe <SDMMC_CmdGoIdleState>
 800dc86:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d001      	beq.n	800dc92 <SD_PowerON+0x2a>
  {
    return errorstate;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	e072      	b.n	800dd78 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4618      	mov	r0, r3
 800dc98:	f004 f8af 	bl	8011dfa <SDMMC_CmdOperCond>
 800dc9c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dca4:	d10d      	bne.n	800dcc2 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2200      	movs	r2, #0
 800dcaa:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	f004 f884 	bl	8011dbe <SDMMC_CmdGoIdleState>
 800dcb6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d004      	beq.n	800dcc8 <SD_PowerON+0x60>
    {
      return errorstate;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	e05a      	b.n	800dd78 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dccc:	2b01      	cmp	r3, #1
 800dcce:	d137      	bne.n	800dd40 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	2100      	movs	r1, #0
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f004 f8af 	bl	8011e3a <SDMMC_CmdAppCommand>
 800dcdc:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d02d      	beq.n	800dd40 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dce4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dce8:	e046      	b.n	800dd78 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	2100      	movs	r1, #0
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f004 f8a2 	bl	8011e3a <SDMMC_CmdAppCommand>
 800dcf6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d001      	beq.n	800dd02 <SD_PowerON+0x9a>
    {
      return errorstate;
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	e03a      	b.n	800dd78 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	491e      	ldr	r1, [pc, #120]	; (800dd80 <SD_PowerON+0x118>)
 800dd08:	4618      	mov	r0, r3
 800dd0a:	f004 f8b9 	bl	8011e80 <SDMMC_CmdAppOperCommand>
 800dd0e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d002      	beq.n	800dd1c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd16:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dd1a:	e02d      	b.n	800dd78 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	2100      	movs	r1, #0
 800dd22:	4618      	mov	r0, r3
 800dd24:	f003 fefd 	bl	8011b22 <SDMMC_GetResponse>
 800dd28:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	0fdb      	lsrs	r3, r3, #31
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	d101      	bne.n	800dd36 <SD_PowerON+0xce>
 800dd32:	2301      	movs	r3, #1
 800dd34:	e000      	b.n	800dd38 <SD_PowerON+0xd0>
 800dd36:	2300      	movs	r3, #0
 800dd38:	613b      	str	r3, [r7, #16]

    count++;
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d802      	bhi.n	800dd50 <SD_PowerON+0xe8>
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d0cc      	beq.n	800dcea <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dd56:	4293      	cmp	r3, r2
 800dd58:	d902      	bls.n	800dd60 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dd5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dd5e:	e00b      	b.n	800dd78 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	2200      	movs	r2, #0
 800dd64:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800dd66:	697b      	ldr	r3, [r7, #20]
 800dd68:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d002      	beq.n	800dd76 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	2201      	movs	r2, #1
 800dd74:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800dd76:	2300      	movs	r3, #0
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3718      	adds	r7, #24
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}
 800dd80:	c1100000 	.word	0xc1100000

0800dd84 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b08c      	sub	sp, #48	; 0x30
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
 800dd8c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800dd8e:	f7f5 fbf1 	bl	8003574 <HAL_GetTick>
 800dd92:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	2100      	movs	r1, #0
 800dd9e:	4618      	mov	r0, r3
 800dda0:	f003 febf 	bl	8011b22 <SDMMC_GetResponse>
 800dda4:	4603      	mov	r3, r0
 800dda6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ddaa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ddae:	d102      	bne.n	800ddb6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ddb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ddb4:	e0b0      	b.n	800df18 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	2140      	movs	r1, #64	; 0x40
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f003 feef 	bl	8011ba0 <SDMMC_CmdBlockLength>
 800ddc2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ddc4:	6a3b      	ldr	r3, [r7, #32]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d005      	beq.n	800ddd6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800ddd2:	6a3b      	ldr	r3, [r7, #32]
 800ddd4:	e0a0      	b.n	800df18 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681a      	ldr	r2, [r3, #0]
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ddde:	041b      	lsls	r3, r3, #16
 800dde0:	4619      	mov	r1, r3
 800dde2:	4610      	mov	r0, r2
 800dde4:	f004 f829 	bl	8011e3a <SDMMC_CmdAppCommand>
 800dde8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ddea:	6a3b      	ldr	r3, [r7, #32]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d005      	beq.n	800ddfc <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800ddf8:	6a3b      	ldr	r3, [r7, #32]
 800ddfa:	e08d      	b.n	800df18 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ddfc:	f04f 33ff 	mov.w	r3, #4294967295
 800de00:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800de02:	2340      	movs	r3, #64	; 0x40
 800de04:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800de06:	2360      	movs	r3, #96	; 0x60
 800de08:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800de0a:	2302      	movs	r3, #2
 800de0c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800de0e:	2300      	movs	r3, #0
 800de10:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800de12:	2301      	movs	r3, #1
 800de14:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f107 0208 	add.w	r2, r7, #8
 800de1e:	4611      	mov	r1, r2
 800de20:	4618      	mov	r0, r3
 800de22:	f003 fe91 	bl	8011b48 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f004 f911 	bl	8012052 <SDMMC_CmdStatusRegister>
 800de30:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800de32:	6a3b      	ldr	r3, [r7, #32]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d02b      	beq.n	800de90 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800de40:	6a3b      	ldr	r3, [r7, #32]
 800de42:	e069      	b.n	800df18 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d013      	beq.n	800de7a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800de52:	2300      	movs	r3, #0
 800de54:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de56:	e00d      	b.n	800de74 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4618      	mov	r0, r3
 800de5e:	f003 fdeb 	bl	8011a38 <SDMMC_ReadFIFO>
 800de62:	4602      	mov	r2, r0
 800de64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de66:	601a      	str	r2, [r3, #0]
        pData++;
 800de68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6a:	3304      	adds	r3, #4
 800de6c:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800de6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de70:	3301      	adds	r3, #1
 800de72:	62fb      	str	r3, [r7, #44]	; 0x2c
 800de74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de76:	2b07      	cmp	r3, #7
 800de78:	d9ee      	bls.n	800de58 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800de7a:	f7f5 fb7b 	bl	8003574 <HAL_GetTick>
 800de7e:	4602      	mov	r2, r0
 800de80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de82:	1ad3      	subs	r3, r2, r3
 800de84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de88:	d102      	bne.n	800de90 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800de8a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800de8e:	e043      	b.n	800df18 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de96:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d0d2      	beq.n	800de44 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dea4:	f003 0308 	and.w	r3, r3, #8
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d001      	beq.n	800deb0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800deac:	2308      	movs	r3, #8
 800deae:	e033      	b.n	800df18 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800deb6:	f003 0302 	and.w	r3, r3, #2
 800deba:	2b00      	cmp	r3, #0
 800debc:	d001      	beq.n	800dec2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800debe:	2302      	movs	r3, #2
 800dec0:	e02a      	b.n	800df18 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dec8:	f003 0320 	and.w	r3, r3, #32
 800decc:	2b00      	cmp	r3, #0
 800dece:	d017      	beq.n	800df00 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800ded0:	2320      	movs	r3, #32
 800ded2:	e021      	b.n	800df18 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	4618      	mov	r0, r3
 800deda:	f003 fdad 	bl	8011a38 <SDMMC_ReadFIFO>
 800dede:	4602      	mov	r2, r0
 800dee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dee2:	601a      	str	r2, [r3, #0]
    pData++;
 800dee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dee6:	3304      	adds	r3, #4
 800dee8:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800deea:	f7f5 fb43 	bl	8003574 <HAL_GetTick>
 800deee:	4602      	mov	r2, r0
 800def0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def2:	1ad3      	subs	r3, r2, r3
 800def4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800def8:	d102      	bne.n	800df00 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800defa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800defe:	e00b      	b.n	800df18 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d1e2      	bne.n	800ded4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	4a03      	ldr	r2, [pc, #12]	; (800df20 <SD_SendSDStatus+0x19c>)
 800df14:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800df16:	2300      	movs	r3, #0
}
 800df18:	4618      	mov	r0, r3
 800df1a:	3730      	adds	r7, #48	; 0x30
 800df1c:	46bd      	mov	sp, r7
 800df1e:	bd80      	pop	{r7, pc}
 800df20:	18000f3a 	.word	0x18000f3a

0800df24 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b084      	sub	sp, #16
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d102      	bne.n	800df3a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800df34:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800df38:	e018      	b.n	800df6c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681a      	ldr	r2, [r3, #0]
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800df42:	041b      	lsls	r3, r3, #16
 800df44:	4619      	mov	r1, r3
 800df46:	4610      	mov	r0, r2
 800df48:	f004 f860 	bl	801200c <SDMMC_CmdSendStatus>
 800df4c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d001      	beq.n	800df58 <SD_SendStatus+0x34>
  {
    return errorstate;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	e009      	b.n	800df6c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2100      	movs	r1, #0
 800df5e:	4618      	mov	r0, r3
 800df60:	f003 fddf 	bl	8011b22 <SDMMC_GetResponse>
 800df64:	4602      	mov	r2, r0
 800df66:	683b      	ldr	r3, [r7, #0]
 800df68:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800df6a:	2300      	movs	r3, #0
}
 800df6c:	4618      	mov	r0, r3
 800df6e:	3710      	adds	r7, #16
 800df70:	46bd      	mov	sp, r7
 800df72:	bd80      	pop	{r7, pc}

0800df74 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b086      	sub	sp, #24
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800df7c:	2300      	movs	r3, #0
 800df7e:	60fb      	str	r3, [r7, #12]
 800df80:	2300      	movs	r3, #0
 800df82:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	2100      	movs	r1, #0
 800df8a:	4618      	mov	r0, r3
 800df8c:	f003 fdc9 	bl	8011b22 <SDMMC_GetResponse>
 800df90:	4603      	mov	r3, r0
 800df92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800df9a:	d102      	bne.n	800dfa2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800df9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800dfa0:	e02f      	b.n	800e002 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800dfa2:	f107 030c 	add.w	r3, r7, #12
 800dfa6:	4619      	mov	r1, r3
 800dfa8:	6878      	ldr	r0, [r7, #4]
 800dfaa:	f000 f879 	bl	800e0a0 <SD_FindSCR>
 800dfae:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dfb0:	697b      	ldr	r3, [r7, #20]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d001      	beq.n	800dfba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800dfb6:	697b      	ldr	r3, [r7, #20]
 800dfb8:	e023      	b.n	800e002 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800dfba:	693b      	ldr	r3, [r7, #16]
 800dfbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d01c      	beq.n	800dffe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681a      	ldr	r2, [r3, #0]
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dfcc:	041b      	lsls	r3, r3, #16
 800dfce:	4619      	mov	r1, r3
 800dfd0:	4610      	mov	r0, r2
 800dfd2:	f003 ff32 	bl	8011e3a <SDMMC_CmdAppCommand>
 800dfd6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d001      	beq.n	800dfe2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800dfde:	697b      	ldr	r3, [r7, #20]
 800dfe0:	e00f      	b.n	800e002 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	2102      	movs	r1, #2
 800dfe8:	4618      	mov	r0, r3
 800dfea:	f003 ff69 	bl	8011ec0 <SDMMC_CmdBusWidth>
 800dfee:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800dff0:	697b      	ldr	r3, [r7, #20]
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d001      	beq.n	800dffa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	e003      	b.n	800e002 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800dffa:	2300      	movs	r3, #0
 800dffc:	e001      	b.n	800e002 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dffe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e002:	4618      	mov	r0, r3
 800e004:	3718      	adds	r7, #24
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}

0800e00a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e00a:	b580      	push	{r7, lr}
 800e00c:	b086      	sub	sp, #24
 800e00e:	af00      	add	r7, sp, #0
 800e010:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e012:	2300      	movs	r3, #0
 800e014:	60fb      	str	r3, [r7, #12]
 800e016:	2300      	movs	r3, #0
 800e018:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	2100      	movs	r1, #0
 800e020:	4618      	mov	r0, r3
 800e022:	f003 fd7e 	bl	8011b22 <SDMMC_GetResponse>
 800e026:	4603      	mov	r3, r0
 800e028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e02c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e030:	d102      	bne.n	800e038 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e032:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e036:	e02f      	b.n	800e098 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e038:	f107 030c 	add.w	r3, r7, #12
 800e03c:	4619      	mov	r1, r3
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f000 f82e 	bl	800e0a0 <SD_FindSCR>
 800e044:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d001      	beq.n	800e050 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	e023      	b.n	800e098 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e056:	2b00      	cmp	r3, #0
 800e058:	d01c      	beq.n	800e094 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681a      	ldr	r2, [r3, #0]
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e062:	041b      	lsls	r3, r3, #16
 800e064:	4619      	mov	r1, r3
 800e066:	4610      	mov	r0, r2
 800e068:	f003 fee7 	bl	8011e3a <SDMMC_CmdAppCommand>
 800e06c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d001      	beq.n	800e078 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	e00f      	b.n	800e098 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	2100      	movs	r1, #0
 800e07e:	4618      	mov	r0, r3
 800e080:	f003 ff1e 	bl	8011ec0 <SDMMC_CmdBusWidth>
 800e084:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e086:	697b      	ldr	r3, [r7, #20]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d001      	beq.n	800e090 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	e003      	b.n	800e098 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e090:	2300      	movs	r3, #0
 800e092:	e001      	b.n	800e098 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e094:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e098:	4618      	mov	r0, r3
 800e09a:	3718      	adds	r7, #24
 800e09c:	46bd      	mov	sp, r7
 800e09e:	bd80      	pop	{r7, pc}

0800e0a0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b08e      	sub	sp, #56	; 0x38
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e0aa:	f7f5 fa63 	bl	8003574 <HAL_GetTick>
 800e0ae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e0b4:	2300      	movs	r3, #0
 800e0b6:	60bb      	str	r3, [r7, #8]
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2108      	movs	r1, #8
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f003 fd6a 	bl	8011ba0 <SDMMC_CmdBlockLength>
 800e0cc:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d001      	beq.n	800e0d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0d6:	e0ad      	b.n	800e234 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681a      	ldr	r2, [r3, #0]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0e0:	041b      	lsls	r3, r3, #16
 800e0e2:	4619      	mov	r1, r3
 800e0e4:	4610      	mov	r0, r2
 800e0e6:	f003 fea8 	bl	8011e3a <SDMMC_CmdAppCommand>
 800e0ea:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e0ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d001      	beq.n	800e0f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e0f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0f4:	e09e      	b.n	800e234 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e0f6:	f04f 33ff 	mov.w	r3, #4294967295
 800e0fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e0fc:	2308      	movs	r3, #8
 800e0fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e100:	2330      	movs	r3, #48	; 0x30
 800e102:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e104:	2302      	movs	r3, #2
 800e106:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e108:	2300      	movs	r3, #0
 800e10a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e10c:	2301      	movs	r3, #1
 800e10e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f107 0210 	add.w	r2, r7, #16
 800e118:	4611      	mov	r1, r2
 800e11a:	4618      	mov	r0, r3
 800e11c:	f003 fd14 	bl	8011b48 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4618      	mov	r0, r3
 800e126:	f003 feee 	bl	8011f06 <SDMMC_CmdSendSCR>
 800e12a:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d027      	beq.n	800e182 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e134:	e07e      	b.n	800e234 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e13c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e140:	2b00      	cmp	r3, #0
 800e142:	d113      	bne.n	800e16c <SD_FindSCR+0xcc>
 800e144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e146:	2b00      	cmp	r3, #0
 800e148:	d110      	bne.n	800e16c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4618      	mov	r0, r3
 800e150:	f003 fc72 	bl	8011a38 <SDMMC_ReadFIFO>
 800e154:	4603      	mov	r3, r0
 800e156:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	4618      	mov	r0, r3
 800e15e:	f003 fc6b 	bl	8011a38 <SDMMC_ReadFIFO>
 800e162:	4603      	mov	r3, r0
 800e164:	60fb      	str	r3, [r7, #12]
      index++;
 800e166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e168:	3301      	adds	r3, #1
 800e16a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e16c:	f7f5 fa02 	bl	8003574 <HAL_GetTick>
 800e170:	4602      	mov	r2, r0
 800e172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e174:	1ad3      	subs	r3, r2, r3
 800e176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e17a:	d102      	bne.n	800e182 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e17c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e180:	e058      	b.n	800e234 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e188:	f240 532a 	movw	r3, #1322	; 0x52a
 800e18c:	4013      	ands	r3, r2
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d0d1      	beq.n	800e136 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e198:	f003 0308 	and.w	r3, r3, #8
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d005      	beq.n	800e1ac <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	2208      	movs	r2, #8
 800e1a6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e1a8:	2308      	movs	r3, #8
 800e1aa:	e043      	b.n	800e234 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1b2:	f003 0302 	and.w	r3, r3, #2
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d005      	beq.n	800e1c6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2202      	movs	r2, #2
 800e1c0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e1c2:	2302      	movs	r3, #2
 800e1c4:	e036      	b.n	800e234 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1cc:	f003 0320 	and.w	r3, r3, #32
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d005      	beq.n	800e1e0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	2220      	movs	r2, #32
 800e1da:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e1dc:	2320      	movs	r3, #32
 800e1de:	e029      	b.n	800e234 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	4a15      	ldr	r2, [pc, #84]	; (800e23c <SD_FindSCR+0x19c>)
 800e1e6:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	061a      	lsls	r2, r3, #24
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	021b      	lsls	r3, r3, #8
 800e1f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e1f4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	0a1b      	lsrs	r3, r3, #8
 800e1fa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e1fe:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	0e1b      	lsrs	r3, r3, #24
 800e204:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e208:	601a      	str	r2, [r3, #0]
    scr++;
 800e20a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e20c:	3304      	adds	r3, #4
 800e20e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e210:	68bb      	ldr	r3, [r7, #8]
 800e212:	061a      	lsls	r2, r3, #24
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	021b      	lsls	r3, r3, #8
 800e218:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e21c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	0a1b      	lsrs	r3, r3, #8
 800e222:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e226:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e228:	68bb      	ldr	r3, [r7, #8]
 800e22a:	0e1b      	lsrs	r3, r3, #24
 800e22c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e22e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e230:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e232:	2300      	movs	r3, #0
}
 800e234:	4618      	mov	r0, r3
 800e236:	3738      	adds	r7, #56	; 0x38
 800e238:	46bd      	mov	sp, r7
 800e23a:	bd80      	pop	{r7, pc}
 800e23c:	18000f3a 	.word	0x18000f3a

0800e240 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b086      	sub	sp, #24
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e24c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e252:	2b1f      	cmp	r3, #31
 800e254:	d936      	bls.n	800e2c4 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800e256:	2300      	movs	r3, #0
 800e258:	617b      	str	r3, [r7, #20]
 800e25a:	e027      	b.n	800e2ac <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4618      	mov	r0, r3
 800e262:	f003 fbe9 	bl	8011a38 <SDMMC_ReadFIFO>
 800e266:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	b2da      	uxtb	r2, r3
 800e26c:	693b      	ldr	r3, [r7, #16]
 800e26e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	3301      	adds	r3, #1
 800e274:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	0a1b      	lsrs	r3, r3, #8
 800e27a:	b2da      	uxtb	r2, r3
 800e27c:	693b      	ldr	r3, [r7, #16]
 800e27e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	3301      	adds	r3, #1
 800e284:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	0c1b      	lsrs	r3, r3, #16
 800e28a:	b2da      	uxtb	r2, r3
 800e28c:	693b      	ldr	r3, [r7, #16]
 800e28e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	3301      	adds	r3, #1
 800e294:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	0e1b      	lsrs	r3, r3, #24
 800e29a:	b2da      	uxtb	r2, r3
 800e29c:	693b      	ldr	r3, [r7, #16]
 800e29e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	3301      	adds	r3, #1
 800e2a4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800e2a6:	697b      	ldr	r3, [r7, #20]
 800e2a8:	3301      	adds	r3, #1
 800e2aa:	617b      	str	r3, [r7, #20]
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	2b07      	cmp	r3, #7
 800e2b0:	d9d4      	bls.n	800e25c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	693a      	ldr	r2, [r7, #16]
 800e2b6:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2bc:	f1a3 0220 	sub.w	r2, r3, #32
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800e2c4:	bf00      	nop
 800e2c6:	3718      	adds	r7, #24
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	bd80      	pop	{r7, pc}

0800e2cc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b086      	sub	sp, #24
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	69db      	ldr	r3, [r3, #28]
 800e2d8:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6a1b      	ldr	r3, [r3, #32]
 800e2de:	2b1f      	cmp	r3, #31
 800e2e0:	d93a      	bls.n	800e358 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	617b      	str	r3, [r7, #20]
 800e2e6:	e02b      	b.n	800e340 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800e2e8:	693b      	ldr	r3, [r7, #16]
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e2ee:	693b      	ldr	r3, [r7, #16]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	021a      	lsls	r2, r3, #8
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	4313      	orrs	r3, r2
 800e2fe:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e300:	693b      	ldr	r3, [r7, #16]
 800e302:	3301      	adds	r3, #1
 800e304:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	781b      	ldrb	r3, [r3, #0]
 800e30a:	041a      	lsls	r2, r3, #16
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	4313      	orrs	r3, r2
 800e310:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e312:	693b      	ldr	r3, [r7, #16]
 800e314:	3301      	adds	r3, #1
 800e316:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e318:	693b      	ldr	r3, [r7, #16]
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	061a      	lsls	r2, r3, #24
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	4313      	orrs	r3, r2
 800e322:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e324:	693b      	ldr	r3, [r7, #16]
 800e326:	3301      	adds	r3, #1
 800e328:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	f107 020c 	add.w	r2, r7, #12
 800e332:	4611      	mov	r1, r2
 800e334:	4618      	mov	r0, r3
 800e336:	f003 fb8c 	bl	8011a52 <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	3301      	adds	r3, #1
 800e33e:	617b      	str	r3, [r7, #20]
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	2b07      	cmp	r3, #7
 800e344:	d9d0      	bls.n	800e2e8 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	693a      	ldr	r2, [r7, #16]
 800e34a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6a1b      	ldr	r3, [r3, #32]
 800e350:	f1a3 0220 	sub.w	r2, r3, #32
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	621a      	str	r2, [r3, #32]
  }
}
 800e358:	bf00      	nop
 800e35a:	3718      	adds	r7, #24
 800e35c:	46bd      	mov	sp, r7
 800e35e:	bd80      	pop	{r7, pc}

0800e360 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e360:	b480      	push	{r7}
 800e362:	b083      	sub	sp, #12
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e368:	bf00      	nop
 800e36a:	370c      	adds	r7, #12
 800e36c:	46bd      	mov	sp, r7
 800e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e372:	4770      	bx	lr

0800e374 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e37c:	bf00      	nop
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e388:	b480      	push	{r7}
 800e38a:	b083      	sub	sp, #12
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e390:	bf00      	nop
 800e392:	370c      	adds	r7, #12
 800e394:	46bd      	mov	sp, r7
 800e396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39a:	4770      	bx	lr

0800e39c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e39c:	b480      	push	{r7}
 800e39e:	b083      	sub	sp, #12
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e3a4:	bf00      	nop
 800e3a6:	370c      	adds	r7, #12
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr

0800e3b0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d101      	bne.n	800e3c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e3be:	2301      	movs	r3, #1
 800e3c0:	e10f      	b.n	800e5e2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	4a87      	ldr	r2, [pc, #540]	; (800e5ec <HAL_SPI_Init+0x23c>)
 800e3ce:	4293      	cmp	r3, r2
 800e3d0:	d00f      	beq.n	800e3f2 <HAL_SPI_Init+0x42>
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	4a86      	ldr	r2, [pc, #536]	; (800e5f0 <HAL_SPI_Init+0x240>)
 800e3d8:	4293      	cmp	r3, r2
 800e3da:	d00a      	beq.n	800e3f2 <HAL_SPI_Init+0x42>
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	4a84      	ldr	r2, [pc, #528]	; (800e5f4 <HAL_SPI_Init+0x244>)
 800e3e2:	4293      	cmp	r3, r2
 800e3e4:	d005      	beq.n	800e3f2 <HAL_SPI_Init+0x42>
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	68db      	ldr	r3, [r3, #12]
 800e3ea:	2b0f      	cmp	r3, #15
 800e3ec:	d901      	bls.n	800e3f2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	e0f7      	b.n	800e5e2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f000 fd5a 	bl	800eeac <SPI_GetPacketSize>
 800e3f8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	4a7b      	ldr	r2, [pc, #492]	; (800e5ec <HAL_SPI_Init+0x23c>)
 800e400:	4293      	cmp	r3, r2
 800e402:	d00c      	beq.n	800e41e <HAL_SPI_Init+0x6e>
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4a79      	ldr	r2, [pc, #484]	; (800e5f0 <HAL_SPI_Init+0x240>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d007      	beq.n	800e41e <HAL_SPI_Init+0x6e>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	4a78      	ldr	r2, [pc, #480]	; (800e5f4 <HAL_SPI_Init+0x244>)
 800e414:	4293      	cmp	r3, r2
 800e416:	d002      	beq.n	800e41e <HAL_SPI_Init+0x6e>
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2b08      	cmp	r3, #8
 800e41c:	d811      	bhi.n	800e442 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e422:	4a72      	ldr	r2, [pc, #456]	; (800e5ec <HAL_SPI_Init+0x23c>)
 800e424:	4293      	cmp	r3, r2
 800e426:	d009      	beq.n	800e43c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a70      	ldr	r2, [pc, #448]	; (800e5f0 <HAL_SPI_Init+0x240>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d004      	beq.n	800e43c <HAL_SPI_Init+0x8c>
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4a6f      	ldr	r2, [pc, #444]	; (800e5f4 <HAL_SPI_Init+0x244>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d104      	bne.n	800e446 <HAL_SPI_Init+0x96>
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2b10      	cmp	r3, #16
 800e440:	d901      	bls.n	800e446 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	e0cd      	b.n	800e5e2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e44c:	b2db      	uxtb	r3, r3
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d106      	bne.n	800e460 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	2200      	movs	r2, #0
 800e456:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f7f4 f9fa 	bl	8002854 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2202      	movs	r2, #2
 800e464:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	681a      	ldr	r2, [r3, #0]
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f022 0201 	bic.w	r2, r2, #1
 800e476:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	689b      	ldr	r3, [r3, #8]
 800e47e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800e482:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	699b      	ldr	r3, [r3, #24]
 800e488:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e48c:	d119      	bne.n	800e4c2 <HAL_SPI_Init+0x112>
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	685b      	ldr	r3, [r3, #4]
 800e492:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e496:	d103      	bne.n	800e4a0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d008      	beq.n	800e4b2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d10c      	bne.n	800e4c2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e4ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e4b0:	d107      	bne.n	800e4c2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	681a      	ldr	r2, [r3, #0]
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e4c0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	685b      	ldr	r3, [r3, #4]
 800e4c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d00f      	beq.n	800e4ee <HAL_SPI_Init+0x13e>
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	68db      	ldr	r3, [r3, #12]
 800e4d2:	2b06      	cmp	r3, #6
 800e4d4:	d90b      	bls.n	800e4ee <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	430a      	orrs	r2, r1
 800e4ea:	601a      	str	r2, [r3, #0]
 800e4ec:	e007      	b.n	800e4fe <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	681a      	ldr	r2, [r3, #0]
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e4fc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	69da      	ldr	r2, [r3, #28]
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e506:	431a      	orrs	r2, r3
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	431a      	orrs	r2, r3
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e510:	ea42 0103 	orr.w	r1, r2, r3
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	68da      	ldr	r2, [r3, #12]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	430a      	orrs	r2, r1
 800e51e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e528:	431a      	orrs	r2, r3
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e52e:	431a      	orrs	r2, r3
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	699b      	ldr	r3, [r3, #24]
 800e534:	431a      	orrs	r2, r3
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	691b      	ldr	r3, [r3, #16]
 800e53a:	431a      	orrs	r2, r3
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	695b      	ldr	r3, [r3, #20]
 800e540:	431a      	orrs	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	6a1b      	ldr	r3, [r3, #32]
 800e546:	431a      	orrs	r2, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	685b      	ldr	r3, [r3, #4]
 800e54c:	431a      	orrs	r2, r3
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e552:	431a      	orrs	r2, r3
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	689b      	ldr	r3, [r3, #8]
 800e558:	431a      	orrs	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e55e:	ea42 0103 	orr.w	r1, r2, r3
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	430a      	orrs	r2, r1
 800e56c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	685b      	ldr	r3, [r3, #4]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d113      	bne.n	800e59e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	689b      	ldr	r3, [r3, #8]
 800e57c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e588:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	689b      	ldr	r3, [r3, #8]
 800e590:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e59c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f022 0201 	bic.w	r2, r2, #1
 800e5ac:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	685b      	ldr	r3, [r3, #4]
 800e5b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d00a      	beq.n	800e5d0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	68db      	ldr	r3, [r3, #12]
 800e5c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	430a      	orrs	r2, r1
 800e5ce:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	2201      	movs	r2, #1
 800e5dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800e5e0:	2300      	movs	r3, #0
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3710      	adds	r7, #16
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	40013000 	.word	0x40013000
 800e5f0:	40003800 	.word	0x40003800
 800e5f4:	40003c00 	.word	0x40003c00

0800e5f8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b08a      	sub	sp, #40	; 0x28
 800e5fc:	af02      	add	r7, sp, #8
 800e5fe:	60f8      	str	r0, [r7, #12]
 800e600:	60b9      	str	r1, [r7, #8]
 800e602:	603b      	str	r3, [r7, #0]
 800e604:	4613      	mov	r3, r2
 800e606:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	3320      	adds	r3, #32
 800e60e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e610:	2300      	movs	r3, #0
 800e612:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	d101      	bne.n	800e622 <HAL_SPI_Transmit+0x2a>
 800e61e:	2302      	movs	r3, #2
 800e620:	e1e1      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	2201      	movs	r2, #1
 800e626:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e62a:	f7f4 ffa3 	bl	8003574 <HAL_GetTick>
 800e62e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e636:	b2db      	uxtb	r3, r3
 800e638:	2b01      	cmp	r3, #1
 800e63a:	d007      	beq.n	800e64c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800e63c:	2302      	movs	r3, #2
 800e63e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	2200      	movs	r2, #0
 800e644:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e648:	7efb      	ldrb	r3, [r7, #27]
 800e64a:	e1cc      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e64c:	68bb      	ldr	r3, [r7, #8]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d002      	beq.n	800e658 <HAL_SPI_Transmit+0x60>
 800e652:	88fb      	ldrh	r3, [r7, #6]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d107      	bne.n	800e668 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800e658:	2301      	movs	r3, #1
 800e65a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2200      	movs	r2, #0
 800e660:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e664:	7efb      	ldrb	r3, [r7, #27]
 800e666:	e1be      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	2203      	movs	r2, #3
 800e66c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2200      	movs	r2, #0
 800e674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	68ba      	ldr	r2, [r7, #8]
 800e67c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	88fa      	ldrh	r2, [r7, #6]
 800e682:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	88fa      	ldrh	r2, [r7, #6]
 800e68a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	2200      	movs	r2, #0
 800e692:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	2200      	movs	r2, #0
 800e698:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	2200      	movs	r2, #0
 800e6a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800e6b8:	d108      	bne.n	800e6cc <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	e009      	b.n	800e6e0 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	68db      	ldr	r3, [r3, #12]
 800e6d2:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800e6de:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	685a      	ldr	r2, [r3, #4]
 800e6e6:	4b96      	ldr	r3, [pc, #600]	; (800e940 <HAL_SPI_Transmit+0x348>)
 800e6e8:	4013      	ands	r3, r2
 800e6ea:	88f9      	ldrh	r1, [r7, #6]
 800e6ec:	68fa      	ldr	r2, [r7, #12]
 800e6ee:	6812      	ldr	r2, [r2, #0]
 800e6f0:	430b      	orrs	r3, r1
 800e6f2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	681a      	ldr	r2, [r3, #0]
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	f042 0201 	orr.w	r2, r2, #1
 800e702:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	685b      	ldr	r3, [r3, #4]
 800e708:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e70c:	d107      	bne.n	800e71e <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	681a      	ldr	r2, [r3, #0]
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e71c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	68db      	ldr	r3, [r3, #12]
 800e722:	2b0f      	cmp	r3, #15
 800e724:	d947      	bls.n	800e7b6 <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e726:	e03f      	b.n	800e7a8 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	695b      	ldr	r3, [r3, #20]
 800e72e:	f003 0302 	and.w	r3, r3, #2
 800e732:	2b02      	cmp	r3, #2
 800e734:	d114      	bne.n	800e760 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	6812      	ldr	r2, [r2, #0]
 800e740:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e746:	1d1a      	adds	r2, r3, #4
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e752:	b29b      	uxth	r3, r3
 800e754:	3b01      	subs	r3, #1
 800e756:	b29a      	uxth	r2, r3
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e75e:	e023      	b.n	800e7a8 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e760:	f7f4 ff08 	bl	8003574 <HAL_GetTick>
 800e764:	4602      	mov	r2, r0
 800e766:	697b      	ldr	r3, [r7, #20]
 800e768:	1ad3      	subs	r3, r2, r3
 800e76a:	683a      	ldr	r2, [r7, #0]
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d803      	bhi.n	800e778 <HAL_SPI_Transmit+0x180>
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e776:	d102      	bne.n	800e77e <HAL_SPI_Transmit+0x186>
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d114      	bne.n	800e7a8 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e77e:	68f8      	ldr	r0, [r7, #12]
 800e780:	f000 fac6 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	2200      	movs	r2, #0
 800e788:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e792:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	2201      	movs	r2, #1
 800e7a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e7a4:	2303      	movs	r3, #3
 800e7a6:	e11e      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e7ae:	b29b      	uxth	r3, r3
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d1b9      	bne.n	800e728 <HAL_SPI_Transmit+0x130>
 800e7b4:	e0f1      	b.n	800e99a <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	2b07      	cmp	r3, #7
 800e7bc:	f240 80e6 	bls.w	800e98c <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e7c0:	e05d      	b.n	800e87e <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	695b      	ldr	r3, [r3, #20]
 800e7c8:	f003 0302 	and.w	r3, r3, #2
 800e7cc:	2b02      	cmp	r3, #2
 800e7ce:	d132      	bne.n	800e836 <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e7d6:	b29b      	uxth	r3, r3
 800e7d8:	2b01      	cmp	r3, #1
 800e7da:	d918      	bls.n	800e80e <HAL_SPI_Transmit+0x216>
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d014      	beq.n	800e80e <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	6812      	ldr	r2, [r2, #0]
 800e7ee:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7f4:	1d1a      	adds	r2, r3, #4
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e800:	b29b      	uxth	r3, r3
 800e802:	3b02      	subs	r3, #2
 800e804:	b29a      	uxth	r2, r3
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e80c:	e037      	b.n	800e87e <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e812:	881a      	ldrh	r2, [r3, #0]
 800e814:	69fb      	ldr	r3, [r7, #28]
 800e816:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e81c:	1c9a      	adds	r2, r3, #2
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e828:	b29b      	uxth	r3, r3
 800e82a:	3b01      	subs	r3, #1
 800e82c:	b29a      	uxth	r2, r3
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e834:	e023      	b.n	800e87e <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e836:	f7f4 fe9d 	bl	8003574 <HAL_GetTick>
 800e83a:	4602      	mov	r2, r0
 800e83c:	697b      	ldr	r3, [r7, #20]
 800e83e:	1ad3      	subs	r3, r2, r3
 800e840:	683a      	ldr	r2, [r7, #0]
 800e842:	429a      	cmp	r2, r3
 800e844:	d803      	bhi.n	800e84e <HAL_SPI_Transmit+0x256>
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e84c:	d102      	bne.n	800e854 <HAL_SPI_Transmit+0x25c>
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d114      	bne.n	800e87e <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e854:	68f8      	ldr	r0, [r7, #12]
 800e856:	f000 fa5b 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	2200      	movs	r2, #0
 800e85e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e868:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	2201      	movs	r2, #1
 800e876:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e87a:	2303      	movs	r3, #3
 800e87c:	e0b3      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e884:	b29b      	uxth	r3, r3
 800e886:	2b00      	cmp	r3, #0
 800e888:	d19b      	bne.n	800e7c2 <HAL_SPI_Transmit+0x1ca>
 800e88a:	e086      	b.n	800e99a <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	695b      	ldr	r3, [r3, #20]
 800e892:	f003 0302 	and.w	r3, r3, #2
 800e896:	2b02      	cmp	r3, #2
 800e898:	d154      	bne.n	800e944 <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e8a0:	b29b      	uxth	r3, r3
 800e8a2:	2b03      	cmp	r3, #3
 800e8a4:	d918      	bls.n	800e8d8 <HAL_SPI_Transmit+0x2e0>
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8aa:	2b40      	cmp	r3, #64	; 0x40
 800e8ac:	d914      	bls.n	800e8d8 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	6812      	ldr	r2, [r2, #0]
 800e8b8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8be:	1d1a      	adds	r2, r3, #4
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e8ca:	b29b      	uxth	r3, r3
 800e8cc:	3b04      	subs	r3, #4
 800e8ce:	b29a      	uxth	r2, r3
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e8d6:	e059      	b.n	800e98c <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e8de:	b29b      	uxth	r3, r3
 800e8e0:	2b01      	cmp	r3, #1
 800e8e2:	d917      	bls.n	800e914 <HAL_SPI_Transmit+0x31c>
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d013      	beq.n	800e914 <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8f0:	881a      	ldrh	r2, [r3, #0]
 800e8f2:	69fb      	ldr	r3, [r7, #28]
 800e8f4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8fa:	1c9a      	adds	r2, r3, #2
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e906:	b29b      	uxth	r3, r3
 800e908:	3b02      	subs	r3, #2
 800e90a:	b29a      	uxth	r2, r3
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e912:	e03b      	b.n	800e98c <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	3320      	adds	r3, #32
 800e91e:	7812      	ldrb	r2, [r2, #0]
 800e920:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e926:	1c5a      	adds	r2, r3, #1
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e932:	b29b      	uxth	r3, r3
 800e934:	3b01      	subs	r3, #1
 800e936:	b29a      	uxth	r2, r3
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e93e:	e025      	b.n	800e98c <HAL_SPI_Transmit+0x394>
 800e940:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e944:	f7f4 fe16 	bl	8003574 <HAL_GetTick>
 800e948:	4602      	mov	r2, r0
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	1ad3      	subs	r3, r2, r3
 800e94e:	683a      	ldr	r2, [r7, #0]
 800e950:	429a      	cmp	r2, r3
 800e952:	d803      	bhi.n	800e95c <HAL_SPI_Transmit+0x364>
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95a:	d102      	bne.n	800e962 <HAL_SPI_Transmit+0x36a>
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d114      	bne.n	800e98c <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e962:	68f8      	ldr	r0, [r7, #12]
 800e964:	f000 f9d4 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	2200      	movs	r2, #0
 800e96c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e976:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	2201      	movs	r2, #1
 800e984:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e988:	2303      	movs	r3, #3
 800e98a:	e02c      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e992:	b29b      	uxth	r3, r3
 800e994:	2b00      	cmp	r3, #0
 800e996:	f47f af79 	bne.w	800e88c <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	9300      	str	r3, [sp, #0]
 800e99e:	683b      	ldr	r3, [r7, #0]
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	2108      	movs	r1, #8
 800e9a4:	68f8      	ldr	r0, [r7, #12]
 800e9a6:	f000 fa53 	bl	800ee50 <SPI_WaitOnFlagUntilTimeout>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d007      	beq.n	800e9c0 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e9b6:	f043 0220 	orr.w	r2, r3, #32
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e9c0:	68f8      	ldr	r0, [r7, #12]
 800e9c2:	f000 f9a5 	bl	800ed10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	2201      	movs	r2, #1
 800e9d2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d001      	beq.n	800e9e4 <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	e000      	b.n	800e9e6 <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800e9e4:	7efb      	ldrb	r3, [r7, #27]
}
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	3720      	adds	r7, #32
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	bd80      	pop	{r7, pc}
 800e9ee:	bf00      	nop

0800e9f0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b088      	sub	sp, #32
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	60f8      	str	r0, [r7, #12]
 800e9f8:	60b9      	str	r1, [r7, #8]
 800e9fa:	603b      	str	r3, [r7, #0]
 800e9fc:	4613      	mov	r3, r2
 800e9fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ea00:	2300      	movs	r3, #0
 800ea02:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	3330      	adds	r3, #48	; 0x30
 800ea0a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ea12:	2b01      	cmp	r3, #1
 800ea14:	d101      	bne.n	800ea1a <HAL_SPI_Receive+0x2a>
 800ea16:	2302      	movs	r3, #2
 800ea18:	e173      	b.n	800ed02 <HAL_SPI_Receive+0x312>
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	2201      	movs	r2, #1
 800ea1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ea22:	f7f4 fda7 	bl	8003574 <HAL_GetTick>
 800ea26:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ea2e:	b2db      	uxtb	r3, r3
 800ea30:	2b01      	cmp	r3, #1
 800ea32:	d007      	beq.n	800ea44 <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800ea34:	2302      	movs	r3, #2
 800ea36:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ea40:	7ffb      	ldrb	r3, [r7, #31]
 800ea42:	e15e      	b.n	800ed02 <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d002      	beq.n	800ea50 <HAL_SPI_Receive+0x60>
 800ea4a:	88fb      	ldrh	r3, [r7, #6]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d107      	bne.n	800ea60 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800ea50:	2301      	movs	r3, #1
 800ea52:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	2200      	movs	r2, #0
 800ea58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ea5c:	7ffb      	ldrb	r3, [r7, #31]
 800ea5e:	e150      	b.n	800ed02 <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2204      	movs	r2, #4
 800ea64:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	68ba      	ldr	r2, [r7, #8]
 800ea74:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	88fa      	ldrh	r2, [r7, #6]
 800ea7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	88fa      	ldrh	r2, [r7, #6]
 800ea82:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	2200      	movs	r2, #0
 800ea8a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	2200      	movs	r2, #0
 800ea98:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	689b      	ldr	r3, [r3, #8]
 800eaac:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800eab0:	d108      	bne.n	800eac4 <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	681a      	ldr	r2, [r3, #0]
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800eac0:	601a      	str	r2, [r3, #0]
 800eac2:	e009      	b.n	800ead8 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	68db      	ldr	r3, [r3, #12]
 800eaca:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800ead6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	685a      	ldr	r2, [r3, #4]
 800eade:	4b8b      	ldr	r3, [pc, #556]	; (800ed0c <HAL_SPI_Receive+0x31c>)
 800eae0:	4013      	ands	r3, r2
 800eae2:	88f9      	ldrh	r1, [r7, #6]
 800eae4:	68fa      	ldr	r2, [r7, #12]
 800eae6:	6812      	ldr	r2, [r2, #0]
 800eae8:	430b      	orrs	r3, r1
 800eaea:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	f042 0201 	orr.w	r2, r2, #1
 800eafa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	685b      	ldr	r3, [r3, #4]
 800eb00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800eb04:	d107      	bne.n	800eb16 <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	681a      	ldr	r2, [r3, #0]
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800eb14:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	68db      	ldr	r3, [r3, #12]
 800eb1a:	2b0f      	cmp	r3, #15
 800eb1c:	d948      	bls.n	800ebb0 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800eb1e:	e040      	b.n	800eba2 <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	695a      	ldr	r2, [r3, #20]
 800eb26:	f248 0308 	movw	r3, #32776	; 0x8008
 800eb2a:	4013      	ands	r3, r2
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d014      	beq.n	800eb5a <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	681a      	ldr	r2, [r3, #0]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eb38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800eb3a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eb40:	1d1a      	adds	r2, r3, #4
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	3b01      	subs	r3, #1
 800eb50:	b29a      	uxth	r2, r3
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800eb58:	e023      	b.n	800eba2 <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb5a:	f7f4 fd0b 	bl	8003574 <HAL_GetTick>
 800eb5e:	4602      	mov	r2, r0
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	1ad3      	subs	r3, r2, r3
 800eb64:	683a      	ldr	r2, [r7, #0]
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d803      	bhi.n	800eb72 <HAL_SPI_Receive+0x182>
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb70:	d102      	bne.n	800eb78 <HAL_SPI_Receive+0x188>
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d114      	bne.n	800eba2 <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800eb78:	68f8      	ldr	r0, [r7, #12]
 800eb7a:	f000 f8c9 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	2200      	movs	r2, #0
 800eb82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb8c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2201      	movs	r2, #1
 800eb9a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800eb9e:	2303      	movs	r3, #3
 800eba0:	e0af      	b.n	800ed02 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800eba8:	b29b      	uxth	r3, r3
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d1b8      	bne.n	800eb20 <HAL_SPI_Receive+0x130>
 800ebae:	e095      	b.n	800ecdc <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	68db      	ldr	r3, [r3, #12]
 800ebb4:	2b07      	cmp	r3, #7
 800ebb6:	f240 808b 	bls.w	800ecd0 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ebba:	e03f      	b.n	800ec3c <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	695b      	ldr	r3, [r3, #20]
 800ebc2:	f003 0301 	and.w	r3, r3, #1
 800ebc6:	2b01      	cmp	r3, #1
 800ebc8:	d114      	bne.n	800ebf4 <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ebce:	69ba      	ldr	r2, [r7, #24]
 800ebd0:	8812      	ldrh	r2, [r2, #0]
 800ebd2:	b292      	uxth	r2, r2
 800ebd4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ebda:	1c9a      	adds	r2, r3, #2
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ebe6:	b29b      	uxth	r3, r3
 800ebe8:	3b01      	subs	r3, #1
 800ebea:	b29a      	uxth	r2, r3
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ebf2:	e023      	b.n	800ec3c <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ebf4:	f7f4 fcbe 	bl	8003574 <HAL_GetTick>
 800ebf8:	4602      	mov	r2, r0
 800ebfa:	697b      	ldr	r3, [r7, #20]
 800ebfc:	1ad3      	subs	r3, r2, r3
 800ebfe:	683a      	ldr	r2, [r7, #0]
 800ec00:	429a      	cmp	r2, r3
 800ec02:	d803      	bhi.n	800ec0c <HAL_SPI_Receive+0x21c>
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec0a:	d102      	bne.n	800ec12 <HAL_SPI_Receive+0x222>
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d114      	bne.n	800ec3c <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ec12:	68f8      	ldr	r0, [r7, #12]
 800ec14:	f000 f87c 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ec26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	2201      	movs	r2, #1
 800ec34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ec38:	2303      	movs	r3, #3
 800ec3a:	e062      	b.n	800ed02 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec42:	b29b      	uxth	r3, r3
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d1b9      	bne.n	800ebbc <HAL_SPI_Receive+0x1cc>
 800ec48:	e048      	b.n	800ecdc <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	695b      	ldr	r3, [r3, #20]
 800ec50:	f003 0301 	and.w	r3, r3, #1
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d117      	bne.n	800ec88 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec64:	7812      	ldrb	r2, [r2, #0]
 800ec66:	b2d2      	uxtb	r2, r2
 800ec68:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec6e:	1c5a      	adds	r2, r3, #1
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	3b01      	subs	r3, #1
 800ec7e:	b29a      	uxth	r2, r3
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ec86:	e023      	b.n	800ecd0 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec88:	f7f4 fc74 	bl	8003574 <HAL_GetTick>
 800ec8c:	4602      	mov	r2, r0
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	1ad3      	subs	r3, r2, r3
 800ec92:	683a      	ldr	r2, [r7, #0]
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d803      	bhi.n	800eca0 <HAL_SPI_Receive+0x2b0>
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec9e:	d102      	bne.n	800eca6 <HAL_SPI_Receive+0x2b6>
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d114      	bne.n	800ecd0 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800eca6:	68f8      	ldr	r0, [r7, #12]
 800eca8:	f000 f832 	bl	800ed10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ecba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	2201      	movs	r2, #1
 800ecc8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800eccc:	2303      	movs	r3, #3
 800ecce:	e018      	b.n	800ed02 <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ecd6:	b29b      	uxth	r3, r3
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d1b6      	bne.n	800ec4a <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ecdc:	68f8      	ldr	r0, [r7, #12]
 800ecde:	f000 f817 	bl	800ed10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2200      	movs	r2, #0
 800ece6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	2201      	movs	r2, #1
 800ecee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d001      	beq.n	800ed00 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800ecfc:	2301      	movs	r3, #1
 800ecfe:	e000      	b.n	800ed02 <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 800ed00:	7ffb      	ldrb	r3, [r7, #31]
}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3720      	adds	r7, #32
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bd80      	pop	{r7, pc}
 800ed0a:	bf00      	nop
 800ed0c:	ffff0000 	.word	0xffff0000

0800ed10 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b085      	sub	sp, #20
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	695b      	ldr	r3, [r3, #20]
 800ed1e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	699a      	ldr	r2, [r3, #24]
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	f042 0208 	orr.w	r2, r2, #8
 800ed2e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	699a      	ldr	r2, [r3, #24]
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	f042 0210 	orr.w	r2, r2, #16
 800ed3e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	f022 0201 	bic.w	r2, r2, #1
 800ed4e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	6919      	ldr	r1, [r3, #16]
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	4b3c      	ldr	r3, [pc, #240]	; (800ee4c <SPI_CloseTransfer+0x13c>)
 800ed5c:	400b      	ands	r3, r1
 800ed5e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	689a      	ldr	r2, [r3, #8]
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ed6e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ed76:	b2db      	uxtb	r3, r3
 800ed78:	2b04      	cmp	r3, #4
 800ed7a:	d014      	beq.n	800eda6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	f003 0320 	and.w	r3, r3, #32
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d00f      	beq.n	800eda6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ed8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	699a      	ldr	r2, [r3, #24]
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	f042 0220 	orr.w	r2, r2, #32
 800eda4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800edac:	b2db      	uxtb	r3, r3
 800edae:	2b03      	cmp	r3, #3
 800edb0:	d014      	beq.n	800eddc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00f      	beq.n	800eddc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800edc2:	f043 0204 	orr.w	r2, r3, #4
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	699a      	ldr	r2, [r3, #24]
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800edda:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d00f      	beq.n	800ee06 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800edec:	f043 0201 	orr.w	r2, r3, #1
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	699a      	ldr	r2, [r3, #24]
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ee04:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d00f      	beq.n	800ee30 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee16:	f043 0208 	orr.w	r2, r3, #8
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	699a      	ldr	r2, [r3, #24]
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ee2e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2200      	movs	r2, #0
 800ee34:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800ee40:	bf00      	nop
 800ee42:	3714      	adds	r7, #20
 800ee44:	46bd      	mov	sp, r7
 800ee46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4a:	4770      	bx	lr
 800ee4c:	fffffc90 	.word	0xfffffc90

0800ee50 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b084      	sub	sp, #16
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	60f8      	str	r0, [r7, #12]
 800ee58:	60b9      	str	r1, [r7, #8]
 800ee5a:	603b      	str	r3, [r7, #0]
 800ee5c:	4613      	mov	r3, r2
 800ee5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ee60:	e010      	b.n	800ee84 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee62:	f7f4 fb87 	bl	8003574 <HAL_GetTick>
 800ee66:	4602      	mov	r2, r0
 800ee68:	69bb      	ldr	r3, [r7, #24]
 800ee6a:	1ad3      	subs	r3, r2, r3
 800ee6c:	683a      	ldr	r2, [r7, #0]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	d803      	bhi.n	800ee7a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee78:	d102      	bne.n	800ee80 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ee7a:	683b      	ldr	r3, [r7, #0]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d101      	bne.n	800ee84 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ee80:	2303      	movs	r3, #3
 800ee82:	e00f      	b.n	800eea4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	695a      	ldr	r2, [r3, #20]
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	4013      	ands	r3, r2
 800ee8e:	68ba      	ldr	r2, [r7, #8]
 800ee90:	429a      	cmp	r2, r3
 800ee92:	bf0c      	ite	eq
 800ee94:	2301      	moveq	r3, #1
 800ee96:	2300      	movne	r3, #0
 800ee98:	b2db      	uxtb	r3, r3
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	79fb      	ldrb	r3, [r7, #7]
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	d0df      	beq.n	800ee62 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800eea2:	2300      	movs	r3, #0
}
 800eea4:	4618      	mov	r0, r3
 800eea6:	3710      	adds	r7, #16
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	bd80      	pop	{r7, pc}

0800eeac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800eeac:	b480      	push	{r7}
 800eeae:	b085      	sub	sp, #20
 800eeb0:	af00      	add	r7, sp, #0
 800eeb2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eeb8:	095b      	lsrs	r3, r3, #5
 800eeba:	3301      	adds	r3, #1
 800eebc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	3301      	adds	r3, #1
 800eec4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	3307      	adds	r3, #7
 800eeca:	08db      	lsrs	r3, r3, #3
 800eecc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800eece:	68bb      	ldr	r3, [r7, #8]
 800eed0:	68fa      	ldr	r2, [r7, #12]
 800eed2:	fb02 f303 	mul.w	r3, r2, r3
}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3714      	adds	r7, #20
 800eeda:	46bd      	mov	sp, r7
 800eedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee0:	4770      	bx	lr

0800eee2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800eee2:	b580      	push	{r7, lr}
 800eee4:	b082      	sub	sp, #8
 800eee6:	af00      	add	r7, sp, #0
 800eee8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d101      	bne.n	800eef4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800eef0:	2301      	movs	r3, #1
 800eef2:	e049      	b.n	800ef88 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d106      	bne.n	800ef0e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2200      	movs	r2, #0
 800ef04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f7f3 fef5 	bl	8002cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2202      	movs	r2, #2
 800ef12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681a      	ldr	r2, [r3, #0]
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	3304      	adds	r3, #4
 800ef1e:	4619      	mov	r1, r3
 800ef20:	4610      	mov	r0, r2
 800ef22:	f000 ff29 	bl	800fd78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	2201      	movs	r2, #1
 800ef2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2201      	movs	r2, #1
 800ef32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2201      	movs	r2, #1
 800ef3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2201      	movs	r2, #1
 800ef42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2201      	movs	r2, #1
 800ef4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2201      	movs	r2, #1
 800ef52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	2201      	movs	r2, #1
 800ef5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2201      	movs	r2, #1
 800ef62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	2201      	movs	r2, #1
 800ef6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	2201      	movs	r2, #1
 800ef72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2201      	movs	r2, #1
 800ef7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2201      	movs	r2, #1
 800ef82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ef86:	2300      	movs	r3, #0
}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	3708      	adds	r7, #8
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	bd80      	pop	{r7, pc}

0800ef90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b082      	sub	sp, #8
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d101      	bne.n	800efa2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ef9e:	2301      	movs	r3, #1
 800efa0:	e049      	b.n	800f036 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800efa8:	b2db      	uxtb	r3, r3
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d106      	bne.n	800efbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	2200      	movs	r2, #0
 800efb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f7f3 fd08 	bl	80029cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2202      	movs	r2, #2
 800efc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	681a      	ldr	r2, [r3, #0]
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	3304      	adds	r3, #4
 800efcc:	4619      	mov	r1, r3
 800efce:	4610      	mov	r0, r2
 800efd0:	f000 fed2 	bl	800fd78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	2201      	movs	r2, #1
 800efd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2201      	movs	r2, #1
 800efe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	2201      	movs	r2, #1
 800efe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	2201      	movs	r2, #1
 800eff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	2201      	movs	r2, #1
 800eff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2201      	movs	r2, #1
 800f000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	2201      	movs	r2, #1
 800f008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2201      	movs	r2, #1
 800f010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2201      	movs	r2, #1
 800f018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2201      	movs	r2, #1
 800f020:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2201      	movs	r2, #1
 800f028:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2201      	movs	r2, #1
 800f030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3708      	adds	r7, #8
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
	...

0800f040 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b084      	sub	sp, #16
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
 800f048:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d109      	bne.n	800f064 <HAL_TIM_PWM_Start+0x24>
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f056:	b2db      	uxtb	r3, r3
 800f058:	2b01      	cmp	r3, #1
 800f05a:	bf14      	ite	ne
 800f05c:	2301      	movne	r3, #1
 800f05e:	2300      	moveq	r3, #0
 800f060:	b2db      	uxtb	r3, r3
 800f062:	e03c      	b.n	800f0de <HAL_TIM_PWM_Start+0x9e>
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	2b04      	cmp	r3, #4
 800f068:	d109      	bne.n	800f07e <HAL_TIM_PWM_Start+0x3e>
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f070:	b2db      	uxtb	r3, r3
 800f072:	2b01      	cmp	r3, #1
 800f074:	bf14      	ite	ne
 800f076:	2301      	movne	r3, #1
 800f078:	2300      	moveq	r3, #0
 800f07a:	b2db      	uxtb	r3, r3
 800f07c:	e02f      	b.n	800f0de <HAL_TIM_PWM_Start+0x9e>
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	2b08      	cmp	r3, #8
 800f082:	d109      	bne.n	800f098 <HAL_TIM_PWM_Start+0x58>
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f08a:	b2db      	uxtb	r3, r3
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	bf14      	ite	ne
 800f090:	2301      	movne	r3, #1
 800f092:	2300      	moveq	r3, #0
 800f094:	b2db      	uxtb	r3, r3
 800f096:	e022      	b.n	800f0de <HAL_TIM_PWM_Start+0x9e>
 800f098:	683b      	ldr	r3, [r7, #0]
 800f09a:	2b0c      	cmp	r3, #12
 800f09c:	d109      	bne.n	800f0b2 <HAL_TIM_PWM_Start+0x72>
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f0a4:	b2db      	uxtb	r3, r3
 800f0a6:	2b01      	cmp	r3, #1
 800f0a8:	bf14      	ite	ne
 800f0aa:	2301      	movne	r3, #1
 800f0ac:	2300      	moveq	r3, #0
 800f0ae:	b2db      	uxtb	r3, r3
 800f0b0:	e015      	b.n	800f0de <HAL_TIM_PWM_Start+0x9e>
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	2b10      	cmp	r3, #16
 800f0b6:	d109      	bne.n	800f0cc <HAL_TIM_PWM_Start+0x8c>
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f0be:	b2db      	uxtb	r3, r3
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	bf14      	ite	ne
 800f0c4:	2301      	movne	r3, #1
 800f0c6:	2300      	moveq	r3, #0
 800f0c8:	b2db      	uxtb	r3, r3
 800f0ca:	e008      	b.n	800f0de <HAL_TIM_PWM_Start+0x9e>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f0d2:	b2db      	uxtb	r3, r3
 800f0d4:	2b01      	cmp	r3, #1
 800f0d6:	bf14      	ite	ne
 800f0d8:	2301      	movne	r3, #1
 800f0da:	2300      	moveq	r3, #0
 800f0dc:	b2db      	uxtb	r3, r3
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d001      	beq.n	800f0e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f0e2:	2301      	movs	r3, #1
 800f0e4:	e0ab      	b.n	800f23e <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d104      	bne.n	800f0f6 <HAL_TIM_PWM_Start+0xb6>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	2202      	movs	r2, #2
 800f0f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f0f4:	e023      	b.n	800f13e <HAL_TIM_PWM_Start+0xfe>
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	2b04      	cmp	r3, #4
 800f0fa:	d104      	bne.n	800f106 <HAL_TIM_PWM_Start+0xc6>
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2202      	movs	r2, #2
 800f100:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f104:	e01b      	b.n	800f13e <HAL_TIM_PWM_Start+0xfe>
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	2b08      	cmp	r3, #8
 800f10a:	d104      	bne.n	800f116 <HAL_TIM_PWM_Start+0xd6>
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	2202      	movs	r2, #2
 800f110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f114:	e013      	b.n	800f13e <HAL_TIM_PWM_Start+0xfe>
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	2b0c      	cmp	r3, #12
 800f11a:	d104      	bne.n	800f126 <HAL_TIM_PWM_Start+0xe6>
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2202      	movs	r2, #2
 800f120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f124:	e00b      	b.n	800f13e <HAL_TIM_PWM_Start+0xfe>
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	2b10      	cmp	r3, #16
 800f12a:	d104      	bne.n	800f136 <HAL_TIM_PWM_Start+0xf6>
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2202      	movs	r2, #2
 800f130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f134:	e003      	b.n	800f13e <HAL_TIM_PWM_Start+0xfe>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2202      	movs	r2, #2
 800f13a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	2201      	movs	r2, #1
 800f144:	6839      	ldr	r1, [r7, #0]
 800f146:	4618      	mov	r0, r3
 800f148:	f001 f992 	bl	8010470 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	4a3d      	ldr	r2, [pc, #244]	; (800f248 <HAL_TIM_PWM_Start+0x208>)
 800f152:	4293      	cmp	r3, r2
 800f154:	d013      	beq.n	800f17e <HAL_TIM_PWM_Start+0x13e>
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	4a3c      	ldr	r2, [pc, #240]	; (800f24c <HAL_TIM_PWM_Start+0x20c>)
 800f15c:	4293      	cmp	r3, r2
 800f15e:	d00e      	beq.n	800f17e <HAL_TIM_PWM_Start+0x13e>
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	4a3a      	ldr	r2, [pc, #232]	; (800f250 <HAL_TIM_PWM_Start+0x210>)
 800f166:	4293      	cmp	r3, r2
 800f168:	d009      	beq.n	800f17e <HAL_TIM_PWM_Start+0x13e>
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	4a39      	ldr	r2, [pc, #228]	; (800f254 <HAL_TIM_PWM_Start+0x214>)
 800f170:	4293      	cmp	r3, r2
 800f172:	d004      	beq.n	800f17e <HAL_TIM_PWM_Start+0x13e>
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	4a37      	ldr	r2, [pc, #220]	; (800f258 <HAL_TIM_PWM_Start+0x218>)
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d101      	bne.n	800f182 <HAL_TIM_PWM_Start+0x142>
 800f17e:	2301      	movs	r3, #1
 800f180:	e000      	b.n	800f184 <HAL_TIM_PWM_Start+0x144>
 800f182:	2300      	movs	r3, #0
 800f184:	2b00      	cmp	r3, #0
 800f186:	d007      	beq.n	800f198 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f196:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	4a2a      	ldr	r2, [pc, #168]	; (800f248 <HAL_TIM_PWM_Start+0x208>)
 800f19e:	4293      	cmp	r3, r2
 800f1a0:	d02c      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1aa:	d027      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	4a2a      	ldr	r2, [pc, #168]	; (800f25c <HAL_TIM_PWM_Start+0x21c>)
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	d022      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	4a29      	ldr	r2, [pc, #164]	; (800f260 <HAL_TIM_PWM_Start+0x220>)
 800f1bc:	4293      	cmp	r3, r2
 800f1be:	d01d      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	4a27      	ldr	r2, [pc, #156]	; (800f264 <HAL_TIM_PWM_Start+0x224>)
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	d018      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	4a1f      	ldr	r2, [pc, #124]	; (800f24c <HAL_TIM_PWM_Start+0x20c>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d013      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	4a23      	ldr	r2, [pc, #140]	; (800f268 <HAL_TIM_PWM_Start+0x228>)
 800f1da:	4293      	cmp	r3, r2
 800f1dc:	d00e      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	4a1b      	ldr	r2, [pc, #108]	; (800f250 <HAL_TIM_PWM_Start+0x210>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d009      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	4a1f      	ldr	r2, [pc, #124]	; (800f26c <HAL_TIM_PWM_Start+0x22c>)
 800f1ee:	4293      	cmp	r3, r2
 800f1f0:	d004      	beq.n	800f1fc <HAL_TIM_PWM_Start+0x1bc>
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	4a1e      	ldr	r2, [pc, #120]	; (800f270 <HAL_TIM_PWM_Start+0x230>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d115      	bne.n	800f228 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	689a      	ldr	r2, [r3, #8]
 800f202:	4b1c      	ldr	r3, [pc, #112]	; (800f274 <HAL_TIM_PWM_Start+0x234>)
 800f204:	4013      	ands	r3, r2
 800f206:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	2b06      	cmp	r3, #6
 800f20c:	d015      	beq.n	800f23a <HAL_TIM_PWM_Start+0x1fa>
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f214:	d011      	beq.n	800f23a <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	681a      	ldr	r2, [r3, #0]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f042 0201 	orr.w	r2, r2, #1
 800f224:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f226:	e008      	b.n	800f23a <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	681a      	ldr	r2, [r3, #0]
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	f042 0201 	orr.w	r2, r2, #1
 800f236:	601a      	str	r2, [r3, #0]
 800f238:	e000      	b.n	800f23c <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f23a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f23c:	2300      	movs	r3, #0
}
 800f23e:	4618      	mov	r0, r3
 800f240:	3710      	adds	r7, #16
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}
 800f246:	bf00      	nop
 800f248:	40010000 	.word	0x40010000
 800f24c:	40010400 	.word	0x40010400
 800f250:	40014000 	.word	0x40014000
 800f254:	40014400 	.word	0x40014400
 800f258:	40014800 	.word	0x40014800
 800f25c:	40000400 	.word	0x40000400
 800f260:	40000800 	.word	0x40000800
 800f264:	40000c00 	.word	0x40000c00
 800f268:	40001800 	.word	0x40001800
 800f26c:	4000e000 	.word	0x4000e000
 800f270:	4000e400 	.word	0x4000e400
 800f274:	00010007 	.word	0x00010007

0800f278 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b086      	sub	sp, #24
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	60f8      	str	r0, [r7, #12]
 800f280:	60b9      	str	r1, [r7, #8]
 800f282:	607a      	str	r2, [r7, #4]
 800f284:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800f286:	2300      	movs	r3, #0
 800f288:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d109      	bne.n	800f2a4 <HAL_TIM_PWM_Start_DMA+0x2c>
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f296:	b2db      	uxtb	r3, r3
 800f298:	2b02      	cmp	r3, #2
 800f29a:	bf0c      	ite	eq
 800f29c:	2301      	moveq	r3, #1
 800f29e:	2300      	movne	r3, #0
 800f2a0:	b2db      	uxtb	r3, r3
 800f2a2:	e03c      	b.n	800f31e <HAL_TIM_PWM_Start_DMA+0xa6>
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	2b04      	cmp	r3, #4
 800f2a8:	d109      	bne.n	800f2be <HAL_TIM_PWM_Start_DMA+0x46>
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f2b0:	b2db      	uxtb	r3, r3
 800f2b2:	2b02      	cmp	r3, #2
 800f2b4:	bf0c      	ite	eq
 800f2b6:	2301      	moveq	r3, #1
 800f2b8:	2300      	movne	r3, #0
 800f2ba:	b2db      	uxtb	r3, r3
 800f2bc:	e02f      	b.n	800f31e <HAL_TIM_PWM_Start_DMA+0xa6>
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	2b08      	cmp	r3, #8
 800f2c2:	d109      	bne.n	800f2d8 <HAL_TIM_PWM_Start_DMA+0x60>
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f2ca:	b2db      	uxtb	r3, r3
 800f2cc:	2b02      	cmp	r3, #2
 800f2ce:	bf0c      	ite	eq
 800f2d0:	2301      	moveq	r3, #1
 800f2d2:	2300      	movne	r3, #0
 800f2d4:	b2db      	uxtb	r3, r3
 800f2d6:	e022      	b.n	800f31e <HAL_TIM_PWM_Start_DMA+0xa6>
 800f2d8:	68bb      	ldr	r3, [r7, #8]
 800f2da:	2b0c      	cmp	r3, #12
 800f2dc:	d109      	bne.n	800f2f2 <HAL_TIM_PWM_Start_DMA+0x7a>
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f2e4:	b2db      	uxtb	r3, r3
 800f2e6:	2b02      	cmp	r3, #2
 800f2e8:	bf0c      	ite	eq
 800f2ea:	2301      	moveq	r3, #1
 800f2ec:	2300      	movne	r3, #0
 800f2ee:	b2db      	uxtb	r3, r3
 800f2f0:	e015      	b.n	800f31e <HAL_TIM_PWM_Start_DMA+0xa6>
 800f2f2:	68bb      	ldr	r3, [r7, #8]
 800f2f4:	2b10      	cmp	r3, #16
 800f2f6:	d109      	bne.n	800f30c <HAL_TIM_PWM_Start_DMA+0x94>
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f2fe:	b2db      	uxtb	r3, r3
 800f300:	2b02      	cmp	r3, #2
 800f302:	bf0c      	ite	eq
 800f304:	2301      	moveq	r3, #1
 800f306:	2300      	movne	r3, #0
 800f308:	b2db      	uxtb	r3, r3
 800f30a:	e008      	b.n	800f31e <HAL_TIM_PWM_Start_DMA+0xa6>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f312:	b2db      	uxtb	r3, r3
 800f314:	2b02      	cmp	r3, #2
 800f316:	bf0c      	ite	eq
 800f318:	2301      	moveq	r3, #1
 800f31a:	2300      	movne	r3, #0
 800f31c:	b2db      	uxtb	r3, r3
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d001      	beq.n	800f326 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800f322:	2302      	movs	r3, #2
 800f324:	e1ba      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800f326:	68bb      	ldr	r3, [r7, #8]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d109      	bne.n	800f340 <HAL_TIM_PWM_Start_DMA+0xc8>
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f332:	b2db      	uxtb	r3, r3
 800f334:	2b01      	cmp	r3, #1
 800f336:	bf0c      	ite	eq
 800f338:	2301      	moveq	r3, #1
 800f33a:	2300      	movne	r3, #0
 800f33c:	b2db      	uxtb	r3, r3
 800f33e:	e03c      	b.n	800f3ba <HAL_TIM_PWM_Start_DMA+0x142>
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	2b04      	cmp	r3, #4
 800f344:	d109      	bne.n	800f35a <HAL_TIM_PWM_Start_DMA+0xe2>
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f34c:	b2db      	uxtb	r3, r3
 800f34e:	2b01      	cmp	r3, #1
 800f350:	bf0c      	ite	eq
 800f352:	2301      	moveq	r3, #1
 800f354:	2300      	movne	r3, #0
 800f356:	b2db      	uxtb	r3, r3
 800f358:	e02f      	b.n	800f3ba <HAL_TIM_PWM_Start_DMA+0x142>
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	2b08      	cmp	r3, #8
 800f35e:	d109      	bne.n	800f374 <HAL_TIM_PWM_Start_DMA+0xfc>
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f366:	b2db      	uxtb	r3, r3
 800f368:	2b01      	cmp	r3, #1
 800f36a:	bf0c      	ite	eq
 800f36c:	2301      	moveq	r3, #1
 800f36e:	2300      	movne	r3, #0
 800f370:	b2db      	uxtb	r3, r3
 800f372:	e022      	b.n	800f3ba <HAL_TIM_PWM_Start_DMA+0x142>
 800f374:	68bb      	ldr	r3, [r7, #8]
 800f376:	2b0c      	cmp	r3, #12
 800f378:	d109      	bne.n	800f38e <HAL_TIM_PWM_Start_DMA+0x116>
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f380:	b2db      	uxtb	r3, r3
 800f382:	2b01      	cmp	r3, #1
 800f384:	bf0c      	ite	eq
 800f386:	2301      	moveq	r3, #1
 800f388:	2300      	movne	r3, #0
 800f38a:	b2db      	uxtb	r3, r3
 800f38c:	e015      	b.n	800f3ba <HAL_TIM_PWM_Start_DMA+0x142>
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	2b10      	cmp	r3, #16
 800f392:	d109      	bne.n	800f3a8 <HAL_TIM_PWM_Start_DMA+0x130>
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f39a:	b2db      	uxtb	r3, r3
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	bf0c      	ite	eq
 800f3a0:	2301      	moveq	r3, #1
 800f3a2:	2300      	movne	r3, #0
 800f3a4:	b2db      	uxtb	r3, r3
 800f3a6:	e008      	b.n	800f3ba <HAL_TIM_PWM_Start_DMA+0x142>
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f3ae:	b2db      	uxtb	r3, r3
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	bf0c      	ite	eq
 800f3b4:	2301      	moveq	r3, #1
 800f3b6:	2300      	movne	r3, #0
 800f3b8:	b2db      	uxtb	r3, r3
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d034      	beq.n	800f428 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d002      	beq.n	800f3ca <HAL_TIM_PWM_Start_DMA+0x152>
 800f3c4:	887b      	ldrh	r3, [r7, #2]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d101      	bne.n	800f3ce <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	e166      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d104      	bne.n	800f3de <HAL_TIM_PWM_Start_DMA+0x166>
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	2202      	movs	r2, #2
 800f3d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f3dc:	e026      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f3de:	68bb      	ldr	r3, [r7, #8]
 800f3e0:	2b04      	cmp	r3, #4
 800f3e2:	d104      	bne.n	800f3ee <HAL_TIM_PWM_Start_DMA+0x176>
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	2202      	movs	r2, #2
 800f3e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f3ec:	e01e      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	2b08      	cmp	r3, #8
 800f3f2:	d104      	bne.n	800f3fe <HAL_TIM_PWM_Start_DMA+0x186>
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	2202      	movs	r2, #2
 800f3f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f3fc:	e016      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f3fe:	68bb      	ldr	r3, [r7, #8]
 800f400:	2b0c      	cmp	r3, #12
 800f402:	d104      	bne.n	800f40e <HAL_TIM_PWM_Start_DMA+0x196>
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	2202      	movs	r2, #2
 800f408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f40c:	e00e      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f40e:	68bb      	ldr	r3, [r7, #8]
 800f410:	2b10      	cmp	r3, #16
 800f412:	d104      	bne.n	800f41e <HAL_TIM_PWM_Start_DMA+0x1a6>
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	2202      	movs	r2, #2
 800f418:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f41c:	e006      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	2202      	movs	r2, #2
 800f422:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f426:	e001      	b.n	800f42c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800f428:	2301      	movs	r3, #1
 800f42a:	e137      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	2b0c      	cmp	r3, #12
 800f430:	f200 80ae 	bhi.w	800f590 <HAL_TIM_PWM_Start_DMA+0x318>
 800f434:	a201      	add	r2, pc, #4	; (adr r2, 800f43c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800f436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f43a:	bf00      	nop
 800f43c:	0800f471 	.word	0x0800f471
 800f440:	0800f591 	.word	0x0800f591
 800f444:	0800f591 	.word	0x0800f591
 800f448:	0800f591 	.word	0x0800f591
 800f44c:	0800f4b9 	.word	0x0800f4b9
 800f450:	0800f591 	.word	0x0800f591
 800f454:	0800f591 	.word	0x0800f591
 800f458:	0800f591 	.word	0x0800f591
 800f45c:	0800f501 	.word	0x0800f501
 800f460:	0800f591 	.word	0x0800f591
 800f464:	0800f591 	.word	0x0800f591
 800f468:	0800f591 	.word	0x0800f591
 800f46c:	0800f549 	.word	0x0800f549
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f474:	4a8b      	ldr	r2, [pc, #556]	; (800f6a4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f476:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f47c:	4a8a      	ldr	r2, [pc, #552]	; (800f6a8 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f47e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f484:	4a89      	ldr	r2, [pc, #548]	; (800f6ac <HAL_TIM_PWM_Start_DMA+0x434>)
 800f486:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800f48c:	6879      	ldr	r1, [r7, #4]
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	3334      	adds	r3, #52	; 0x34
 800f494:	461a      	mov	r2, r3
 800f496:	887b      	ldrh	r3, [r7, #2]
 800f498:	f7f6 f88a 	bl	80055b0 <HAL_DMA_Start_IT>
 800f49c:	4603      	mov	r3, r0
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d001      	beq.n	800f4a6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	e0fa      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	68da      	ldr	r2, [r3, #12]
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f4b4:	60da      	str	r2, [r3, #12]
      break;
 800f4b6:	e06e      	b.n	800f596 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4bc:	4a79      	ldr	r2, [pc, #484]	; (800f6a4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f4be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4c4:	4a78      	ldr	r2, [pc, #480]	; (800f6a8 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f4c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4cc:	4a77      	ldr	r2, [pc, #476]	; (800f6ac <HAL_TIM_PWM_Start_DMA+0x434>)
 800f4ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800f4d4:	6879      	ldr	r1, [r7, #4]
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	3338      	adds	r3, #56	; 0x38
 800f4dc:	461a      	mov	r2, r3
 800f4de:	887b      	ldrh	r3, [r7, #2]
 800f4e0:	f7f6 f866 	bl	80055b0 <HAL_DMA_Start_IT>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d001      	beq.n	800f4ee <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	e0d6      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	68da      	ldr	r2, [r3, #12]
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f4fc:	60da      	str	r2, [r3, #12]
      break;
 800f4fe:	e04a      	b.n	800f596 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f504:	4a67      	ldr	r2, [pc, #412]	; (800f6a4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f506:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f50c:	4a66      	ldr	r2, [pc, #408]	; (800f6a8 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f50e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f514:	4a65      	ldr	r2, [pc, #404]	; (800f6ac <HAL_TIM_PWM_Start_DMA+0x434>)
 800f516:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800f51c:	6879      	ldr	r1, [r7, #4]
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	333c      	adds	r3, #60	; 0x3c
 800f524:	461a      	mov	r2, r3
 800f526:	887b      	ldrh	r3, [r7, #2]
 800f528:	f7f6 f842 	bl	80055b0 <HAL_DMA_Start_IT>
 800f52c:	4603      	mov	r3, r0
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d001      	beq.n	800f536 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f532:	2301      	movs	r3, #1
 800f534:	e0b2      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	68da      	ldr	r2, [r3, #12]
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f544:	60da      	str	r2, [r3, #12]
      break;
 800f546:	e026      	b.n	800f596 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f54c:	4a55      	ldr	r2, [pc, #340]	; (800f6a4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f54e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f554:	4a54      	ldr	r2, [pc, #336]	; (800f6a8 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f556:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f55c:	4a53      	ldr	r2, [pc, #332]	; (800f6ac <HAL_TIM_PWM_Start_DMA+0x434>)
 800f55e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f564:	6879      	ldr	r1, [r7, #4]
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	3340      	adds	r3, #64	; 0x40
 800f56c:	461a      	mov	r2, r3
 800f56e:	887b      	ldrh	r3, [r7, #2]
 800f570:	f7f6 f81e 	bl	80055b0 <HAL_DMA_Start_IT>
 800f574:	4603      	mov	r3, r0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d001      	beq.n	800f57e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f57a:	2301      	movs	r3, #1
 800f57c:	e08e      	b.n	800f69c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	68da      	ldr	r2, [r3, #12]
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f58c:	60da      	str	r2, [r3, #12]
      break;
 800f58e:	e002      	b.n	800f596 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800f590:	2301      	movs	r3, #1
 800f592:	75fb      	strb	r3, [r7, #23]
      break;
 800f594:	bf00      	nop
  }

  if (status == HAL_OK)
 800f596:	7dfb      	ldrb	r3, [r7, #23]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d17e      	bne.n	800f69a <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	2201      	movs	r2, #1
 800f5a2:	68b9      	ldr	r1, [r7, #8]
 800f5a4:	4618      	mov	r0, r3
 800f5a6:	f000 ff63 	bl	8010470 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	4a40      	ldr	r2, [pc, #256]	; (800f6b0 <HAL_TIM_PWM_Start_DMA+0x438>)
 800f5b0:	4293      	cmp	r3, r2
 800f5b2:	d013      	beq.n	800f5dc <HAL_TIM_PWM_Start_DMA+0x364>
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	4a3e      	ldr	r2, [pc, #248]	; (800f6b4 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800f5ba:	4293      	cmp	r3, r2
 800f5bc:	d00e      	beq.n	800f5dc <HAL_TIM_PWM_Start_DMA+0x364>
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	4a3d      	ldr	r2, [pc, #244]	; (800f6b8 <HAL_TIM_PWM_Start_DMA+0x440>)
 800f5c4:	4293      	cmp	r3, r2
 800f5c6:	d009      	beq.n	800f5dc <HAL_TIM_PWM_Start_DMA+0x364>
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	4a3b      	ldr	r2, [pc, #236]	; (800f6bc <HAL_TIM_PWM_Start_DMA+0x444>)
 800f5ce:	4293      	cmp	r3, r2
 800f5d0:	d004      	beq.n	800f5dc <HAL_TIM_PWM_Start_DMA+0x364>
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	4a3a      	ldr	r2, [pc, #232]	; (800f6c0 <HAL_TIM_PWM_Start_DMA+0x448>)
 800f5d8:	4293      	cmp	r3, r2
 800f5da:	d101      	bne.n	800f5e0 <HAL_TIM_PWM_Start_DMA+0x368>
 800f5dc:	2301      	movs	r3, #1
 800f5de:	e000      	b.n	800f5e2 <HAL_TIM_PWM_Start_DMA+0x36a>
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d007      	beq.n	800f5f6 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f5f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	4a2d      	ldr	r2, [pc, #180]	; (800f6b0 <HAL_TIM_PWM_Start_DMA+0x438>)
 800f5fc:	4293      	cmp	r3, r2
 800f5fe:	d02c      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f608:	d027      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	4a2d      	ldr	r2, [pc, #180]	; (800f6c4 <HAL_TIM_PWM_Start_DMA+0x44c>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d022      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	4a2b      	ldr	r2, [pc, #172]	; (800f6c8 <HAL_TIM_PWM_Start_DMA+0x450>)
 800f61a:	4293      	cmp	r3, r2
 800f61c:	d01d      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	4a2a      	ldr	r2, [pc, #168]	; (800f6cc <HAL_TIM_PWM_Start_DMA+0x454>)
 800f624:	4293      	cmp	r3, r2
 800f626:	d018      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	4a21      	ldr	r2, [pc, #132]	; (800f6b4 <HAL_TIM_PWM_Start_DMA+0x43c>)
 800f62e:	4293      	cmp	r3, r2
 800f630:	d013      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4a26      	ldr	r2, [pc, #152]	; (800f6d0 <HAL_TIM_PWM_Start_DMA+0x458>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00e      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a1d      	ldr	r2, [pc, #116]	; (800f6b8 <HAL_TIM_PWM_Start_DMA+0x440>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d009      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	4a22      	ldr	r2, [pc, #136]	; (800f6d4 <HAL_TIM_PWM_Start_DMA+0x45c>)
 800f64c:	4293      	cmp	r3, r2
 800f64e:	d004      	beq.n	800f65a <HAL_TIM_PWM_Start_DMA+0x3e2>
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4a20      	ldr	r2, [pc, #128]	; (800f6d8 <HAL_TIM_PWM_Start_DMA+0x460>)
 800f656:	4293      	cmp	r3, r2
 800f658:	d115      	bne.n	800f686 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	689a      	ldr	r2, [r3, #8]
 800f660:	4b1e      	ldr	r3, [pc, #120]	; (800f6dc <HAL_TIM_PWM_Start_DMA+0x464>)
 800f662:	4013      	ands	r3, r2
 800f664:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	2b06      	cmp	r3, #6
 800f66a:	d015      	beq.n	800f698 <HAL_TIM_PWM_Start_DMA+0x420>
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f672:	d011      	beq.n	800f698 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	681a      	ldr	r2, [r3, #0]
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	f042 0201 	orr.w	r2, r2, #1
 800f682:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f684:	e008      	b.n	800f698 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	f042 0201 	orr.w	r2, r2, #1
 800f694:	601a      	str	r2, [r3, #0]
 800f696:	e000      	b.n	800f69a <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f698:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800f69a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3718      	adds	r7, #24
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}
 800f6a4:	0800fc67 	.word	0x0800fc67
 800f6a8:	0800fd0f 	.word	0x0800fd0f
 800f6ac:	0800fbd5 	.word	0x0800fbd5
 800f6b0:	40010000 	.word	0x40010000
 800f6b4:	40010400 	.word	0x40010400
 800f6b8:	40014000 	.word	0x40014000
 800f6bc:	40014400 	.word	0x40014400
 800f6c0:	40014800 	.word	0x40014800
 800f6c4:	40000400 	.word	0x40000400
 800f6c8:	40000800 	.word	0x40000800
 800f6cc:	40000c00 	.word	0x40000c00
 800f6d0:	40001800 	.word	0x40001800
 800f6d4:	4000e000 	.word	0x4000e000
 800f6d8:	4000e400 	.word	0x4000e400
 800f6dc:	00010007 	.word	0x00010007

0800f6e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f6e0:	b580      	push	{r7, lr}
 800f6e2:	b082      	sub	sp, #8
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	691b      	ldr	r3, [r3, #16]
 800f6ee:	f003 0302 	and.w	r3, r3, #2
 800f6f2:	2b02      	cmp	r3, #2
 800f6f4:	d122      	bne.n	800f73c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	68db      	ldr	r3, [r3, #12]
 800f6fc:	f003 0302 	and.w	r3, r3, #2
 800f700:	2b02      	cmp	r3, #2
 800f702:	d11b      	bne.n	800f73c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	f06f 0202 	mvn.w	r2, #2
 800f70c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2201      	movs	r2, #1
 800f712:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	699b      	ldr	r3, [r3, #24]
 800f71a:	f003 0303 	and.w	r3, r3, #3
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d003      	beq.n	800f72a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f722:	6878      	ldr	r0, [r7, #4]
 800f724:	f000 fa24 	bl	800fb70 <HAL_TIM_IC_CaptureCallback>
 800f728:	e005      	b.n	800f736 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	f000 fa16 	bl	800fb5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f730:	6878      	ldr	r0, [r7, #4]
 800f732:	f000 fa27 	bl	800fb84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	2200      	movs	r2, #0
 800f73a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	691b      	ldr	r3, [r3, #16]
 800f742:	f003 0304 	and.w	r3, r3, #4
 800f746:	2b04      	cmp	r3, #4
 800f748:	d122      	bne.n	800f790 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	68db      	ldr	r3, [r3, #12]
 800f750:	f003 0304 	and.w	r3, r3, #4
 800f754:	2b04      	cmp	r3, #4
 800f756:	d11b      	bne.n	800f790 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	f06f 0204 	mvn.w	r2, #4
 800f760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	2202      	movs	r2, #2
 800f766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	699b      	ldr	r3, [r3, #24]
 800f76e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f772:	2b00      	cmp	r3, #0
 800f774:	d003      	beq.n	800f77e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f776:	6878      	ldr	r0, [r7, #4]
 800f778:	f000 f9fa 	bl	800fb70 <HAL_TIM_IC_CaptureCallback>
 800f77c:	e005      	b.n	800f78a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 f9ec 	bl	800fb5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f000 f9fd 	bl	800fb84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2200      	movs	r2, #0
 800f78e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	691b      	ldr	r3, [r3, #16]
 800f796:	f003 0308 	and.w	r3, r3, #8
 800f79a:	2b08      	cmp	r3, #8
 800f79c:	d122      	bne.n	800f7e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	68db      	ldr	r3, [r3, #12]
 800f7a4:	f003 0308 	and.w	r3, r3, #8
 800f7a8:	2b08      	cmp	r3, #8
 800f7aa:	d11b      	bne.n	800f7e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f06f 0208 	mvn.w	r2, #8
 800f7b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	2204      	movs	r2, #4
 800f7ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	69db      	ldr	r3, [r3, #28]
 800f7c2:	f003 0303 	and.w	r3, r3, #3
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d003      	beq.n	800f7d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f7ca:	6878      	ldr	r0, [r7, #4]
 800f7cc:	f000 f9d0 	bl	800fb70 <HAL_TIM_IC_CaptureCallback>
 800f7d0:	e005      	b.n	800f7de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f000 f9c2 	bl	800fb5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f7d8:	6878      	ldr	r0, [r7, #4]
 800f7da:	f000 f9d3 	bl	800fb84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	691b      	ldr	r3, [r3, #16]
 800f7ea:	f003 0310 	and.w	r3, r3, #16
 800f7ee:	2b10      	cmp	r3, #16
 800f7f0:	d122      	bne.n	800f838 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	68db      	ldr	r3, [r3, #12]
 800f7f8:	f003 0310 	and.w	r3, r3, #16
 800f7fc:	2b10      	cmp	r3, #16
 800f7fe:	d11b      	bne.n	800f838 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	f06f 0210 	mvn.w	r2, #16
 800f808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	2208      	movs	r2, #8
 800f80e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	69db      	ldr	r3, [r3, #28]
 800f816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d003      	beq.n	800f826 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f81e:	6878      	ldr	r0, [r7, #4]
 800f820:	f000 f9a6 	bl	800fb70 <HAL_TIM_IC_CaptureCallback>
 800f824:	e005      	b.n	800f832 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f826:	6878      	ldr	r0, [r7, #4]
 800f828:	f000 f998 	bl	800fb5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f82c:	6878      	ldr	r0, [r7, #4]
 800f82e:	f000 f9a9 	bl	800fb84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2200      	movs	r2, #0
 800f836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	691b      	ldr	r3, [r3, #16]
 800f83e:	f003 0301 	and.w	r3, r3, #1
 800f842:	2b01      	cmp	r3, #1
 800f844:	d10e      	bne.n	800f864 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	68db      	ldr	r3, [r3, #12]
 800f84c:	f003 0301 	and.w	r3, r3, #1
 800f850:	2b01      	cmp	r3, #1
 800f852:	d107      	bne.n	800f864 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	f06f 0201 	mvn.w	r2, #1
 800f85c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f85e:	6878      	ldr	r0, [r7, #4]
 800f860:	f000 f972 	bl	800fb48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	691b      	ldr	r3, [r3, #16]
 800f86a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f86e:	2b80      	cmp	r3, #128	; 0x80
 800f870:	d10e      	bne.n	800f890 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	68db      	ldr	r3, [r3, #12]
 800f878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f87c:	2b80      	cmp	r3, #128	; 0x80
 800f87e:	d107      	bne.n	800f890 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f88a:	6878      	ldr	r0, [r7, #4]
 800f88c:	f000 febc 	bl	8010608 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	691b      	ldr	r3, [r3, #16]
 800f896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f89a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f89e:	d10e      	bne.n	800f8be <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	68db      	ldr	r3, [r3, #12]
 800f8a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f8aa:	2b80      	cmp	r3, #128	; 0x80
 800f8ac:	d107      	bne.n	800f8be <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f8b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f8b8:	6878      	ldr	r0, [r7, #4]
 800f8ba:	f000 feaf 	bl	801061c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	691b      	ldr	r3, [r3, #16]
 800f8c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8c8:	2b40      	cmp	r3, #64	; 0x40
 800f8ca:	d10e      	bne.n	800f8ea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	68db      	ldr	r3, [r3, #12]
 800f8d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8d6:	2b40      	cmp	r3, #64	; 0x40
 800f8d8:	d107      	bne.n	800f8ea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f8e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f000 f961 	bl	800fbac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	691b      	ldr	r3, [r3, #16]
 800f8f0:	f003 0320 	and.w	r3, r3, #32
 800f8f4:	2b20      	cmp	r3, #32
 800f8f6:	d10e      	bne.n	800f916 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	68db      	ldr	r3, [r3, #12]
 800f8fe:	f003 0320 	and.w	r3, r3, #32
 800f902:	2b20      	cmp	r3, #32
 800f904:	d107      	bne.n	800f916 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	f06f 0220 	mvn.w	r2, #32
 800f90e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f910:	6878      	ldr	r0, [r7, #4]
 800f912:	f000 fe6f 	bl	80105f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f916:	bf00      	nop
 800f918:	3708      	adds	r7, #8
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}
	...

0800f920 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b086      	sub	sp, #24
 800f924:	af00      	add	r7, sp, #0
 800f926:	60f8      	str	r0, [r7, #12]
 800f928:	60b9      	str	r1, [r7, #8]
 800f92a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f92c:	2300      	movs	r3, #0
 800f92e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f936:	2b01      	cmp	r3, #1
 800f938:	d101      	bne.n	800f93e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f93a:	2302      	movs	r3, #2
 800f93c:	e0ff      	b.n	800fb3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	2201      	movs	r2, #1
 800f942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	2b14      	cmp	r3, #20
 800f94a:	f200 80f0 	bhi.w	800fb2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f94e:	a201      	add	r2, pc, #4	; (adr r2, 800f954 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f954:	0800f9a9 	.word	0x0800f9a9
 800f958:	0800fb2f 	.word	0x0800fb2f
 800f95c:	0800fb2f 	.word	0x0800fb2f
 800f960:	0800fb2f 	.word	0x0800fb2f
 800f964:	0800f9e9 	.word	0x0800f9e9
 800f968:	0800fb2f 	.word	0x0800fb2f
 800f96c:	0800fb2f 	.word	0x0800fb2f
 800f970:	0800fb2f 	.word	0x0800fb2f
 800f974:	0800fa2b 	.word	0x0800fa2b
 800f978:	0800fb2f 	.word	0x0800fb2f
 800f97c:	0800fb2f 	.word	0x0800fb2f
 800f980:	0800fb2f 	.word	0x0800fb2f
 800f984:	0800fa6b 	.word	0x0800fa6b
 800f988:	0800fb2f 	.word	0x0800fb2f
 800f98c:	0800fb2f 	.word	0x0800fb2f
 800f990:	0800fb2f 	.word	0x0800fb2f
 800f994:	0800faad 	.word	0x0800faad
 800f998:	0800fb2f 	.word	0x0800fb2f
 800f99c:	0800fb2f 	.word	0x0800fb2f
 800f9a0:	0800fb2f 	.word	0x0800fb2f
 800f9a4:	0800faed 	.word	0x0800faed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	68b9      	ldr	r1, [r7, #8]
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f000 fa88 	bl	800fec4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	699a      	ldr	r2, [r3, #24]
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	f042 0208 	orr.w	r2, r2, #8
 800f9c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	699a      	ldr	r2, [r3, #24]
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	f022 0204 	bic.w	r2, r2, #4
 800f9d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	6999      	ldr	r1, [r3, #24]
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	691a      	ldr	r2, [r3, #16]
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	430a      	orrs	r2, r1
 800f9e4:	619a      	str	r2, [r3, #24]
      break;
 800f9e6:	e0a5      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	68b9      	ldr	r1, [r7, #8]
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	f000 faf8 	bl	800ffe4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	699a      	ldr	r2, [r3, #24]
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	699a      	ldr	r2, [r3, #24]
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fa12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	6999      	ldr	r1, [r3, #24]
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	691b      	ldr	r3, [r3, #16]
 800fa1e:	021a      	lsls	r2, r3, #8
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	430a      	orrs	r2, r1
 800fa26:	619a      	str	r2, [r3, #24]
      break;
 800fa28:	e084      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	68b9      	ldr	r1, [r7, #8]
 800fa30:	4618      	mov	r0, r3
 800fa32:	f000 fb61 	bl	80100f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	69da      	ldr	r2, [r3, #28]
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	f042 0208 	orr.w	r2, r2, #8
 800fa44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	69da      	ldr	r2, [r3, #28]
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	f022 0204 	bic.w	r2, r2, #4
 800fa54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	69d9      	ldr	r1, [r3, #28]
 800fa5c:	68bb      	ldr	r3, [r7, #8]
 800fa5e:	691a      	ldr	r2, [r3, #16]
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	430a      	orrs	r2, r1
 800fa66:	61da      	str	r2, [r3, #28]
      break;
 800fa68:	e064      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	68b9      	ldr	r1, [r7, #8]
 800fa70:	4618      	mov	r0, r3
 800fa72:	f000 fbc9 	bl	8010208 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	69da      	ldr	r2, [r3, #28]
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	69da      	ldr	r2, [r3, #28]
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fa94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	69d9      	ldr	r1, [r3, #28]
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	691b      	ldr	r3, [r3, #16]
 800faa0:	021a      	lsls	r2, r3, #8
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	430a      	orrs	r2, r1
 800faa8:	61da      	str	r2, [r3, #28]
      break;
 800faaa:	e043      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	68b9      	ldr	r1, [r7, #8]
 800fab2:	4618      	mov	r0, r3
 800fab4:	f000 fc12 	bl	80102dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	f042 0208 	orr.w	r2, r2, #8
 800fac6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	f022 0204 	bic.w	r2, r2, #4
 800fad6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	691a      	ldr	r2, [r3, #16]
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	430a      	orrs	r2, r1
 800fae8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800faea:	e023      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	68b9      	ldr	r1, [r7, #8]
 800faf2:	4618      	mov	r0, r3
 800faf4:	f000 fc56 	bl	80103a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fb06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800fb16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	691b      	ldr	r3, [r3, #16]
 800fb22:	021a      	lsls	r2, r3, #8
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	430a      	orrs	r2, r1
 800fb2a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800fb2c:	e002      	b.n	800fb34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fb2e:	2301      	movs	r3, #1
 800fb30:	75fb      	strb	r3, [r7, #23]
      break;
 800fb32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	2200      	movs	r2, #0
 800fb38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800fb3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	3718      	adds	r7, #24
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
 800fb46:	bf00      	nop

0800fb48 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b083      	sub	sp, #12
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800fb50:	bf00      	nop
 800fb52:	370c      	adds	r7, #12
 800fb54:	46bd      	mov	sp, r7
 800fb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5a:	4770      	bx	lr

0800fb5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	b083      	sub	sp, #12
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fb64:	bf00      	nop
 800fb66:	370c      	adds	r7, #12
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6e:	4770      	bx	lr

0800fb70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fb70:	b480      	push	{r7}
 800fb72:	b083      	sub	sp, #12
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fb78:	bf00      	nop
 800fb7a:	370c      	adds	r7, #12
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb82:	4770      	bx	lr

0800fb84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fb84:	b480      	push	{r7}
 800fb86:	b083      	sub	sp, #12
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fb8c:	bf00      	nop
 800fb8e:	370c      	adds	r7, #12
 800fb90:	46bd      	mov	sp, r7
 800fb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb96:	4770      	bx	lr

0800fb98 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800fb98:	b480      	push	{r7}
 800fb9a:	b083      	sub	sp, #12
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800fba0:	bf00      	nop
 800fba2:	370c      	adds	r7, #12
 800fba4:	46bd      	mov	sp, r7
 800fba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbaa:	4770      	bx	lr

0800fbac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fbac:	b480      	push	{r7}
 800fbae:	b083      	sub	sp, #12
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fbb4:	bf00      	nop
 800fbb6:	370c      	adds	r7, #12
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbbe:	4770      	bx	lr

0800fbc0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800fbc0:	b480      	push	{r7}
 800fbc2:	b083      	sub	sp, #12
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800fbc8:	bf00      	nop
 800fbca:	370c      	adds	r7, #12
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd2:	4770      	bx	lr

0800fbd4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b084      	sub	sp, #16
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fbe0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbe6:	687a      	ldr	r2, [r7, #4]
 800fbe8:	429a      	cmp	r2, r3
 800fbea:	d107      	bne.n	800fbfc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fbec:	68fb      	ldr	r3, [r7, #12]
 800fbee:	2201      	movs	r2, #1
 800fbf0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	2201      	movs	r2, #1
 800fbf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fbfa:	e02a      	b.n	800fc52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc00:	687a      	ldr	r2, [r7, #4]
 800fc02:	429a      	cmp	r2, r3
 800fc04:	d107      	bne.n	800fc16 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	2202      	movs	r2, #2
 800fc0a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	2201      	movs	r2, #1
 800fc10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fc14:	e01d      	b.n	800fc52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc1a:	687a      	ldr	r2, [r7, #4]
 800fc1c:	429a      	cmp	r2, r3
 800fc1e:	d107      	bne.n	800fc30 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	2204      	movs	r2, #4
 800fc24:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	2201      	movs	r2, #1
 800fc2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fc2e:	e010      	b.n	800fc52 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc34:	687a      	ldr	r2, [r7, #4]
 800fc36:	429a      	cmp	r2, r3
 800fc38:	d107      	bne.n	800fc4a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	2208      	movs	r2, #8
 800fc3e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	2201      	movs	r2, #1
 800fc44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800fc48:	e003      	b.n	800fc52 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	2201      	movs	r2, #1
 800fc4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800fc52:	68f8      	ldr	r0, [r7, #12]
 800fc54:	f7ff ffb4 	bl	800fbc0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	771a      	strb	r2, [r3, #28]
}
 800fc5e:	bf00      	nop
 800fc60:	3710      	adds	r7, #16
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}

0800fc66 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800fc66:	b580      	push	{r7, lr}
 800fc68:	b084      	sub	sp, #16
 800fc6a:	af00      	add	r7, sp, #0
 800fc6c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc72:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc78:	687a      	ldr	r2, [r7, #4]
 800fc7a:	429a      	cmp	r2, r3
 800fc7c:	d10b      	bne.n	800fc96 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	2201      	movs	r2, #1
 800fc82:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	69db      	ldr	r3, [r3, #28]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d136      	bne.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	2201      	movs	r2, #1
 800fc90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800fc94:	e031      	b.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc9a:	687a      	ldr	r2, [r7, #4]
 800fc9c:	429a      	cmp	r2, r3
 800fc9e:	d10b      	bne.n	800fcb8 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	2202      	movs	r2, #2
 800fca4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	69db      	ldr	r3, [r3, #28]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d125      	bne.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800fcb6:	e020      	b.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fcbc:	687a      	ldr	r2, [r7, #4]
 800fcbe:	429a      	cmp	r2, r3
 800fcc0:	d10b      	bne.n	800fcda <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	2204      	movs	r2, #4
 800fcc6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	69db      	ldr	r3, [r3, #28]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d114      	bne.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	2201      	movs	r2, #1
 800fcd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800fcd8:	e00f      	b.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcde:	687a      	ldr	r2, [r7, #4]
 800fce0:	429a      	cmp	r2, r3
 800fce2:	d10a      	bne.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	2208      	movs	r2, #8
 800fce8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	69db      	ldr	r3, [r3, #28]
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d103      	bne.n	800fcfa <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	2201      	movs	r2, #1
 800fcf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcfa:	68f8      	ldr	r0, [r7, #12]
 800fcfc:	f7ff ff42 	bl	800fb84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	2200      	movs	r2, #0
 800fd04:	771a      	strb	r2, [r3, #28]
}
 800fd06:	bf00      	nop
 800fd08:	3710      	adds	r7, #16
 800fd0a:	46bd      	mov	sp, r7
 800fd0c:	bd80      	pop	{r7, pc}

0800fd0e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fd0e:	b580      	push	{r7, lr}
 800fd10:	b084      	sub	sp, #16
 800fd12:	af00      	add	r7, sp, #0
 800fd14:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd1a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd20:	687a      	ldr	r2, [r7, #4]
 800fd22:	429a      	cmp	r2, r3
 800fd24:	d103      	bne.n	800fd2e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	2201      	movs	r2, #1
 800fd2a:	771a      	strb	r2, [r3, #28]
 800fd2c:	e019      	b.n	800fd62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd32:	687a      	ldr	r2, [r7, #4]
 800fd34:	429a      	cmp	r2, r3
 800fd36:	d103      	bne.n	800fd40 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	2202      	movs	r2, #2
 800fd3c:	771a      	strb	r2, [r3, #28]
 800fd3e:	e010      	b.n	800fd62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd44:	687a      	ldr	r2, [r7, #4]
 800fd46:	429a      	cmp	r2, r3
 800fd48:	d103      	bne.n	800fd52 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	2204      	movs	r2, #4
 800fd4e:	771a      	strb	r2, [r3, #28]
 800fd50:	e007      	b.n	800fd62 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800fd52:	68fb      	ldr	r3, [r7, #12]
 800fd54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd56:	687a      	ldr	r2, [r7, #4]
 800fd58:	429a      	cmp	r2, r3
 800fd5a:	d102      	bne.n	800fd62 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	2208      	movs	r2, #8
 800fd60:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800fd62:	68f8      	ldr	r0, [r7, #12]
 800fd64:	f7ff ff18 	bl	800fb98 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	771a      	strb	r2, [r3, #28]
}
 800fd6e:	bf00      	nop
 800fd70:	3710      	adds	r7, #16
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
	...

0800fd78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fd78:	b480      	push	{r7}
 800fd7a:	b085      	sub	sp, #20
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
 800fd80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	4a44      	ldr	r2, [pc, #272]	; (800fe9c <TIM_Base_SetConfig+0x124>)
 800fd8c:	4293      	cmp	r3, r2
 800fd8e:	d013      	beq.n	800fdb8 <TIM_Base_SetConfig+0x40>
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fd96:	d00f      	beq.n	800fdb8 <TIM_Base_SetConfig+0x40>
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	4a41      	ldr	r2, [pc, #260]	; (800fea0 <TIM_Base_SetConfig+0x128>)
 800fd9c:	4293      	cmp	r3, r2
 800fd9e:	d00b      	beq.n	800fdb8 <TIM_Base_SetConfig+0x40>
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	4a40      	ldr	r2, [pc, #256]	; (800fea4 <TIM_Base_SetConfig+0x12c>)
 800fda4:	4293      	cmp	r3, r2
 800fda6:	d007      	beq.n	800fdb8 <TIM_Base_SetConfig+0x40>
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	4a3f      	ldr	r2, [pc, #252]	; (800fea8 <TIM_Base_SetConfig+0x130>)
 800fdac:	4293      	cmp	r3, r2
 800fdae:	d003      	beq.n	800fdb8 <TIM_Base_SetConfig+0x40>
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	4a3e      	ldr	r2, [pc, #248]	; (800feac <TIM_Base_SetConfig+0x134>)
 800fdb4:	4293      	cmp	r3, r2
 800fdb6:	d108      	bne.n	800fdca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fdbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	685b      	ldr	r3, [r3, #4]
 800fdc4:	68fa      	ldr	r2, [r7, #12]
 800fdc6:	4313      	orrs	r3, r2
 800fdc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	4a33      	ldr	r2, [pc, #204]	; (800fe9c <TIM_Base_SetConfig+0x124>)
 800fdce:	4293      	cmp	r3, r2
 800fdd0:	d027      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fdd8:	d023      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	4a30      	ldr	r2, [pc, #192]	; (800fea0 <TIM_Base_SetConfig+0x128>)
 800fdde:	4293      	cmp	r3, r2
 800fde0:	d01f      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	4a2f      	ldr	r2, [pc, #188]	; (800fea4 <TIM_Base_SetConfig+0x12c>)
 800fde6:	4293      	cmp	r3, r2
 800fde8:	d01b      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	4a2e      	ldr	r2, [pc, #184]	; (800fea8 <TIM_Base_SetConfig+0x130>)
 800fdee:	4293      	cmp	r3, r2
 800fdf0:	d017      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	4a2d      	ldr	r2, [pc, #180]	; (800feac <TIM_Base_SetConfig+0x134>)
 800fdf6:	4293      	cmp	r3, r2
 800fdf8:	d013      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	4a2c      	ldr	r2, [pc, #176]	; (800feb0 <TIM_Base_SetConfig+0x138>)
 800fdfe:	4293      	cmp	r3, r2
 800fe00:	d00f      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	4a2b      	ldr	r2, [pc, #172]	; (800feb4 <TIM_Base_SetConfig+0x13c>)
 800fe06:	4293      	cmp	r3, r2
 800fe08:	d00b      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	4a2a      	ldr	r2, [pc, #168]	; (800feb8 <TIM_Base_SetConfig+0x140>)
 800fe0e:	4293      	cmp	r3, r2
 800fe10:	d007      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	4a29      	ldr	r2, [pc, #164]	; (800febc <TIM_Base_SetConfig+0x144>)
 800fe16:	4293      	cmp	r3, r2
 800fe18:	d003      	beq.n	800fe22 <TIM_Base_SetConfig+0xaa>
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	4a28      	ldr	r2, [pc, #160]	; (800fec0 <TIM_Base_SetConfig+0x148>)
 800fe1e:	4293      	cmp	r3, r2
 800fe20:	d108      	bne.n	800fe34 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fe22:	68fb      	ldr	r3, [r7, #12]
 800fe24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fe28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fe2a:	683b      	ldr	r3, [r7, #0]
 800fe2c:	68db      	ldr	r3, [r3, #12]
 800fe2e:	68fa      	ldr	r2, [r7, #12]
 800fe30:	4313      	orrs	r3, r2
 800fe32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	695b      	ldr	r3, [r3, #20]
 800fe3e:	4313      	orrs	r3, r2
 800fe40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	68fa      	ldr	r2, [r7, #12]
 800fe46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	689a      	ldr	r2, [r3, #8]
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fe50:	683b      	ldr	r3, [r7, #0]
 800fe52:	681a      	ldr	r2, [r3, #0]
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	4a10      	ldr	r2, [pc, #64]	; (800fe9c <TIM_Base_SetConfig+0x124>)
 800fe5c:	4293      	cmp	r3, r2
 800fe5e:	d00f      	beq.n	800fe80 <TIM_Base_SetConfig+0x108>
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4a12      	ldr	r2, [pc, #72]	; (800feac <TIM_Base_SetConfig+0x134>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d00b      	beq.n	800fe80 <TIM_Base_SetConfig+0x108>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	4a11      	ldr	r2, [pc, #68]	; (800feb0 <TIM_Base_SetConfig+0x138>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d007      	beq.n	800fe80 <TIM_Base_SetConfig+0x108>
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	4a10      	ldr	r2, [pc, #64]	; (800feb4 <TIM_Base_SetConfig+0x13c>)
 800fe74:	4293      	cmp	r3, r2
 800fe76:	d003      	beq.n	800fe80 <TIM_Base_SetConfig+0x108>
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	4a0f      	ldr	r2, [pc, #60]	; (800feb8 <TIM_Base_SetConfig+0x140>)
 800fe7c:	4293      	cmp	r3, r2
 800fe7e:	d103      	bne.n	800fe88 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fe80:	683b      	ldr	r3, [r7, #0]
 800fe82:	691a      	ldr	r2, [r3, #16]
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	615a      	str	r2, [r3, #20]
}
 800fe8e:	bf00      	nop
 800fe90:	3714      	adds	r7, #20
 800fe92:	46bd      	mov	sp, r7
 800fe94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe98:	4770      	bx	lr
 800fe9a:	bf00      	nop
 800fe9c:	40010000 	.word	0x40010000
 800fea0:	40000400 	.word	0x40000400
 800fea4:	40000800 	.word	0x40000800
 800fea8:	40000c00 	.word	0x40000c00
 800feac:	40010400 	.word	0x40010400
 800feb0:	40014000 	.word	0x40014000
 800feb4:	40014400 	.word	0x40014400
 800feb8:	40014800 	.word	0x40014800
 800febc:	4000e000 	.word	0x4000e000
 800fec0:	4000e400 	.word	0x4000e400

0800fec4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fec4:	b480      	push	{r7}
 800fec6:	b087      	sub	sp, #28
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
 800fecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	6a1b      	ldr	r3, [r3, #32]
 800fed2:	f023 0201 	bic.w	r2, r3, #1
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	6a1b      	ldr	r3, [r3, #32]
 800fede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	685b      	ldr	r3, [r3, #4]
 800fee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	699b      	ldr	r3, [r3, #24]
 800feea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800feec:	68fa      	ldr	r2, [r7, #12]
 800feee:	4b37      	ldr	r3, [pc, #220]	; (800ffcc <TIM_OC1_SetConfig+0x108>)
 800fef0:	4013      	ands	r3, r2
 800fef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	f023 0303 	bic.w	r3, r3, #3
 800fefa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fefc:	683b      	ldr	r3, [r7, #0]
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	68fa      	ldr	r2, [r7, #12]
 800ff02:	4313      	orrs	r3, r2
 800ff04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ff06:	697b      	ldr	r3, [r7, #20]
 800ff08:	f023 0302 	bic.w	r3, r3, #2
 800ff0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	689b      	ldr	r3, [r3, #8]
 800ff12:	697a      	ldr	r2, [r7, #20]
 800ff14:	4313      	orrs	r3, r2
 800ff16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	4a2d      	ldr	r2, [pc, #180]	; (800ffd0 <TIM_OC1_SetConfig+0x10c>)
 800ff1c:	4293      	cmp	r3, r2
 800ff1e:	d00f      	beq.n	800ff40 <TIM_OC1_SetConfig+0x7c>
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	4a2c      	ldr	r2, [pc, #176]	; (800ffd4 <TIM_OC1_SetConfig+0x110>)
 800ff24:	4293      	cmp	r3, r2
 800ff26:	d00b      	beq.n	800ff40 <TIM_OC1_SetConfig+0x7c>
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	4a2b      	ldr	r2, [pc, #172]	; (800ffd8 <TIM_OC1_SetConfig+0x114>)
 800ff2c:	4293      	cmp	r3, r2
 800ff2e:	d007      	beq.n	800ff40 <TIM_OC1_SetConfig+0x7c>
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	4a2a      	ldr	r2, [pc, #168]	; (800ffdc <TIM_OC1_SetConfig+0x118>)
 800ff34:	4293      	cmp	r3, r2
 800ff36:	d003      	beq.n	800ff40 <TIM_OC1_SetConfig+0x7c>
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	4a29      	ldr	r2, [pc, #164]	; (800ffe0 <TIM_OC1_SetConfig+0x11c>)
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	d10c      	bne.n	800ff5a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ff40:	697b      	ldr	r3, [r7, #20]
 800ff42:	f023 0308 	bic.w	r3, r3, #8
 800ff46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ff48:	683b      	ldr	r3, [r7, #0]
 800ff4a:	68db      	ldr	r3, [r3, #12]
 800ff4c:	697a      	ldr	r2, [r7, #20]
 800ff4e:	4313      	orrs	r3, r2
 800ff50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ff52:	697b      	ldr	r3, [r7, #20]
 800ff54:	f023 0304 	bic.w	r3, r3, #4
 800ff58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	4a1c      	ldr	r2, [pc, #112]	; (800ffd0 <TIM_OC1_SetConfig+0x10c>)
 800ff5e:	4293      	cmp	r3, r2
 800ff60:	d00f      	beq.n	800ff82 <TIM_OC1_SetConfig+0xbe>
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	4a1b      	ldr	r2, [pc, #108]	; (800ffd4 <TIM_OC1_SetConfig+0x110>)
 800ff66:	4293      	cmp	r3, r2
 800ff68:	d00b      	beq.n	800ff82 <TIM_OC1_SetConfig+0xbe>
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	4a1a      	ldr	r2, [pc, #104]	; (800ffd8 <TIM_OC1_SetConfig+0x114>)
 800ff6e:	4293      	cmp	r3, r2
 800ff70:	d007      	beq.n	800ff82 <TIM_OC1_SetConfig+0xbe>
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	4a19      	ldr	r2, [pc, #100]	; (800ffdc <TIM_OC1_SetConfig+0x118>)
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d003      	beq.n	800ff82 <TIM_OC1_SetConfig+0xbe>
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	4a18      	ldr	r2, [pc, #96]	; (800ffe0 <TIM_OC1_SetConfig+0x11c>)
 800ff7e:	4293      	cmp	r3, r2
 800ff80:	d111      	bne.n	800ffa6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ff88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ff8a:	693b      	ldr	r3, [r7, #16]
 800ff8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ff90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	695b      	ldr	r3, [r3, #20]
 800ff96:	693a      	ldr	r2, [r7, #16]
 800ff98:	4313      	orrs	r3, r2
 800ff9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	699b      	ldr	r3, [r3, #24]
 800ffa0:	693a      	ldr	r2, [r7, #16]
 800ffa2:	4313      	orrs	r3, r2
 800ffa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	693a      	ldr	r2, [r7, #16]
 800ffaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	68fa      	ldr	r2, [r7, #12]
 800ffb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	685a      	ldr	r2, [r3, #4]
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	697a      	ldr	r2, [r7, #20]
 800ffbe:	621a      	str	r2, [r3, #32]
}
 800ffc0:	bf00      	nop
 800ffc2:	371c      	adds	r7, #28
 800ffc4:	46bd      	mov	sp, r7
 800ffc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffca:	4770      	bx	lr
 800ffcc:	fffeff8f 	.word	0xfffeff8f
 800ffd0:	40010000 	.word	0x40010000
 800ffd4:	40010400 	.word	0x40010400
 800ffd8:	40014000 	.word	0x40014000
 800ffdc:	40014400 	.word	0x40014400
 800ffe0:	40014800 	.word	0x40014800

0800ffe4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b087      	sub	sp, #28
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
 800ffec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	6a1b      	ldr	r3, [r3, #32]
 800fff2:	f023 0210 	bic.w	r2, r3, #16
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	6a1b      	ldr	r3, [r3, #32]
 800fffe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	685b      	ldr	r3, [r3, #4]
 8010004:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	699b      	ldr	r3, [r3, #24]
 801000a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 801000c:	68fa      	ldr	r2, [r7, #12]
 801000e:	4b34      	ldr	r3, [pc, #208]	; (80100e0 <TIM_OC2_SetConfig+0xfc>)
 8010010:	4013      	ands	r3, r2
 8010012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801001a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801001c:	683b      	ldr	r3, [r7, #0]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	021b      	lsls	r3, r3, #8
 8010022:	68fa      	ldr	r2, [r7, #12]
 8010024:	4313      	orrs	r3, r2
 8010026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010028:	697b      	ldr	r3, [r7, #20]
 801002a:	f023 0320 	bic.w	r3, r3, #32
 801002e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	689b      	ldr	r3, [r3, #8]
 8010034:	011b      	lsls	r3, r3, #4
 8010036:	697a      	ldr	r2, [r7, #20]
 8010038:	4313      	orrs	r3, r2
 801003a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	4a29      	ldr	r2, [pc, #164]	; (80100e4 <TIM_OC2_SetConfig+0x100>)
 8010040:	4293      	cmp	r3, r2
 8010042:	d003      	beq.n	801004c <TIM_OC2_SetConfig+0x68>
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	4a28      	ldr	r2, [pc, #160]	; (80100e8 <TIM_OC2_SetConfig+0x104>)
 8010048:	4293      	cmp	r3, r2
 801004a:	d10d      	bne.n	8010068 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010052:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010054:	683b      	ldr	r3, [r7, #0]
 8010056:	68db      	ldr	r3, [r3, #12]
 8010058:	011b      	lsls	r3, r3, #4
 801005a:	697a      	ldr	r2, [r7, #20]
 801005c:	4313      	orrs	r3, r2
 801005e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010060:	697b      	ldr	r3, [r7, #20]
 8010062:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010066:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	4a1e      	ldr	r2, [pc, #120]	; (80100e4 <TIM_OC2_SetConfig+0x100>)
 801006c:	4293      	cmp	r3, r2
 801006e:	d00f      	beq.n	8010090 <TIM_OC2_SetConfig+0xac>
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	4a1d      	ldr	r2, [pc, #116]	; (80100e8 <TIM_OC2_SetConfig+0x104>)
 8010074:	4293      	cmp	r3, r2
 8010076:	d00b      	beq.n	8010090 <TIM_OC2_SetConfig+0xac>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	4a1c      	ldr	r2, [pc, #112]	; (80100ec <TIM_OC2_SetConfig+0x108>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d007      	beq.n	8010090 <TIM_OC2_SetConfig+0xac>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	4a1b      	ldr	r2, [pc, #108]	; (80100f0 <TIM_OC2_SetConfig+0x10c>)
 8010084:	4293      	cmp	r3, r2
 8010086:	d003      	beq.n	8010090 <TIM_OC2_SetConfig+0xac>
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	4a1a      	ldr	r2, [pc, #104]	; (80100f4 <TIM_OC2_SetConfig+0x110>)
 801008c:	4293      	cmp	r3, r2
 801008e:	d113      	bne.n	80100b8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010096:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010098:	693b      	ldr	r3, [r7, #16]
 801009a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801009e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	695b      	ldr	r3, [r3, #20]
 80100a4:	009b      	lsls	r3, r3, #2
 80100a6:	693a      	ldr	r2, [r7, #16]
 80100a8:	4313      	orrs	r3, r2
 80100aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	699b      	ldr	r3, [r3, #24]
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	693a      	ldr	r2, [r7, #16]
 80100b4:	4313      	orrs	r3, r2
 80100b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	693a      	ldr	r2, [r7, #16]
 80100bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	68fa      	ldr	r2, [r7, #12]
 80100c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	685a      	ldr	r2, [r3, #4]
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	697a      	ldr	r2, [r7, #20]
 80100d0:	621a      	str	r2, [r3, #32]
}
 80100d2:	bf00      	nop
 80100d4:	371c      	adds	r7, #28
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr
 80100de:	bf00      	nop
 80100e0:	feff8fff 	.word	0xfeff8fff
 80100e4:	40010000 	.word	0x40010000
 80100e8:	40010400 	.word	0x40010400
 80100ec:	40014000 	.word	0x40014000
 80100f0:	40014400 	.word	0x40014400
 80100f4:	40014800 	.word	0x40014800

080100f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80100f8:	b480      	push	{r7}
 80100fa:	b087      	sub	sp, #28
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]
 8010100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	6a1b      	ldr	r3, [r3, #32]
 8010106:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6a1b      	ldr	r3, [r3, #32]
 8010112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	685b      	ldr	r3, [r3, #4]
 8010118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	69db      	ldr	r3, [r3, #28]
 801011e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010120:	68fa      	ldr	r2, [r7, #12]
 8010122:	4b33      	ldr	r3, [pc, #204]	; (80101f0 <TIM_OC3_SetConfig+0xf8>)
 8010124:	4013      	ands	r3, r2
 8010126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	f023 0303 	bic.w	r3, r3, #3
 801012e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010130:	683b      	ldr	r3, [r7, #0]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	68fa      	ldr	r2, [r7, #12]
 8010136:	4313      	orrs	r3, r2
 8010138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010142:	683b      	ldr	r3, [r7, #0]
 8010144:	689b      	ldr	r3, [r3, #8]
 8010146:	021b      	lsls	r3, r3, #8
 8010148:	697a      	ldr	r2, [r7, #20]
 801014a:	4313      	orrs	r3, r2
 801014c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	4a28      	ldr	r2, [pc, #160]	; (80101f4 <TIM_OC3_SetConfig+0xfc>)
 8010152:	4293      	cmp	r3, r2
 8010154:	d003      	beq.n	801015e <TIM_OC3_SetConfig+0x66>
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	4a27      	ldr	r2, [pc, #156]	; (80101f8 <TIM_OC3_SetConfig+0x100>)
 801015a:	4293      	cmp	r3, r2
 801015c:	d10d      	bne.n	801017a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801015e:	697b      	ldr	r3, [r7, #20]
 8010160:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010164:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	68db      	ldr	r3, [r3, #12]
 801016a:	021b      	lsls	r3, r3, #8
 801016c:	697a      	ldr	r2, [r7, #20]
 801016e:	4313      	orrs	r3, r2
 8010170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010172:	697b      	ldr	r3, [r7, #20]
 8010174:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	4a1d      	ldr	r2, [pc, #116]	; (80101f4 <TIM_OC3_SetConfig+0xfc>)
 801017e:	4293      	cmp	r3, r2
 8010180:	d00f      	beq.n	80101a2 <TIM_OC3_SetConfig+0xaa>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	4a1c      	ldr	r2, [pc, #112]	; (80101f8 <TIM_OC3_SetConfig+0x100>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d00b      	beq.n	80101a2 <TIM_OC3_SetConfig+0xaa>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	4a1b      	ldr	r2, [pc, #108]	; (80101fc <TIM_OC3_SetConfig+0x104>)
 801018e:	4293      	cmp	r3, r2
 8010190:	d007      	beq.n	80101a2 <TIM_OC3_SetConfig+0xaa>
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	4a1a      	ldr	r2, [pc, #104]	; (8010200 <TIM_OC3_SetConfig+0x108>)
 8010196:	4293      	cmp	r3, r2
 8010198:	d003      	beq.n	80101a2 <TIM_OC3_SetConfig+0xaa>
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	4a19      	ldr	r2, [pc, #100]	; (8010204 <TIM_OC3_SetConfig+0x10c>)
 801019e:	4293      	cmp	r3, r2
 80101a0:	d113      	bne.n	80101ca <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80101a2:	693b      	ldr	r3, [r7, #16]
 80101a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80101a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80101aa:	693b      	ldr	r3, [r7, #16]
 80101ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80101b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	695b      	ldr	r3, [r3, #20]
 80101b6:	011b      	lsls	r3, r3, #4
 80101b8:	693a      	ldr	r2, [r7, #16]
 80101ba:	4313      	orrs	r3, r2
 80101bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	699b      	ldr	r3, [r3, #24]
 80101c2:	011b      	lsls	r3, r3, #4
 80101c4:	693a      	ldr	r2, [r7, #16]
 80101c6:	4313      	orrs	r3, r2
 80101c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	693a      	ldr	r2, [r7, #16]
 80101ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	68fa      	ldr	r2, [r7, #12]
 80101d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80101d6:	683b      	ldr	r3, [r7, #0]
 80101d8:	685a      	ldr	r2, [r3, #4]
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	697a      	ldr	r2, [r7, #20]
 80101e2:	621a      	str	r2, [r3, #32]
}
 80101e4:	bf00      	nop
 80101e6:	371c      	adds	r7, #28
 80101e8:	46bd      	mov	sp, r7
 80101ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ee:	4770      	bx	lr
 80101f0:	fffeff8f 	.word	0xfffeff8f
 80101f4:	40010000 	.word	0x40010000
 80101f8:	40010400 	.word	0x40010400
 80101fc:	40014000 	.word	0x40014000
 8010200:	40014400 	.word	0x40014400
 8010204:	40014800 	.word	0x40014800

08010208 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010208:	b480      	push	{r7}
 801020a:	b087      	sub	sp, #28
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
 8010210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	6a1b      	ldr	r3, [r3, #32]
 8010216:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	6a1b      	ldr	r3, [r3, #32]
 8010222:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	685b      	ldr	r3, [r3, #4]
 8010228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	69db      	ldr	r3, [r3, #28]
 801022e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010230:	68fa      	ldr	r2, [r7, #12]
 8010232:	4b24      	ldr	r3, [pc, #144]	; (80102c4 <TIM_OC4_SetConfig+0xbc>)
 8010234:	4013      	ands	r3, r2
 8010236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801023e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	021b      	lsls	r3, r3, #8
 8010246:	68fa      	ldr	r2, [r7, #12]
 8010248:	4313      	orrs	r3, r2
 801024a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 801024c:	693b      	ldr	r3, [r7, #16]
 801024e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010252:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010254:	683b      	ldr	r3, [r7, #0]
 8010256:	689b      	ldr	r3, [r3, #8]
 8010258:	031b      	lsls	r3, r3, #12
 801025a:	693a      	ldr	r2, [r7, #16]
 801025c:	4313      	orrs	r3, r2
 801025e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	4a19      	ldr	r2, [pc, #100]	; (80102c8 <TIM_OC4_SetConfig+0xc0>)
 8010264:	4293      	cmp	r3, r2
 8010266:	d00f      	beq.n	8010288 <TIM_OC4_SetConfig+0x80>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	4a18      	ldr	r2, [pc, #96]	; (80102cc <TIM_OC4_SetConfig+0xc4>)
 801026c:	4293      	cmp	r3, r2
 801026e:	d00b      	beq.n	8010288 <TIM_OC4_SetConfig+0x80>
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	4a17      	ldr	r2, [pc, #92]	; (80102d0 <TIM_OC4_SetConfig+0xc8>)
 8010274:	4293      	cmp	r3, r2
 8010276:	d007      	beq.n	8010288 <TIM_OC4_SetConfig+0x80>
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	4a16      	ldr	r2, [pc, #88]	; (80102d4 <TIM_OC4_SetConfig+0xcc>)
 801027c:	4293      	cmp	r3, r2
 801027e:	d003      	beq.n	8010288 <TIM_OC4_SetConfig+0x80>
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	4a15      	ldr	r2, [pc, #84]	; (80102d8 <TIM_OC4_SetConfig+0xd0>)
 8010284:	4293      	cmp	r3, r2
 8010286:	d109      	bne.n	801029c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010288:	697b      	ldr	r3, [r7, #20]
 801028a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801028e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010290:	683b      	ldr	r3, [r7, #0]
 8010292:	695b      	ldr	r3, [r3, #20]
 8010294:	019b      	lsls	r3, r3, #6
 8010296:	697a      	ldr	r2, [r7, #20]
 8010298:	4313      	orrs	r3, r2
 801029a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	697a      	ldr	r2, [r7, #20]
 80102a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	68fa      	ldr	r2, [r7, #12]
 80102a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	685a      	ldr	r2, [r3, #4]
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	693a      	ldr	r2, [r7, #16]
 80102b4:	621a      	str	r2, [r3, #32]
}
 80102b6:	bf00      	nop
 80102b8:	371c      	adds	r7, #28
 80102ba:	46bd      	mov	sp, r7
 80102bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c0:	4770      	bx	lr
 80102c2:	bf00      	nop
 80102c4:	feff8fff 	.word	0xfeff8fff
 80102c8:	40010000 	.word	0x40010000
 80102cc:	40010400 	.word	0x40010400
 80102d0:	40014000 	.word	0x40014000
 80102d4:	40014400 	.word	0x40014400
 80102d8:	40014800 	.word	0x40014800

080102dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80102dc:	b480      	push	{r7}
 80102de:	b087      	sub	sp, #28
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	6a1b      	ldr	r3, [r3, #32]
 80102ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	6a1b      	ldr	r3, [r3, #32]
 80102f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	685b      	ldr	r3, [r3, #4]
 80102fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010304:	68fa      	ldr	r2, [r7, #12]
 8010306:	4b21      	ldr	r3, [pc, #132]	; (801038c <TIM_OC5_SetConfig+0xb0>)
 8010308:	4013      	ands	r3, r2
 801030a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801030c:	683b      	ldr	r3, [r7, #0]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	68fa      	ldr	r2, [r7, #12]
 8010312:	4313      	orrs	r3, r2
 8010314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8010316:	693b      	ldr	r3, [r7, #16]
 8010318:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 801031c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801031e:	683b      	ldr	r3, [r7, #0]
 8010320:	689b      	ldr	r3, [r3, #8]
 8010322:	041b      	lsls	r3, r3, #16
 8010324:	693a      	ldr	r2, [r7, #16]
 8010326:	4313      	orrs	r3, r2
 8010328:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	4a18      	ldr	r2, [pc, #96]	; (8010390 <TIM_OC5_SetConfig+0xb4>)
 801032e:	4293      	cmp	r3, r2
 8010330:	d00f      	beq.n	8010352 <TIM_OC5_SetConfig+0x76>
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	4a17      	ldr	r2, [pc, #92]	; (8010394 <TIM_OC5_SetConfig+0xb8>)
 8010336:	4293      	cmp	r3, r2
 8010338:	d00b      	beq.n	8010352 <TIM_OC5_SetConfig+0x76>
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	4a16      	ldr	r2, [pc, #88]	; (8010398 <TIM_OC5_SetConfig+0xbc>)
 801033e:	4293      	cmp	r3, r2
 8010340:	d007      	beq.n	8010352 <TIM_OC5_SetConfig+0x76>
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	4a15      	ldr	r2, [pc, #84]	; (801039c <TIM_OC5_SetConfig+0xc0>)
 8010346:	4293      	cmp	r3, r2
 8010348:	d003      	beq.n	8010352 <TIM_OC5_SetConfig+0x76>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	4a14      	ldr	r2, [pc, #80]	; (80103a0 <TIM_OC5_SetConfig+0xc4>)
 801034e:	4293      	cmp	r3, r2
 8010350:	d109      	bne.n	8010366 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010358:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	695b      	ldr	r3, [r3, #20]
 801035e:	021b      	lsls	r3, r3, #8
 8010360:	697a      	ldr	r2, [r7, #20]
 8010362:	4313      	orrs	r3, r2
 8010364:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	697a      	ldr	r2, [r7, #20]
 801036a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	68fa      	ldr	r2, [r7, #12]
 8010370:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010372:	683b      	ldr	r3, [r7, #0]
 8010374:	685a      	ldr	r2, [r3, #4]
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	693a      	ldr	r2, [r7, #16]
 801037e:	621a      	str	r2, [r3, #32]
}
 8010380:	bf00      	nop
 8010382:	371c      	adds	r7, #28
 8010384:	46bd      	mov	sp, r7
 8010386:	f85d 7b04 	ldr.w	r7, [sp], #4
 801038a:	4770      	bx	lr
 801038c:	fffeff8f 	.word	0xfffeff8f
 8010390:	40010000 	.word	0x40010000
 8010394:	40010400 	.word	0x40010400
 8010398:	40014000 	.word	0x40014000
 801039c:	40014400 	.word	0x40014400
 80103a0:	40014800 	.word	0x40014800

080103a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80103a4:	b480      	push	{r7}
 80103a6:	b087      	sub	sp, #28
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
 80103ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6a1b      	ldr	r3, [r3, #32]
 80103b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	6a1b      	ldr	r3, [r3, #32]
 80103be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	685b      	ldr	r3, [r3, #4]
 80103c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80103ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80103cc:	68fa      	ldr	r2, [r7, #12]
 80103ce:	4b22      	ldr	r3, [pc, #136]	; (8010458 <TIM_OC6_SetConfig+0xb4>)
 80103d0:	4013      	ands	r3, r2
 80103d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	021b      	lsls	r3, r3, #8
 80103da:	68fa      	ldr	r2, [r7, #12]
 80103dc:	4313      	orrs	r3, r2
 80103de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80103e0:	693b      	ldr	r3, [r7, #16]
 80103e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80103e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	689b      	ldr	r3, [r3, #8]
 80103ec:	051b      	lsls	r3, r3, #20
 80103ee:	693a      	ldr	r2, [r7, #16]
 80103f0:	4313      	orrs	r3, r2
 80103f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	4a19      	ldr	r2, [pc, #100]	; (801045c <TIM_OC6_SetConfig+0xb8>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d00f      	beq.n	801041c <TIM_OC6_SetConfig+0x78>
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	4a18      	ldr	r2, [pc, #96]	; (8010460 <TIM_OC6_SetConfig+0xbc>)
 8010400:	4293      	cmp	r3, r2
 8010402:	d00b      	beq.n	801041c <TIM_OC6_SetConfig+0x78>
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	4a17      	ldr	r2, [pc, #92]	; (8010464 <TIM_OC6_SetConfig+0xc0>)
 8010408:	4293      	cmp	r3, r2
 801040a:	d007      	beq.n	801041c <TIM_OC6_SetConfig+0x78>
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	4a16      	ldr	r2, [pc, #88]	; (8010468 <TIM_OC6_SetConfig+0xc4>)
 8010410:	4293      	cmp	r3, r2
 8010412:	d003      	beq.n	801041c <TIM_OC6_SetConfig+0x78>
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	4a15      	ldr	r2, [pc, #84]	; (801046c <TIM_OC6_SetConfig+0xc8>)
 8010418:	4293      	cmp	r3, r2
 801041a:	d109      	bne.n	8010430 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010422:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	695b      	ldr	r3, [r3, #20]
 8010428:	029b      	lsls	r3, r3, #10
 801042a:	697a      	ldr	r2, [r7, #20]
 801042c:	4313      	orrs	r3, r2
 801042e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	697a      	ldr	r2, [r7, #20]
 8010434:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	68fa      	ldr	r2, [r7, #12]
 801043a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 801043c:	683b      	ldr	r3, [r7, #0]
 801043e:	685a      	ldr	r2, [r3, #4]
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	693a      	ldr	r2, [r7, #16]
 8010448:	621a      	str	r2, [r3, #32]
}
 801044a:	bf00      	nop
 801044c:	371c      	adds	r7, #28
 801044e:	46bd      	mov	sp, r7
 8010450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010454:	4770      	bx	lr
 8010456:	bf00      	nop
 8010458:	feff8fff 	.word	0xfeff8fff
 801045c:	40010000 	.word	0x40010000
 8010460:	40010400 	.word	0x40010400
 8010464:	40014000 	.word	0x40014000
 8010468:	40014400 	.word	0x40014400
 801046c:	40014800 	.word	0x40014800

08010470 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010470:	b480      	push	{r7}
 8010472:	b087      	sub	sp, #28
 8010474:	af00      	add	r7, sp, #0
 8010476:	60f8      	str	r0, [r7, #12]
 8010478:	60b9      	str	r1, [r7, #8]
 801047a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801047c:	68bb      	ldr	r3, [r7, #8]
 801047e:	f003 031f 	and.w	r3, r3, #31
 8010482:	2201      	movs	r2, #1
 8010484:	fa02 f303 	lsl.w	r3, r2, r3
 8010488:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	6a1a      	ldr	r2, [r3, #32]
 801048e:	697b      	ldr	r3, [r7, #20]
 8010490:	43db      	mvns	r3, r3
 8010492:	401a      	ands	r2, r3
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	6a1a      	ldr	r2, [r3, #32]
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	f003 031f 	and.w	r3, r3, #31
 80104a2:	6879      	ldr	r1, [r7, #4]
 80104a4:	fa01 f303 	lsl.w	r3, r1, r3
 80104a8:	431a      	orrs	r2, r3
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	621a      	str	r2, [r3, #32]
}
 80104ae:	bf00      	nop
 80104b0:	371c      	adds	r7, #28
 80104b2:	46bd      	mov	sp, r7
 80104b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b8:	4770      	bx	lr
	...

080104bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80104bc:	b480      	push	{r7}
 80104be:	b085      	sub	sp, #20
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80104cc:	2b01      	cmp	r3, #1
 80104ce:	d101      	bne.n	80104d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80104d0:	2302      	movs	r3, #2
 80104d2:	e077      	b.n	80105c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2201      	movs	r2, #1
 80104d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	2202      	movs	r2, #2
 80104e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	685b      	ldr	r3, [r3, #4]
 80104ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	689b      	ldr	r3, [r3, #8]
 80104f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a35      	ldr	r2, [pc, #212]	; (80105d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d004      	beq.n	8010508 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	4a34      	ldr	r2, [pc, #208]	; (80105d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010504:	4293      	cmp	r3, r2
 8010506:	d108      	bne.n	801051a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 801050e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010510:	683b      	ldr	r3, [r7, #0]
 8010512:	685b      	ldr	r3, [r3, #4]
 8010514:	68fa      	ldr	r2, [r7, #12]
 8010516:	4313      	orrs	r3, r2
 8010518:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010520:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	68fa      	ldr	r2, [r7, #12]
 8010528:	4313      	orrs	r3, r2
 801052a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	68fa      	ldr	r2, [r7, #12]
 8010532:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4a25      	ldr	r2, [pc, #148]	; (80105d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d02c      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010546:	d027      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	4a22      	ldr	r2, [pc, #136]	; (80105d8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801054e:	4293      	cmp	r3, r2
 8010550:	d022      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4a21      	ldr	r2, [pc, #132]	; (80105dc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010558:	4293      	cmp	r3, r2
 801055a:	d01d      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	4a1f      	ldr	r2, [pc, #124]	; (80105e0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010562:	4293      	cmp	r3, r2
 8010564:	d018      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	4a1a      	ldr	r2, [pc, #104]	; (80105d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 801056c:	4293      	cmp	r3, r2
 801056e:	d013      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	4a1b      	ldr	r2, [pc, #108]	; (80105e4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010576:	4293      	cmp	r3, r2
 8010578:	d00e      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	4a1a      	ldr	r2, [pc, #104]	; (80105e8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8010580:	4293      	cmp	r3, r2
 8010582:	d009      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	4a18      	ldr	r2, [pc, #96]	; (80105ec <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801058a:	4293      	cmp	r3, r2
 801058c:	d004      	beq.n	8010598 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	4a17      	ldr	r2, [pc, #92]	; (80105f0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8010594:	4293      	cmp	r3, r2
 8010596:	d10c      	bne.n	80105b2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010598:	68bb      	ldr	r3, [r7, #8]
 801059a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801059e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80105a0:	683b      	ldr	r3, [r7, #0]
 80105a2:	689b      	ldr	r3, [r3, #8]
 80105a4:	68ba      	ldr	r2, [r7, #8]
 80105a6:	4313      	orrs	r3, r2
 80105a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	68ba      	ldr	r2, [r7, #8]
 80105b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2201      	movs	r2, #1
 80105b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2200      	movs	r2, #0
 80105be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80105c2:	2300      	movs	r3, #0
}
 80105c4:	4618      	mov	r0, r3
 80105c6:	3714      	adds	r7, #20
 80105c8:	46bd      	mov	sp, r7
 80105ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ce:	4770      	bx	lr
 80105d0:	40010000 	.word	0x40010000
 80105d4:	40010400 	.word	0x40010400
 80105d8:	40000400 	.word	0x40000400
 80105dc:	40000800 	.word	0x40000800
 80105e0:	40000c00 	.word	0x40000c00
 80105e4:	40001800 	.word	0x40001800
 80105e8:	40014000 	.word	0x40014000
 80105ec:	4000e000 	.word	0x4000e000
 80105f0:	4000e400 	.word	0x4000e400

080105f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80105f4:	b480      	push	{r7}
 80105f6:	b083      	sub	sp, #12
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80105fc:	bf00      	nop
 80105fe:	370c      	adds	r7, #12
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr

08010608 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010608:	b480      	push	{r7}
 801060a:	b083      	sub	sp, #12
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010610:	bf00      	nop
 8010612:	370c      	adds	r7, #12
 8010614:	46bd      	mov	sp, r7
 8010616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061a:	4770      	bx	lr

0801061c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801061c:	b480      	push	{r7}
 801061e:	b083      	sub	sp, #12
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010624:	bf00      	nop
 8010626:	370c      	adds	r7, #12
 8010628:	46bd      	mov	sp, r7
 801062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062e:	4770      	bx	lr

08010630 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	b082      	sub	sp, #8
 8010634:	af00      	add	r7, sp, #0
 8010636:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2b00      	cmp	r3, #0
 801063c:	d101      	bne.n	8010642 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801063e:	2301      	movs	r3, #1
 8010640:	e042      	b.n	80106c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010648:	2b00      	cmp	r3, #0
 801064a:	d106      	bne.n	801065a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2200      	movs	r2, #0
 8010650:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010654:	6878      	ldr	r0, [r7, #4]
 8010656:	f7f2 fc4d 	bl	8002ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2224      	movs	r2, #36	; 0x24
 801065e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	681a      	ldr	r2, [r3, #0]
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	f022 0201 	bic.w	r2, r2, #1
 8010670:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010672:	6878      	ldr	r0, [r7, #4]
 8010674:	f000 f82c 	bl	80106d0 <UART_SetConfig>
 8010678:	4603      	mov	r3, r0
 801067a:	2b01      	cmp	r3, #1
 801067c:	d101      	bne.n	8010682 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 801067e:	2301      	movs	r3, #1
 8010680:	e022      	b.n	80106c8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010686:	2b00      	cmp	r3, #0
 8010688:	d002      	beq.n	8010690 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 801068a:	6878      	ldr	r0, [r7, #4]
 801068c:	f000 fe8c 	bl	80113a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	685a      	ldr	r2, [r3, #4]
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801069e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	689a      	ldr	r2, [r3, #8]
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80106ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	681a      	ldr	r2, [r3, #0]
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	f042 0201 	orr.w	r2, r2, #1
 80106be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f000 ff13 	bl	80114ec <UART_CheckIdleState>
 80106c6:	4603      	mov	r3, r0
}
 80106c8:	4618      	mov	r0, r3
 80106ca:	3708      	adds	r7, #8
 80106cc:	46bd      	mov	sp, r7
 80106ce:	bd80      	pop	{r7, pc}

080106d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80106d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80106d4:	b092      	sub	sp, #72	; 0x48
 80106d6:	af00      	add	r7, sp, #0
 80106d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80106da:	2300      	movs	r3, #0
 80106dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80106e0:	697b      	ldr	r3, [r7, #20]
 80106e2:	689a      	ldr	r2, [r3, #8]
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	691b      	ldr	r3, [r3, #16]
 80106e8:	431a      	orrs	r2, r3
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	695b      	ldr	r3, [r3, #20]
 80106ee:	431a      	orrs	r2, r3
 80106f0:	697b      	ldr	r3, [r7, #20]
 80106f2:	69db      	ldr	r3, [r3, #28]
 80106f4:	4313      	orrs	r3, r2
 80106f6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	681a      	ldr	r2, [r3, #0]
 80106fe:	4bbe      	ldr	r3, [pc, #760]	; (80109f8 <UART_SetConfig+0x328>)
 8010700:	4013      	ands	r3, r2
 8010702:	697a      	ldr	r2, [r7, #20]
 8010704:	6812      	ldr	r2, [r2, #0]
 8010706:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010708:	430b      	orrs	r3, r1
 801070a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010716:	697b      	ldr	r3, [r7, #20]
 8010718:	68da      	ldr	r2, [r3, #12]
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	430a      	orrs	r2, r1
 8010720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010722:	697b      	ldr	r3, [r7, #20]
 8010724:	699b      	ldr	r3, [r3, #24]
 8010726:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	4ab3      	ldr	r2, [pc, #716]	; (80109fc <UART_SetConfig+0x32c>)
 801072e:	4293      	cmp	r3, r2
 8010730:	d004      	beq.n	801073c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	6a1b      	ldr	r3, [r3, #32]
 8010736:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010738:	4313      	orrs	r3, r2
 801073a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	689a      	ldr	r2, [r3, #8]
 8010742:	4baf      	ldr	r3, [pc, #700]	; (8010a00 <UART_SetConfig+0x330>)
 8010744:	4013      	ands	r3, r2
 8010746:	697a      	ldr	r2, [r7, #20]
 8010748:	6812      	ldr	r2, [r2, #0]
 801074a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801074c:	430b      	orrs	r3, r1
 801074e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010750:	697b      	ldr	r3, [r7, #20]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010756:	f023 010f 	bic.w	r1, r3, #15
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	430a      	orrs	r2, r1
 8010764:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	4aa6      	ldr	r2, [pc, #664]	; (8010a04 <UART_SetConfig+0x334>)
 801076c:	4293      	cmp	r3, r2
 801076e:	d177      	bne.n	8010860 <UART_SetConfig+0x190>
 8010770:	4ba5      	ldr	r3, [pc, #660]	; (8010a08 <UART_SetConfig+0x338>)
 8010772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010774:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010778:	2b28      	cmp	r3, #40	; 0x28
 801077a:	d86d      	bhi.n	8010858 <UART_SetConfig+0x188>
 801077c:	a201      	add	r2, pc, #4	; (adr r2, 8010784 <UART_SetConfig+0xb4>)
 801077e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010782:	bf00      	nop
 8010784:	08010829 	.word	0x08010829
 8010788:	08010859 	.word	0x08010859
 801078c:	08010859 	.word	0x08010859
 8010790:	08010859 	.word	0x08010859
 8010794:	08010859 	.word	0x08010859
 8010798:	08010859 	.word	0x08010859
 801079c:	08010859 	.word	0x08010859
 80107a0:	08010859 	.word	0x08010859
 80107a4:	08010831 	.word	0x08010831
 80107a8:	08010859 	.word	0x08010859
 80107ac:	08010859 	.word	0x08010859
 80107b0:	08010859 	.word	0x08010859
 80107b4:	08010859 	.word	0x08010859
 80107b8:	08010859 	.word	0x08010859
 80107bc:	08010859 	.word	0x08010859
 80107c0:	08010859 	.word	0x08010859
 80107c4:	08010839 	.word	0x08010839
 80107c8:	08010859 	.word	0x08010859
 80107cc:	08010859 	.word	0x08010859
 80107d0:	08010859 	.word	0x08010859
 80107d4:	08010859 	.word	0x08010859
 80107d8:	08010859 	.word	0x08010859
 80107dc:	08010859 	.word	0x08010859
 80107e0:	08010859 	.word	0x08010859
 80107e4:	08010841 	.word	0x08010841
 80107e8:	08010859 	.word	0x08010859
 80107ec:	08010859 	.word	0x08010859
 80107f0:	08010859 	.word	0x08010859
 80107f4:	08010859 	.word	0x08010859
 80107f8:	08010859 	.word	0x08010859
 80107fc:	08010859 	.word	0x08010859
 8010800:	08010859 	.word	0x08010859
 8010804:	08010849 	.word	0x08010849
 8010808:	08010859 	.word	0x08010859
 801080c:	08010859 	.word	0x08010859
 8010810:	08010859 	.word	0x08010859
 8010814:	08010859 	.word	0x08010859
 8010818:	08010859 	.word	0x08010859
 801081c:	08010859 	.word	0x08010859
 8010820:	08010859 	.word	0x08010859
 8010824:	08010851 	.word	0x08010851
 8010828:	2301      	movs	r3, #1
 801082a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801082e:	e326      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010830:	2304      	movs	r3, #4
 8010832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010836:	e322      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010838:	2308      	movs	r3, #8
 801083a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801083e:	e31e      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010840:	2310      	movs	r3, #16
 8010842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010846:	e31a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010848:	2320      	movs	r3, #32
 801084a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801084e:	e316      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010850:	2340      	movs	r3, #64	; 0x40
 8010852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010856:	e312      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010858:	2380      	movs	r3, #128	; 0x80
 801085a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801085e:	e30e      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010860:	697b      	ldr	r3, [r7, #20]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	4a69      	ldr	r2, [pc, #420]	; (8010a0c <UART_SetConfig+0x33c>)
 8010866:	4293      	cmp	r3, r2
 8010868:	d130      	bne.n	80108cc <UART_SetConfig+0x1fc>
 801086a:	4b67      	ldr	r3, [pc, #412]	; (8010a08 <UART_SetConfig+0x338>)
 801086c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801086e:	f003 0307 	and.w	r3, r3, #7
 8010872:	2b05      	cmp	r3, #5
 8010874:	d826      	bhi.n	80108c4 <UART_SetConfig+0x1f4>
 8010876:	a201      	add	r2, pc, #4	; (adr r2, 801087c <UART_SetConfig+0x1ac>)
 8010878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801087c:	08010895 	.word	0x08010895
 8010880:	0801089d 	.word	0x0801089d
 8010884:	080108a5 	.word	0x080108a5
 8010888:	080108ad 	.word	0x080108ad
 801088c:	080108b5 	.word	0x080108b5
 8010890:	080108bd 	.word	0x080108bd
 8010894:	2300      	movs	r3, #0
 8010896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801089a:	e2f0      	b.n	8010e7e <UART_SetConfig+0x7ae>
 801089c:	2304      	movs	r3, #4
 801089e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108a2:	e2ec      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108a4:	2308      	movs	r3, #8
 80108a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108aa:	e2e8      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108ac:	2310      	movs	r3, #16
 80108ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108b2:	e2e4      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108b4:	2320      	movs	r3, #32
 80108b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108ba:	e2e0      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108bc:	2340      	movs	r3, #64	; 0x40
 80108be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108c2:	e2dc      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108c4:	2380      	movs	r3, #128	; 0x80
 80108c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108ca:	e2d8      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80108cc:	697b      	ldr	r3, [r7, #20]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	4a4f      	ldr	r2, [pc, #316]	; (8010a10 <UART_SetConfig+0x340>)
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d130      	bne.n	8010938 <UART_SetConfig+0x268>
 80108d6:	4b4c      	ldr	r3, [pc, #304]	; (8010a08 <UART_SetConfig+0x338>)
 80108d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108da:	f003 0307 	and.w	r3, r3, #7
 80108de:	2b05      	cmp	r3, #5
 80108e0:	d826      	bhi.n	8010930 <UART_SetConfig+0x260>
 80108e2:	a201      	add	r2, pc, #4	; (adr r2, 80108e8 <UART_SetConfig+0x218>)
 80108e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108e8:	08010901 	.word	0x08010901
 80108ec:	08010909 	.word	0x08010909
 80108f0:	08010911 	.word	0x08010911
 80108f4:	08010919 	.word	0x08010919
 80108f8:	08010921 	.word	0x08010921
 80108fc:	08010929 	.word	0x08010929
 8010900:	2300      	movs	r3, #0
 8010902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010906:	e2ba      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010908:	2304      	movs	r3, #4
 801090a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801090e:	e2b6      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010910:	2308      	movs	r3, #8
 8010912:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010916:	e2b2      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010918:	2310      	movs	r3, #16
 801091a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801091e:	e2ae      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010920:	2320      	movs	r3, #32
 8010922:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010926:	e2aa      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010928:	2340      	movs	r3, #64	; 0x40
 801092a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801092e:	e2a6      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010930:	2380      	movs	r3, #128	; 0x80
 8010932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010936:	e2a2      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	4a35      	ldr	r2, [pc, #212]	; (8010a14 <UART_SetConfig+0x344>)
 801093e:	4293      	cmp	r3, r2
 8010940:	d130      	bne.n	80109a4 <UART_SetConfig+0x2d4>
 8010942:	4b31      	ldr	r3, [pc, #196]	; (8010a08 <UART_SetConfig+0x338>)
 8010944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010946:	f003 0307 	and.w	r3, r3, #7
 801094a:	2b05      	cmp	r3, #5
 801094c:	d826      	bhi.n	801099c <UART_SetConfig+0x2cc>
 801094e:	a201      	add	r2, pc, #4	; (adr r2, 8010954 <UART_SetConfig+0x284>)
 8010950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010954:	0801096d 	.word	0x0801096d
 8010958:	08010975 	.word	0x08010975
 801095c:	0801097d 	.word	0x0801097d
 8010960:	08010985 	.word	0x08010985
 8010964:	0801098d 	.word	0x0801098d
 8010968:	08010995 	.word	0x08010995
 801096c:	2300      	movs	r3, #0
 801096e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010972:	e284      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010974:	2304      	movs	r3, #4
 8010976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801097a:	e280      	b.n	8010e7e <UART_SetConfig+0x7ae>
 801097c:	2308      	movs	r3, #8
 801097e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010982:	e27c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010984:	2310      	movs	r3, #16
 8010986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801098a:	e278      	b.n	8010e7e <UART_SetConfig+0x7ae>
 801098c:	2320      	movs	r3, #32
 801098e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010992:	e274      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010994:	2340      	movs	r3, #64	; 0x40
 8010996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801099a:	e270      	b.n	8010e7e <UART_SetConfig+0x7ae>
 801099c:	2380      	movs	r3, #128	; 0x80
 801099e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109a2:	e26c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80109a4:	697b      	ldr	r3, [r7, #20]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	4a1b      	ldr	r2, [pc, #108]	; (8010a18 <UART_SetConfig+0x348>)
 80109aa:	4293      	cmp	r3, r2
 80109ac:	d142      	bne.n	8010a34 <UART_SetConfig+0x364>
 80109ae:	4b16      	ldr	r3, [pc, #88]	; (8010a08 <UART_SetConfig+0x338>)
 80109b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109b2:	f003 0307 	and.w	r3, r3, #7
 80109b6:	2b05      	cmp	r3, #5
 80109b8:	d838      	bhi.n	8010a2c <UART_SetConfig+0x35c>
 80109ba:	a201      	add	r2, pc, #4	; (adr r2, 80109c0 <UART_SetConfig+0x2f0>)
 80109bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109c0:	080109d9 	.word	0x080109d9
 80109c4:	080109e1 	.word	0x080109e1
 80109c8:	080109e9 	.word	0x080109e9
 80109cc:	080109f1 	.word	0x080109f1
 80109d0:	08010a1d 	.word	0x08010a1d
 80109d4:	08010a25 	.word	0x08010a25
 80109d8:	2300      	movs	r3, #0
 80109da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109de:	e24e      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80109e0:	2304      	movs	r3, #4
 80109e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109e6:	e24a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80109e8:	2308      	movs	r3, #8
 80109ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109ee:	e246      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80109f0:	2310      	movs	r3, #16
 80109f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109f6:	e242      	b.n	8010e7e <UART_SetConfig+0x7ae>
 80109f8:	cfff69f3 	.word	0xcfff69f3
 80109fc:	58000c00 	.word	0x58000c00
 8010a00:	11fff4ff 	.word	0x11fff4ff
 8010a04:	40011000 	.word	0x40011000
 8010a08:	58024400 	.word	0x58024400
 8010a0c:	40004400 	.word	0x40004400
 8010a10:	40004800 	.word	0x40004800
 8010a14:	40004c00 	.word	0x40004c00
 8010a18:	40005000 	.word	0x40005000
 8010a1c:	2320      	movs	r3, #32
 8010a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a22:	e22c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010a24:	2340      	movs	r3, #64	; 0x40
 8010a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a2a:	e228      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010a2c:	2380      	movs	r3, #128	; 0x80
 8010a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a32:	e224      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	4ab1      	ldr	r2, [pc, #708]	; (8010d00 <UART_SetConfig+0x630>)
 8010a3a:	4293      	cmp	r3, r2
 8010a3c:	d176      	bne.n	8010b2c <UART_SetConfig+0x45c>
 8010a3e:	4bb1      	ldr	r3, [pc, #708]	; (8010d04 <UART_SetConfig+0x634>)
 8010a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010a46:	2b28      	cmp	r3, #40	; 0x28
 8010a48:	d86c      	bhi.n	8010b24 <UART_SetConfig+0x454>
 8010a4a:	a201      	add	r2, pc, #4	; (adr r2, 8010a50 <UART_SetConfig+0x380>)
 8010a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a50:	08010af5 	.word	0x08010af5
 8010a54:	08010b25 	.word	0x08010b25
 8010a58:	08010b25 	.word	0x08010b25
 8010a5c:	08010b25 	.word	0x08010b25
 8010a60:	08010b25 	.word	0x08010b25
 8010a64:	08010b25 	.word	0x08010b25
 8010a68:	08010b25 	.word	0x08010b25
 8010a6c:	08010b25 	.word	0x08010b25
 8010a70:	08010afd 	.word	0x08010afd
 8010a74:	08010b25 	.word	0x08010b25
 8010a78:	08010b25 	.word	0x08010b25
 8010a7c:	08010b25 	.word	0x08010b25
 8010a80:	08010b25 	.word	0x08010b25
 8010a84:	08010b25 	.word	0x08010b25
 8010a88:	08010b25 	.word	0x08010b25
 8010a8c:	08010b25 	.word	0x08010b25
 8010a90:	08010b05 	.word	0x08010b05
 8010a94:	08010b25 	.word	0x08010b25
 8010a98:	08010b25 	.word	0x08010b25
 8010a9c:	08010b25 	.word	0x08010b25
 8010aa0:	08010b25 	.word	0x08010b25
 8010aa4:	08010b25 	.word	0x08010b25
 8010aa8:	08010b25 	.word	0x08010b25
 8010aac:	08010b25 	.word	0x08010b25
 8010ab0:	08010b0d 	.word	0x08010b0d
 8010ab4:	08010b25 	.word	0x08010b25
 8010ab8:	08010b25 	.word	0x08010b25
 8010abc:	08010b25 	.word	0x08010b25
 8010ac0:	08010b25 	.word	0x08010b25
 8010ac4:	08010b25 	.word	0x08010b25
 8010ac8:	08010b25 	.word	0x08010b25
 8010acc:	08010b25 	.word	0x08010b25
 8010ad0:	08010b15 	.word	0x08010b15
 8010ad4:	08010b25 	.word	0x08010b25
 8010ad8:	08010b25 	.word	0x08010b25
 8010adc:	08010b25 	.word	0x08010b25
 8010ae0:	08010b25 	.word	0x08010b25
 8010ae4:	08010b25 	.word	0x08010b25
 8010ae8:	08010b25 	.word	0x08010b25
 8010aec:	08010b25 	.word	0x08010b25
 8010af0:	08010b1d 	.word	0x08010b1d
 8010af4:	2301      	movs	r3, #1
 8010af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010afa:	e1c0      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010afc:	2304      	movs	r3, #4
 8010afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b02:	e1bc      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b04:	2308      	movs	r3, #8
 8010b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b0a:	e1b8      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b0c:	2310      	movs	r3, #16
 8010b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b12:	e1b4      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b14:	2320      	movs	r3, #32
 8010b16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b1a:	e1b0      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b1c:	2340      	movs	r3, #64	; 0x40
 8010b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b22:	e1ac      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b24:	2380      	movs	r3, #128	; 0x80
 8010b26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b2a:	e1a8      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	4a75      	ldr	r2, [pc, #468]	; (8010d08 <UART_SetConfig+0x638>)
 8010b32:	4293      	cmp	r3, r2
 8010b34:	d130      	bne.n	8010b98 <UART_SetConfig+0x4c8>
 8010b36:	4b73      	ldr	r3, [pc, #460]	; (8010d04 <UART_SetConfig+0x634>)
 8010b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b3a:	f003 0307 	and.w	r3, r3, #7
 8010b3e:	2b05      	cmp	r3, #5
 8010b40:	d826      	bhi.n	8010b90 <UART_SetConfig+0x4c0>
 8010b42:	a201      	add	r2, pc, #4	; (adr r2, 8010b48 <UART_SetConfig+0x478>)
 8010b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b48:	08010b61 	.word	0x08010b61
 8010b4c:	08010b69 	.word	0x08010b69
 8010b50:	08010b71 	.word	0x08010b71
 8010b54:	08010b79 	.word	0x08010b79
 8010b58:	08010b81 	.word	0x08010b81
 8010b5c:	08010b89 	.word	0x08010b89
 8010b60:	2300      	movs	r3, #0
 8010b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b66:	e18a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b68:	2304      	movs	r3, #4
 8010b6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b6e:	e186      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b70:	2308      	movs	r3, #8
 8010b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b76:	e182      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b78:	2310      	movs	r3, #16
 8010b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b7e:	e17e      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b80:	2320      	movs	r3, #32
 8010b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b86:	e17a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b88:	2340      	movs	r3, #64	; 0x40
 8010b8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b8e:	e176      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b90:	2380      	movs	r3, #128	; 0x80
 8010b92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b96:	e172      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010b98:	697b      	ldr	r3, [r7, #20]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4a5b      	ldr	r2, [pc, #364]	; (8010d0c <UART_SetConfig+0x63c>)
 8010b9e:	4293      	cmp	r3, r2
 8010ba0:	d130      	bne.n	8010c04 <UART_SetConfig+0x534>
 8010ba2:	4b58      	ldr	r3, [pc, #352]	; (8010d04 <UART_SetConfig+0x634>)
 8010ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ba6:	f003 0307 	and.w	r3, r3, #7
 8010baa:	2b05      	cmp	r3, #5
 8010bac:	d826      	bhi.n	8010bfc <UART_SetConfig+0x52c>
 8010bae:	a201      	add	r2, pc, #4	; (adr r2, 8010bb4 <UART_SetConfig+0x4e4>)
 8010bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bb4:	08010bcd 	.word	0x08010bcd
 8010bb8:	08010bd5 	.word	0x08010bd5
 8010bbc:	08010bdd 	.word	0x08010bdd
 8010bc0:	08010be5 	.word	0x08010be5
 8010bc4:	08010bed 	.word	0x08010bed
 8010bc8:	08010bf5 	.word	0x08010bf5
 8010bcc:	2300      	movs	r3, #0
 8010bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bd2:	e154      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010bd4:	2304      	movs	r3, #4
 8010bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bda:	e150      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010bdc:	2308      	movs	r3, #8
 8010bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010be2:	e14c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010be4:	2310      	movs	r3, #16
 8010be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bea:	e148      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010bec:	2320      	movs	r3, #32
 8010bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bf2:	e144      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010bf4:	2340      	movs	r3, #64	; 0x40
 8010bf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bfa:	e140      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010bfc:	2380      	movs	r3, #128	; 0x80
 8010bfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c02:	e13c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010c04:	697b      	ldr	r3, [r7, #20]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	4a41      	ldr	r2, [pc, #260]	; (8010d10 <UART_SetConfig+0x640>)
 8010c0a:	4293      	cmp	r3, r2
 8010c0c:	f040 8082 	bne.w	8010d14 <UART_SetConfig+0x644>
 8010c10:	4b3c      	ldr	r3, [pc, #240]	; (8010d04 <UART_SetConfig+0x634>)
 8010c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c18:	2b28      	cmp	r3, #40	; 0x28
 8010c1a:	d86d      	bhi.n	8010cf8 <UART_SetConfig+0x628>
 8010c1c:	a201      	add	r2, pc, #4	; (adr r2, 8010c24 <UART_SetConfig+0x554>)
 8010c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c22:	bf00      	nop
 8010c24:	08010cc9 	.word	0x08010cc9
 8010c28:	08010cf9 	.word	0x08010cf9
 8010c2c:	08010cf9 	.word	0x08010cf9
 8010c30:	08010cf9 	.word	0x08010cf9
 8010c34:	08010cf9 	.word	0x08010cf9
 8010c38:	08010cf9 	.word	0x08010cf9
 8010c3c:	08010cf9 	.word	0x08010cf9
 8010c40:	08010cf9 	.word	0x08010cf9
 8010c44:	08010cd1 	.word	0x08010cd1
 8010c48:	08010cf9 	.word	0x08010cf9
 8010c4c:	08010cf9 	.word	0x08010cf9
 8010c50:	08010cf9 	.word	0x08010cf9
 8010c54:	08010cf9 	.word	0x08010cf9
 8010c58:	08010cf9 	.word	0x08010cf9
 8010c5c:	08010cf9 	.word	0x08010cf9
 8010c60:	08010cf9 	.word	0x08010cf9
 8010c64:	08010cd9 	.word	0x08010cd9
 8010c68:	08010cf9 	.word	0x08010cf9
 8010c6c:	08010cf9 	.word	0x08010cf9
 8010c70:	08010cf9 	.word	0x08010cf9
 8010c74:	08010cf9 	.word	0x08010cf9
 8010c78:	08010cf9 	.word	0x08010cf9
 8010c7c:	08010cf9 	.word	0x08010cf9
 8010c80:	08010cf9 	.word	0x08010cf9
 8010c84:	08010ce1 	.word	0x08010ce1
 8010c88:	08010cf9 	.word	0x08010cf9
 8010c8c:	08010cf9 	.word	0x08010cf9
 8010c90:	08010cf9 	.word	0x08010cf9
 8010c94:	08010cf9 	.word	0x08010cf9
 8010c98:	08010cf9 	.word	0x08010cf9
 8010c9c:	08010cf9 	.word	0x08010cf9
 8010ca0:	08010cf9 	.word	0x08010cf9
 8010ca4:	08010ce9 	.word	0x08010ce9
 8010ca8:	08010cf9 	.word	0x08010cf9
 8010cac:	08010cf9 	.word	0x08010cf9
 8010cb0:	08010cf9 	.word	0x08010cf9
 8010cb4:	08010cf9 	.word	0x08010cf9
 8010cb8:	08010cf9 	.word	0x08010cf9
 8010cbc:	08010cf9 	.word	0x08010cf9
 8010cc0:	08010cf9 	.word	0x08010cf9
 8010cc4:	08010cf1 	.word	0x08010cf1
 8010cc8:	2301      	movs	r3, #1
 8010cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cce:	e0d6      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010cd0:	2304      	movs	r3, #4
 8010cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cd6:	e0d2      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010cd8:	2308      	movs	r3, #8
 8010cda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cde:	e0ce      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010ce0:	2310      	movs	r3, #16
 8010ce2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ce6:	e0ca      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010ce8:	2320      	movs	r3, #32
 8010cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cee:	e0c6      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010cf0:	2340      	movs	r3, #64	; 0x40
 8010cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cf6:	e0c2      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010cf8:	2380      	movs	r3, #128	; 0x80
 8010cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cfe:	e0be      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010d00:	40011400 	.word	0x40011400
 8010d04:	58024400 	.word	0x58024400
 8010d08:	40007800 	.word	0x40007800
 8010d0c:	40007c00 	.word	0x40007c00
 8010d10:	40011800 	.word	0x40011800
 8010d14:	697b      	ldr	r3, [r7, #20]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	4aad      	ldr	r2, [pc, #692]	; (8010fd0 <UART_SetConfig+0x900>)
 8010d1a:	4293      	cmp	r3, r2
 8010d1c:	d176      	bne.n	8010e0c <UART_SetConfig+0x73c>
 8010d1e:	4bad      	ldr	r3, [pc, #692]	; (8010fd4 <UART_SetConfig+0x904>)
 8010d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010d26:	2b28      	cmp	r3, #40	; 0x28
 8010d28:	d86c      	bhi.n	8010e04 <UART_SetConfig+0x734>
 8010d2a:	a201      	add	r2, pc, #4	; (adr r2, 8010d30 <UART_SetConfig+0x660>)
 8010d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d30:	08010dd5 	.word	0x08010dd5
 8010d34:	08010e05 	.word	0x08010e05
 8010d38:	08010e05 	.word	0x08010e05
 8010d3c:	08010e05 	.word	0x08010e05
 8010d40:	08010e05 	.word	0x08010e05
 8010d44:	08010e05 	.word	0x08010e05
 8010d48:	08010e05 	.word	0x08010e05
 8010d4c:	08010e05 	.word	0x08010e05
 8010d50:	08010ddd 	.word	0x08010ddd
 8010d54:	08010e05 	.word	0x08010e05
 8010d58:	08010e05 	.word	0x08010e05
 8010d5c:	08010e05 	.word	0x08010e05
 8010d60:	08010e05 	.word	0x08010e05
 8010d64:	08010e05 	.word	0x08010e05
 8010d68:	08010e05 	.word	0x08010e05
 8010d6c:	08010e05 	.word	0x08010e05
 8010d70:	08010de5 	.word	0x08010de5
 8010d74:	08010e05 	.word	0x08010e05
 8010d78:	08010e05 	.word	0x08010e05
 8010d7c:	08010e05 	.word	0x08010e05
 8010d80:	08010e05 	.word	0x08010e05
 8010d84:	08010e05 	.word	0x08010e05
 8010d88:	08010e05 	.word	0x08010e05
 8010d8c:	08010e05 	.word	0x08010e05
 8010d90:	08010ded 	.word	0x08010ded
 8010d94:	08010e05 	.word	0x08010e05
 8010d98:	08010e05 	.word	0x08010e05
 8010d9c:	08010e05 	.word	0x08010e05
 8010da0:	08010e05 	.word	0x08010e05
 8010da4:	08010e05 	.word	0x08010e05
 8010da8:	08010e05 	.word	0x08010e05
 8010dac:	08010e05 	.word	0x08010e05
 8010db0:	08010df5 	.word	0x08010df5
 8010db4:	08010e05 	.word	0x08010e05
 8010db8:	08010e05 	.word	0x08010e05
 8010dbc:	08010e05 	.word	0x08010e05
 8010dc0:	08010e05 	.word	0x08010e05
 8010dc4:	08010e05 	.word	0x08010e05
 8010dc8:	08010e05 	.word	0x08010e05
 8010dcc:	08010e05 	.word	0x08010e05
 8010dd0:	08010dfd 	.word	0x08010dfd
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dda:	e050      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010ddc:	2304      	movs	r3, #4
 8010dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de2:	e04c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010de4:	2308      	movs	r3, #8
 8010de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dea:	e048      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010dec:	2310      	movs	r3, #16
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e044      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010df4:	2320      	movs	r3, #32
 8010df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfa:	e040      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010dfc:	2340      	movs	r3, #64	; 0x40
 8010dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e02:	e03c      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e04:	2380      	movs	r3, #128	; 0x80
 8010e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0a:	e038      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e0c:	697b      	ldr	r3, [r7, #20]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	4a71      	ldr	r2, [pc, #452]	; (8010fd8 <UART_SetConfig+0x908>)
 8010e12:	4293      	cmp	r3, r2
 8010e14:	d130      	bne.n	8010e78 <UART_SetConfig+0x7a8>
 8010e16:	4b6f      	ldr	r3, [pc, #444]	; (8010fd4 <UART_SetConfig+0x904>)
 8010e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010e1a:	f003 0307 	and.w	r3, r3, #7
 8010e1e:	2b05      	cmp	r3, #5
 8010e20:	d826      	bhi.n	8010e70 <UART_SetConfig+0x7a0>
 8010e22:	a201      	add	r2, pc, #4	; (adr r2, 8010e28 <UART_SetConfig+0x758>)
 8010e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e28:	08010e41 	.word	0x08010e41
 8010e2c:	08010e49 	.word	0x08010e49
 8010e30:	08010e51 	.word	0x08010e51
 8010e34:	08010e59 	.word	0x08010e59
 8010e38:	08010e61 	.word	0x08010e61
 8010e3c:	08010e69 	.word	0x08010e69
 8010e40:	2302      	movs	r3, #2
 8010e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e46:	e01a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e48:	2304      	movs	r3, #4
 8010e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e4e:	e016      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e50:	2308      	movs	r3, #8
 8010e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e56:	e012      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e58:	2310      	movs	r3, #16
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e00e      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e60:	2320      	movs	r3, #32
 8010e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e66:	e00a      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e68:	2340      	movs	r3, #64	; 0x40
 8010e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e6e:	e006      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e70:	2380      	movs	r3, #128	; 0x80
 8010e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e76:	e002      	b.n	8010e7e <UART_SetConfig+0x7ae>
 8010e78:	2380      	movs	r3, #128	; 0x80
 8010e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e7e:	697b      	ldr	r3, [r7, #20]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	4a55      	ldr	r2, [pc, #340]	; (8010fd8 <UART_SetConfig+0x908>)
 8010e84:	4293      	cmp	r3, r2
 8010e86:	f040 80f8 	bne.w	801107a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e8a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010e8e:	2b20      	cmp	r3, #32
 8010e90:	dc46      	bgt.n	8010f20 <UART_SetConfig+0x850>
 8010e92:	2b02      	cmp	r3, #2
 8010e94:	db75      	blt.n	8010f82 <UART_SetConfig+0x8b2>
 8010e96:	3b02      	subs	r3, #2
 8010e98:	2b1e      	cmp	r3, #30
 8010e9a:	d872      	bhi.n	8010f82 <UART_SetConfig+0x8b2>
 8010e9c:	a201      	add	r2, pc, #4	; (adr r2, 8010ea4 <UART_SetConfig+0x7d4>)
 8010e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ea2:	bf00      	nop
 8010ea4:	08010f27 	.word	0x08010f27
 8010ea8:	08010f83 	.word	0x08010f83
 8010eac:	08010f2f 	.word	0x08010f2f
 8010eb0:	08010f83 	.word	0x08010f83
 8010eb4:	08010f83 	.word	0x08010f83
 8010eb8:	08010f83 	.word	0x08010f83
 8010ebc:	08010f3f 	.word	0x08010f3f
 8010ec0:	08010f83 	.word	0x08010f83
 8010ec4:	08010f83 	.word	0x08010f83
 8010ec8:	08010f83 	.word	0x08010f83
 8010ecc:	08010f83 	.word	0x08010f83
 8010ed0:	08010f83 	.word	0x08010f83
 8010ed4:	08010f83 	.word	0x08010f83
 8010ed8:	08010f83 	.word	0x08010f83
 8010edc:	08010f4f 	.word	0x08010f4f
 8010ee0:	08010f83 	.word	0x08010f83
 8010ee4:	08010f83 	.word	0x08010f83
 8010ee8:	08010f83 	.word	0x08010f83
 8010eec:	08010f83 	.word	0x08010f83
 8010ef0:	08010f83 	.word	0x08010f83
 8010ef4:	08010f83 	.word	0x08010f83
 8010ef8:	08010f83 	.word	0x08010f83
 8010efc:	08010f83 	.word	0x08010f83
 8010f00:	08010f83 	.word	0x08010f83
 8010f04:	08010f83 	.word	0x08010f83
 8010f08:	08010f83 	.word	0x08010f83
 8010f0c:	08010f83 	.word	0x08010f83
 8010f10:	08010f83 	.word	0x08010f83
 8010f14:	08010f83 	.word	0x08010f83
 8010f18:	08010f83 	.word	0x08010f83
 8010f1c:	08010f75 	.word	0x08010f75
 8010f20:	2b40      	cmp	r3, #64	; 0x40
 8010f22:	d02a      	beq.n	8010f7a <UART_SetConfig+0x8aa>
 8010f24:	e02d      	b.n	8010f82 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010f26:	f7fb f86b 	bl	800c000 <HAL_RCCEx_GetD3PCLK1Freq>
 8010f2a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010f2c:	e02f      	b.n	8010f8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f32:	4618      	mov	r0, r3
 8010f34:	f7fb f87a 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f3c:	e027      	b.n	8010f8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f3e:	f107 0318 	add.w	r3, r7, #24
 8010f42:	4618      	mov	r0, r3
 8010f44:	f7fb f9c6 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010f48:	69fb      	ldr	r3, [r7, #28]
 8010f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f4c:	e01f      	b.n	8010f8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f4e:	4b21      	ldr	r3, [pc, #132]	; (8010fd4 <UART_SetConfig+0x904>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	f003 0320 	and.w	r3, r3, #32
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d009      	beq.n	8010f6e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010f5a:	4b1e      	ldr	r3, [pc, #120]	; (8010fd4 <UART_SetConfig+0x904>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	08db      	lsrs	r3, r3, #3
 8010f60:	f003 0303 	and.w	r3, r3, #3
 8010f64:	4a1d      	ldr	r2, [pc, #116]	; (8010fdc <UART_SetConfig+0x90c>)
 8010f66:	fa22 f303 	lsr.w	r3, r2, r3
 8010f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010f6c:	e00f      	b.n	8010f8e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010f6e:	4b1b      	ldr	r3, [pc, #108]	; (8010fdc <UART_SetConfig+0x90c>)
 8010f70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f72:	e00c      	b.n	8010f8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010f74:	4b1a      	ldr	r3, [pc, #104]	; (8010fe0 <UART_SetConfig+0x910>)
 8010f76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f78:	e009      	b.n	8010f8e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f80:	e005      	b.n	8010f8e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010f82:	2300      	movs	r3, #0
 8010f84:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010f86:	2301      	movs	r3, #1
 8010f88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010f8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	f000 81ee 	beq.w	8011372 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010f96:	697b      	ldr	r3, [r7, #20]
 8010f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f9a:	4a12      	ldr	r2, [pc, #72]	; (8010fe4 <UART_SetConfig+0x914>)
 8010f9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010fa0:	461a      	mov	r2, r3
 8010fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fa4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010fa8:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010faa:	697b      	ldr	r3, [r7, #20]
 8010fac:	685a      	ldr	r2, [r3, #4]
 8010fae:	4613      	mov	r3, r2
 8010fb0:	005b      	lsls	r3, r3, #1
 8010fb2:	4413      	add	r3, r2
 8010fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fb6:	429a      	cmp	r2, r3
 8010fb8:	d305      	bcc.n	8010fc6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010fba:	697b      	ldr	r3, [r7, #20]
 8010fbc:	685b      	ldr	r3, [r3, #4]
 8010fbe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010fc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fc2:	429a      	cmp	r2, r3
 8010fc4:	d910      	bls.n	8010fe8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8010fc6:	2301      	movs	r3, #1
 8010fc8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8010fcc:	e1d1      	b.n	8011372 <UART_SetConfig+0xca2>
 8010fce:	bf00      	nop
 8010fd0:	40011c00 	.word	0x40011c00
 8010fd4:	58024400 	.word	0x58024400
 8010fd8:	58000c00 	.word	0x58000c00
 8010fdc:	03d09000 	.word	0x03d09000
 8010fe0:	003d0900 	.word	0x003d0900
 8010fe4:	0801dc8c 	.word	0x0801dc8c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fea:	2200      	movs	r2, #0
 8010fec:	60bb      	str	r3, [r7, #8]
 8010fee:	60fa      	str	r2, [r7, #12]
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010ff4:	4ac0      	ldr	r2, [pc, #768]	; (80112f8 <UART_SetConfig+0xc28>)
 8010ff6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ffa:	b29b      	uxth	r3, r3
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	603b      	str	r3, [r7, #0]
 8011000:	607a      	str	r2, [r7, #4]
 8011002:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011006:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801100a:	f7ef fb95 	bl	8000738 <__aeabi_uldivmod>
 801100e:	4602      	mov	r2, r0
 8011010:	460b      	mov	r3, r1
 8011012:	4610      	mov	r0, r2
 8011014:	4619      	mov	r1, r3
 8011016:	f04f 0200 	mov.w	r2, #0
 801101a:	f04f 0300 	mov.w	r3, #0
 801101e:	020b      	lsls	r3, r1, #8
 8011020:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011024:	0202      	lsls	r2, r0, #8
 8011026:	6979      	ldr	r1, [r7, #20]
 8011028:	6849      	ldr	r1, [r1, #4]
 801102a:	0849      	lsrs	r1, r1, #1
 801102c:	2000      	movs	r0, #0
 801102e:	460c      	mov	r4, r1
 8011030:	4605      	mov	r5, r0
 8011032:	eb12 0804 	adds.w	r8, r2, r4
 8011036:	eb43 0905 	adc.w	r9, r3, r5
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	685b      	ldr	r3, [r3, #4]
 801103e:	2200      	movs	r2, #0
 8011040:	469a      	mov	sl, r3
 8011042:	4693      	mov	fp, r2
 8011044:	4652      	mov	r2, sl
 8011046:	465b      	mov	r3, fp
 8011048:	4640      	mov	r0, r8
 801104a:	4649      	mov	r1, r9
 801104c:	f7ef fb74 	bl	8000738 <__aeabi_uldivmod>
 8011050:	4602      	mov	r2, r0
 8011052:	460b      	mov	r3, r1
 8011054:	4613      	mov	r3, r2
 8011056:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801105a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801105e:	d308      	bcc.n	8011072 <UART_SetConfig+0x9a2>
 8011060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011062:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011066:	d204      	bcs.n	8011072 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8011068:	697b      	ldr	r3, [r7, #20]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801106e:	60da      	str	r2, [r3, #12]
 8011070:	e17f      	b.n	8011372 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8011072:	2301      	movs	r3, #1
 8011074:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011078:	e17b      	b.n	8011372 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	69db      	ldr	r3, [r3, #28]
 801107e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011082:	f040 80bd 	bne.w	8011200 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8011086:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801108a:	2b20      	cmp	r3, #32
 801108c:	dc48      	bgt.n	8011120 <UART_SetConfig+0xa50>
 801108e:	2b00      	cmp	r3, #0
 8011090:	db7b      	blt.n	801118a <UART_SetConfig+0xaba>
 8011092:	2b20      	cmp	r3, #32
 8011094:	d879      	bhi.n	801118a <UART_SetConfig+0xaba>
 8011096:	a201      	add	r2, pc, #4	; (adr r2, 801109c <UART_SetConfig+0x9cc>)
 8011098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801109c:	08011127 	.word	0x08011127
 80110a0:	0801112f 	.word	0x0801112f
 80110a4:	0801118b 	.word	0x0801118b
 80110a8:	0801118b 	.word	0x0801118b
 80110ac:	08011137 	.word	0x08011137
 80110b0:	0801118b 	.word	0x0801118b
 80110b4:	0801118b 	.word	0x0801118b
 80110b8:	0801118b 	.word	0x0801118b
 80110bc:	08011147 	.word	0x08011147
 80110c0:	0801118b 	.word	0x0801118b
 80110c4:	0801118b 	.word	0x0801118b
 80110c8:	0801118b 	.word	0x0801118b
 80110cc:	0801118b 	.word	0x0801118b
 80110d0:	0801118b 	.word	0x0801118b
 80110d4:	0801118b 	.word	0x0801118b
 80110d8:	0801118b 	.word	0x0801118b
 80110dc:	08011157 	.word	0x08011157
 80110e0:	0801118b 	.word	0x0801118b
 80110e4:	0801118b 	.word	0x0801118b
 80110e8:	0801118b 	.word	0x0801118b
 80110ec:	0801118b 	.word	0x0801118b
 80110f0:	0801118b 	.word	0x0801118b
 80110f4:	0801118b 	.word	0x0801118b
 80110f8:	0801118b 	.word	0x0801118b
 80110fc:	0801118b 	.word	0x0801118b
 8011100:	0801118b 	.word	0x0801118b
 8011104:	0801118b 	.word	0x0801118b
 8011108:	0801118b 	.word	0x0801118b
 801110c:	0801118b 	.word	0x0801118b
 8011110:	0801118b 	.word	0x0801118b
 8011114:	0801118b 	.word	0x0801118b
 8011118:	0801118b 	.word	0x0801118b
 801111c:	0801117d 	.word	0x0801117d
 8011120:	2b40      	cmp	r3, #64	; 0x40
 8011122:	d02e      	beq.n	8011182 <UART_SetConfig+0xab2>
 8011124:	e031      	b.n	801118a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011126:	f7f9 f8cd 	bl	800a2c4 <HAL_RCC_GetPCLK1Freq>
 801112a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801112c:	e033      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801112e:	f7f9 f8df 	bl	800a2f0 <HAL_RCC_GetPCLK2Freq>
 8011132:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011134:	e02f      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011136:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801113a:	4618      	mov	r0, r3
 801113c:	f7fa ff76 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011142:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011144:	e027      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011146:	f107 0318 	add.w	r3, r7, #24
 801114a:	4618      	mov	r0, r3
 801114c:	f7fb f8c2 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011150:	69fb      	ldr	r3, [r7, #28]
 8011152:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011154:	e01f      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011156:	4b69      	ldr	r3, [pc, #420]	; (80112fc <UART_SetConfig+0xc2c>)
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	f003 0320 	and.w	r3, r3, #32
 801115e:	2b00      	cmp	r3, #0
 8011160:	d009      	beq.n	8011176 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011162:	4b66      	ldr	r3, [pc, #408]	; (80112fc <UART_SetConfig+0xc2c>)
 8011164:	681b      	ldr	r3, [r3, #0]
 8011166:	08db      	lsrs	r3, r3, #3
 8011168:	f003 0303 	and.w	r3, r3, #3
 801116c:	4a64      	ldr	r2, [pc, #400]	; (8011300 <UART_SetConfig+0xc30>)
 801116e:	fa22 f303 	lsr.w	r3, r2, r3
 8011172:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011174:	e00f      	b.n	8011196 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8011176:	4b62      	ldr	r3, [pc, #392]	; (8011300 <UART_SetConfig+0xc30>)
 8011178:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801117a:	e00c      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801117c:	4b61      	ldr	r3, [pc, #388]	; (8011304 <UART_SetConfig+0xc34>)
 801117e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011180:	e009      	b.n	8011196 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011186:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011188:	e005      	b.n	8011196 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 801118a:	2300      	movs	r3, #0
 801118c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801118e:	2301      	movs	r3, #1
 8011190:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011194:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011198:	2b00      	cmp	r3, #0
 801119a:	f000 80ea 	beq.w	8011372 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801119e:	697b      	ldr	r3, [r7, #20]
 80111a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111a2:	4a55      	ldr	r2, [pc, #340]	; (80112f8 <UART_SetConfig+0xc28>)
 80111a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111a8:	461a      	mov	r2, r3
 80111aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80111ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80111b0:	005a      	lsls	r2, r3, #1
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	685b      	ldr	r3, [r3, #4]
 80111b6:	085b      	lsrs	r3, r3, #1
 80111b8:	441a      	add	r2, r3
 80111ba:	697b      	ldr	r3, [r7, #20]
 80111bc:	685b      	ldr	r3, [r3, #4]
 80111be:	fbb2 f3f3 	udiv	r3, r2, r3
 80111c2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80111c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111c6:	2b0f      	cmp	r3, #15
 80111c8:	d916      	bls.n	80111f8 <UART_SetConfig+0xb28>
 80111ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80111d0:	d212      	bcs.n	80111f8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80111d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d4:	b29b      	uxth	r3, r3
 80111d6:	f023 030f 	bic.w	r3, r3, #15
 80111da:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80111dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111de:	085b      	lsrs	r3, r3, #1
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	f003 0307 	and.w	r3, r3, #7
 80111e6:	b29a      	uxth	r2, r3
 80111e8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80111ea:	4313      	orrs	r3, r2
 80111ec:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80111f4:	60da      	str	r2, [r3, #12]
 80111f6:	e0bc      	b.n	8011372 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80111f8:	2301      	movs	r3, #1
 80111fa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80111fe:	e0b8      	b.n	8011372 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011200:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011204:	2b20      	cmp	r3, #32
 8011206:	dc4b      	bgt.n	80112a0 <UART_SetConfig+0xbd0>
 8011208:	2b00      	cmp	r3, #0
 801120a:	f2c0 8087 	blt.w	801131c <UART_SetConfig+0xc4c>
 801120e:	2b20      	cmp	r3, #32
 8011210:	f200 8084 	bhi.w	801131c <UART_SetConfig+0xc4c>
 8011214:	a201      	add	r2, pc, #4	; (adr r2, 801121c <UART_SetConfig+0xb4c>)
 8011216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801121a:	bf00      	nop
 801121c:	080112a7 	.word	0x080112a7
 8011220:	080112af 	.word	0x080112af
 8011224:	0801131d 	.word	0x0801131d
 8011228:	0801131d 	.word	0x0801131d
 801122c:	080112b7 	.word	0x080112b7
 8011230:	0801131d 	.word	0x0801131d
 8011234:	0801131d 	.word	0x0801131d
 8011238:	0801131d 	.word	0x0801131d
 801123c:	080112c7 	.word	0x080112c7
 8011240:	0801131d 	.word	0x0801131d
 8011244:	0801131d 	.word	0x0801131d
 8011248:	0801131d 	.word	0x0801131d
 801124c:	0801131d 	.word	0x0801131d
 8011250:	0801131d 	.word	0x0801131d
 8011254:	0801131d 	.word	0x0801131d
 8011258:	0801131d 	.word	0x0801131d
 801125c:	080112d7 	.word	0x080112d7
 8011260:	0801131d 	.word	0x0801131d
 8011264:	0801131d 	.word	0x0801131d
 8011268:	0801131d 	.word	0x0801131d
 801126c:	0801131d 	.word	0x0801131d
 8011270:	0801131d 	.word	0x0801131d
 8011274:	0801131d 	.word	0x0801131d
 8011278:	0801131d 	.word	0x0801131d
 801127c:	0801131d 	.word	0x0801131d
 8011280:	0801131d 	.word	0x0801131d
 8011284:	0801131d 	.word	0x0801131d
 8011288:	0801131d 	.word	0x0801131d
 801128c:	0801131d 	.word	0x0801131d
 8011290:	0801131d 	.word	0x0801131d
 8011294:	0801131d 	.word	0x0801131d
 8011298:	0801131d 	.word	0x0801131d
 801129c:	0801130f 	.word	0x0801130f
 80112a0:	2b40      	cmp	r3, #64	; 0x40
 80112a2:	d037      	beq.n	8011314 <UART_SetConfig+0xc44>
 80112a4:	e03a      	b.n	801131c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80112a6:	f7f9 f80d 	bl	800a2c4 <HAL_RCC_GetPCLK1Freq>
 80112aa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80112ac:	e03c      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80112ae:	f7f9 f81f 	bl	800a2f0 <HAL_RCC_GetPCLK2Freq>
 80112b2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80112b4:	e038      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80112ba:	4618      	mov	r0, r3
 80112bc:	f7fa feb6 	bl	800c02c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80112c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112c4:	e030      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112c6:	f107 0318 	add.w	r3, r7, #24
 80112ca:	4618      	mov	r0, r3
 80112cc:	f7fb f802 	bl	800c2d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80112d0:	69fb      	ldr	r3, [r7, #28]
 80112d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112d4:	e028      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80112d6:	4b09      	ldr	r3, [pc, #36]	; (80112fc <UART_SetConfig+0xc2c>)
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	f003 0320 	and.w	r3, r3, #32
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d012      	beq.n	8011308 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80112e2:	4b06      	ldr	r3, [pc, #24]	; (80112fc <UART_SetConfig+0xc2c>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	08db      	lsrs	r3, r3, #3
 80112e8:	f003 0303 	and.w	r3, r3, #3
 80112ec:	4a04      	ldr	r2, [pc, #16]	; (8011300 <UART_SetConfig+0xc30>)
 80112ee:	fa22 f303 	lsr.w	r3, r2, r3
 80112f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80112f4:	e018      	b.n	8011328 <UART_SetConfig+0xc58>
 80112f6:	bf00      	nop
 80112f8:	0801dc8c 	.word	0x0801dc8c
 80112fc:	58024400 	.word	0x58024400
 8011300:	03d09000 	.word	0x03d09000
 8011304:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8011308:	4b24      	ldr	r3, [pc, #144]	; (801139c <UART_SetConfig+0xccc>)
 801130a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801130c:	e00c      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801130e:	4b24      	ldr	r3, [pc, #144]	; (80113a0 <UART_SetConfig+0xcd0>)
 8011310:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011312:	e009      	b.n	8011328 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011314:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011318:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801131a:	e005      	b.n	8011328 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 801131c:	2300      	movs	r3, #0
 801131e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011320:	2301      	movs	r3, #1
 8011322:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011326:	bf00      	nop
    }

    if (pclk != 0U)
 8011328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801132a:	2b00      	cmp	r3, #0
 801132c:	d021      	beq.n	8011372 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011332:	4a1c      	ldr	r2, [pc, #112]	; (80113a4 <UART_SetConfig+0xcd4>)
 8011334:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011338:	461a      	mov	r2, r3
 801133a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801133c:	fbb3 f2f2 	udiv	r2, r3, r2
 8011340:	697b      	ldr	r3, [r7, #20]
 8011342:	685b      	ldr	r3, [r3, #4]
 8011344:	085b      	lsrs	r3, r3, #1
 8011346:	441a      	add	r2, r3
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	685b      	ldr	r3, [r3, #4]
 801134c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011350:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011354:	2b0f      	cmp	r3, #15
 8011356:	d909      	bls.n	801136c <UART_SetConfig+0xc9c>
 8011358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801135a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801135e:	d205      	bcs.n	801136c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011362:	b29a      	uxth	r2, r3
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	60da      	str	r2, [r3, #12]
 801136a:	e002      	b.n	8011372 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801136c:	2301      	movs	r3, #1
 801136e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011372:	697b      	ldr	r3, [r7, #20]
 8011374:	2201      	movs	r2, #1
 8011376:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801137a:	697b      	ldr	r3, [r7, #20]
 801137c:	2201      	movs	r2, #1
 801137e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011382:	697b      	ldr	r3, [r7, #20]
 8011384:	2200      	movs	r2, #0
 8011386:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	2200      	movs	r2, #0
 801138c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 801138e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8011392:	4618      	mov	r0, r3
 8011394:	3748      	adds	r7, #72	; 0x48
 8011396:	46bd      	mov	sp, r7
 8011398:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801139c:	03d09000 	.word	0x03d09000
 80113a0:	003d0900 	.word	0x003d0900
 80113a4:	0801dc8c 	.word	0x0801dc8c

080113a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80113a8:	b480      	push	{r7}
 80113aa:	b083      	sub	sp, #12
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113b4:	f003 0301 	and.w	r3, r3, #1
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d00a      	beq.n	80113d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	685b      	ldr	r3, [r3, #4]
 80113c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	430a      	orrs	r2, r1
 80113d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113d6:	f003 0302 	and.w	r3, r3, #2
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d00a      	beq.n	80113f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	685b      	ldr	r3, [r3, #4]
 80113e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	430a      	orrs	r2, r1
 80113f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113f8:	f003 0304 	and.w	r3, r3, #4
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d00a      	beq.n	8011416 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	685b      	ldr	r3, [r3, #4]
 8011406:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	430a      	orrs	r2, r1
 8011414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801141a:	f003 0308 	and.w	r3, r3, #8
 801141e:	2b00      	cmp	r3, #0
 8011420:	d00a      	beq.n	8011438 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	685b      	ldr	r3, [r3, #4]
 8011428:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	430a      	orrs	r2, r1
 8011436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801143c:	f003 0310 	and.w	r3, r3, #16
 8011440:	2b00      	cmp	r3, #0
 8011442:	d00a      	beq.n	801145a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	689b      	ldr	r3, [r3, #8]
 801144a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	430a      	orrs	r2, r1
 8011458:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801145e:	f003 0320 	and.w	r3, r3, #32
 8011462:	2b00      	cmp	r3, #0
 8011464:	d00a      	beq.n	801147c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	689b      	ldr	r3, [r3, #8]
 801146c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	430a      	orrs	r2, r1
 801147a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011484:	2b00      	cmp	r3, #0
 8011486:	d01a      	beq.n	80114be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	685b      	ldr	r3, [r3, #4]
 801148e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	430a      	orrs	r2, r1
 801149c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80114a6:	d10a      	bne.n	80114be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	685b      	ldr	r3, [r3, #4]
 80114ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	430a      	orrs	r2, r1
 80114bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d00a      	beq.n	80114e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	685b      	ldr	r3, [r3, #4]
 80114d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	430a      	orrs	r2, r1
 80114de:	605a      	str	r2, [r3, #4]
  }
}
 80114e0:	bf00      	nop
 80114e2:	370c      	adds	r7, #12
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr

080114ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b098      	sub	sp, #96	; 0x60
 80114f0:	af02      	add	r7, sp, #8
 80114f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	2200      	movs	r2, #0
 80114f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80114fc:	f7f2 f83a 	bl	8003574 <HAL_GetTick>
 8011500:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f003 0308 	and.w	r3, r3, #8
 801150c:	2b08      	cmp	r3, #8
 801150e:	d12f      	bne.n	8011570 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011510:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011514:	9300      	str	r3, [sp, #0]
 8011516:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011518:	2200      	movs	r2, #0
 801151a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801151e:	6878      	ldr	r0, [r7, #4]
 8011520:	f000 f88e 	bl	8011640 <UART_WaitOnFlagUntilTimeout>
 8011524:	4603      	mov	r3, r0
 8011526:	2b00      	cmp	r3, #0
 8011528:	d022      	beq.n	8011570 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011532:	e853 3f00 	ldrex	r3, [r3]
 8011536:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801153a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801153e:	653b      	str	r3, [r7, #80]	; 0x50
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	461a      	mov	r2, r3
 8011546:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011548:	647b      	str	r3, [r7, #68]	; 0x44
 801154a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801154c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801154e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011550:	e841 2300 	strex	r3, r2, [r1]
 8011554:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011558:	2b00      	cmp	r3, #0
 801155a:	d1e6      	bne.n	801152a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	2220      	movs	r2, #32
 8011560:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	2200      	movs	r2, #0
 8011568:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801156c:	2303      	movs	r3, #3
 801156e:	e063      	b.n	8011638 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	f003 0304 	and.w	r3, r3, #4
 801157a:	2b04      	cmp	r3, #4
 801157c:	d149      	bne.n	8011612 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801157e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011582:	9300      	str	r3, [sp, #0]
 8011584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011586:	2200      	movs	r2, #0
 8011588:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801158c:	6878      	ldr	r0, [r7, #4]
 801158e:	f000 f857 	bl	8011640 <UART_WaitOnFlagUntilTimeout>
 8011592:	4603      	mov	r3, r0
 8011594:	2b00      	cmp	r3, #0
 8011596:	d03c      	beq.n	8011612 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115a0:	e853 3f00 	ldrex	r3, [r3]
 80115a4:	623b      	str	r3, [r7, #32]
   return(result);
 80115a6:	6a3b      	ldr	r3, [r7, #32]
 80115a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80115ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	461a      	mov	r2, r3
 80115b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80115b6:	633b      	str	r3, [r7, #48]	; 0x30
 80115b8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80115bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80115be:	e841 2300 	strex	r3, r2, [r1]
 80115c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80115c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c6:	2b00      	cmp	r3, #0
 80115c8:	d1e6      	bne.n	8011598 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	3308      	adds	r3, #8
 80115d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115d2:	693b      	ldr	r3, [r7, #16]
 80115d4:	e853 3f00 	ldrex	r3, [r3]
 80115d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80115da:	68fb      	ldr	r3, [r7, #12]
 80115dc:	f023 0301 	bic.w	r3, r3, #1
 80115e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	3308      	adds	r3, #8
 80115e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80115ea:	61fa      	str	r2, [r7, #28]
 80115ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ee:	69b9      	ldr	r1, [r7, #24]
 80115f0:	69fa      	ldr	r2, [r7, #28]
 80115f2:	e841 2300 	strex	r3, r2, [r1]
 80115f6:	617b      	str	r3, [r7, #20]
   return(result);
 80115f8:	697b      	ldr	r3, [r7, #20]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d1e5      	bne.n	80115ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	2220      	movs	r2, #32
 8011602:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2200      	movs	r2, #0
 801160a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801160e:	2303      	movs	r3, #3
 8011610:	e012      	b.n	8011638 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	2220      	movs	r2, #32
 8011616:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	2220      	movs	r2, #32
 801161e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	2200      	movs	r2, #0
 8011626:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	2200      	movs	r2, #0
 801162c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	2200      	movs	r2, #0
 8011632:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011636:	2300      	movs	r3, #0
}
 8011638:	4618      	mov	r0, r3
 801163a:	3758      	adds	r7, #88	; 0x58
 801163c:	46bd      	mov	sp, r7
 801163e:	bd80      	pop	{r7, pc}

08011640 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011640:	b580      	push	{r7, lr}
 8011642:	b084      	sub	sp, #16
 8011644:	af00      	add	r7, sp, #0
 8011646:	60f8      	str	r0, [r7, #12]
 8011648:	60b9      	str	r1, [r7, #8]
 801164a:	603b      	str	r3, [r7, #0]
 801164c:	4613      	mov	r3, r2
 801164e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011650:	e049      	b.n	80116e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011652:	69bb      	ldr	r3, [r7, #24]
 8011654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011658:	d045      	beq.n	80116e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801165a:	f7f1 ff8b 	bl	8003574 <HAL_GetTick>
 801165e:	4602      	mov	r2, r0
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	1ad3      	subs	r3, r2, r3
 8011664:	69ba      	ldr	r2, [r7, #24]
 8011666:	429a      	cmp	r2, r3
 8011668:	d302      	bcc.n	8011670 <UART_WaitOnFlagUntilTimeout+0x30>
 801166a:	69bb      	ldr	r3, [r7, #24]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d101      	bne.n	8011674 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011670:	2303      	movs	r3, #3
 8011672:	e048      	b.n	8011706 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	f003 0304 	and.w	r3, r3, #4
 801167e:	2b00      	cmp	r3, #0
 8011680:	d031      	beq.n	80116e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	69db      	ldr	r3, [r3, #28]
 8011688:	f003 0308 	and.w	r3, r3, #8
 801168c:	2b08      	cmp	r3, #8
 801168e:	d110      	bne.n	80116b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2208      	movs	r2, #8
 8011696:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8011698:	68f8      	ldr	r0, [r7, #12]
 801169a:	f000 f839 	bl	8011710 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2208      	movs	r2, #8
 80116a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	2200      	movs	r2, #0
 80116aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80116ae:	2301      	movs	r3, #1
 80116b0:	e029      	b.n	8011706 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	69db      	ldr	r3, [r3, #28]
 80116b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80116bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80116c0:	d111      	bne.n	80116e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80116ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80116cc:	68f8      	ldr	r0, [r7, #12]
 80116ce:	f000 f81f 	bl	8011710 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	2220      	movs	r2, #32
 80116d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	2200      	movs	r2, #0
 80116de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80116e2:	2303      	movs	r3, #3
 80116e4:	e00f      	b.n	8011706 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	69da      	ldr	r2, [r3, #28]
 80116ec:	68bb      	ldr	r3, [r7, #8]
 80116ee:	4013      	ands	r3, r2
 80116f0:	68ba      	ldr	r2, [r7, #8]
 80116f2:	429a      	cmp	r2, r3
 80116f4:	bf0c      	ite	eq
 80116f6:	2301      	moveq	r3, #1
 80116f8:	2300      	movne	r3, #0
 80116fa:	b2db      	uxtb	r3, r3
 80116fc:	461a      	mov	r2, r3
 80116fe:	79fb      	ldrb	r3, [r7, #7]
 8011700:	429a      	cmp	r2, r3
 8011702:	d0a6      	beq.n	8011652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011704:	2300      	movs	r3, #0
}
 8011706:	4618      	mov	r0, r3
 8011708:	3710      	adds	r7, #16
 801170a:	46bd      	mov	sp, r7
 801170c:	bd80      	pop	{r7, pc}
	...

08011710 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011710:	b480      	push	{r7}
 8011712:	b095      	sub	sp, #84	; 0x54
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801171e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011720:	e853 3f00 	ldrex	r3, [r3]
 8011724:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011728:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801172c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	461a      	mov	r2, r3
 8011734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011736:	643b      	str	r3, [r7, #64]	; 0x40
 8011738:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801173a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801173c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801173e:	e841 2300 	strex	r3, r2, [r1]
 8011742:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011746:	2b00      	cmp	r3, #0
 8011748:	d1e6      	bne.n	8011718 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	3308      	adds	r3, #8
 8011750:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011752:	6a3b      	ldr	r3, [r7, #32]
 8011754:	e853 3f00 	ldrex	r3, [r3]
 8011758:	61fb      	str	r3, [r7, #28]
   return(result);
 801175a:	69fa      	ldr	r2, [r7, #28]
 801175c:	4b1e      	ldr	r3, [pc, #120]	; (80117d8 <UART_EndRxTransfer+0xc8>)
 801175e:	4013      	ands	r3, r2
 8011760:	64bb      	str	r3, [r7, #72]	; 0x48
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	3308      	adds	r3, #8
 8011768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801176a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801176c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801176e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011770:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011772:	e841 2300 	strex	r3, r2, [r1]
 8011776:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801177a:	2b00      	cmp	r3, #0
 801177c:	d1e5      	bne.n	801174a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011782:	2b01      	cmp	r3, #1
 8011784:	d118      	bne.n	80117b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	e853 3f00 	ldrex	r3, [r3]
 8011792:	60bb      	str	r3, [r7, #8]
   return(result);
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	f023 0310 	bic.w	r3, r3, #16
 801179a:	647b      	str	r3, [r7, #68]	; 0x44
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	461a      	mov	r2, r3
 80117a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117a4:	61bb      	str	r3, [r7, #24]
 80117a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117a8:	6979      	ldr	r1, [r7, #20]
 80117aa:	69ba      	ldr	r2, [r7, #24]
 80117ac:	e841 2300 	strex	r3, r2, [r1]
 80117b0:	613b      	str	r3, [r7, #16]
   return(result);
 80117b2:	693b      	ldr	r3, [r7, #16]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d1e6      	bne.n	8011786 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2220      	movs	r2, #32
 80117bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	2200      	movs	r2, #0
 80117c4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	2200      	movs	r2, #0
 80117ca:	675a      	str	r2, [r3, #116]	; 0x74
}
 80117cc:	bf00      	nop
 80117ce:	3754      	adds	r7, #84	; 0x54
 80117d0:	46bd      	mov	sp, r7
 80117d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d6:	4770      	bx	lr
 80117d8:	effffffe 	.word	0xeffffffe

080117dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80117dc:	b480      	push	{r7}
 80117de:	b085      	sub	sp, #20
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80117ea:	2b01      	cmp	r3, #1
 80117ec:	d101      	bne.n	80117f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80117ee:	2302      	movs	r3, #2
 80117f0:	e027      	b.n	8011842 <HAL_UARTEx_DisableFifoMode+0x66>
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	2201      	movs	r2, #1
 80117f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	2224      	movs	r2, #36	; 0x24
 80117fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	681a      	ldr	r2, [r3, #0]
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	f022 0201 	bic.w	r2, r2, #1
 8011818:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011820:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	2200      	movs	r2, #0
 8011826:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	68fa      	ldr	r2, [r7, #12]
 801182e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2220      	movs	r2, #32
 8011834:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2200      	movs	r2, #0
 801183c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011840:	2300      	movs	r3, #0
}
 8011842:	4618      	mov	r0, r3
 8011844:	3714      	adds	r7, #20
 8011846:	46bd      	mov	sp, r7
 8011848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184c:	4770      	bx	lr

0801184e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801184e:	b580      	push	{r7, lr}
 8011850:	b084      	sub	sp, #16
 8011852:	af00      	add	r7, sp, #0
 8011854:	6078      	str	r0, [r7, #4]
 8011856:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801185e:	2b01      	cmp	r3, #1
 8011860:	d101      	bne.n	8011866 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011862:	2302      	movs	r3, #2
 8011864:	e02d      	b.n	80118c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	2201      	movs	r2, #1
 801186a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	2224      	movs	r2, #36	; 0x24
 8011872:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	681a      	ldr	r2, [r3, #0]
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	f022 0201 	bic.w	r2, r2, #1
 801188c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	689b      	ldr	r3, [r3, #8]
 8011894:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	683a      	ldr	r2, [r7, #0]
 801189e:	430a      	orrs	r2, r1
 80118a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80118a2:	6878      	ldr	r0, [r7, #4]
 80118a4:	f000 f850 	bl	8011948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	68fa      	ldr	r2, [r7, #12]
 80118ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	2220      	movs	r2, #32
 80118b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	2200      	movs	r2, #0
 80118bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80118c0:	2300      	movs	r3, #0
}
 80118c2:	4618      	mov	r0, r3
 80118c4:	3710      	adds	r7, #16
 80118c6:	46bd      	mov	sp, r7
 80118c8:	bd80      	pop	{r7, pc}

080118ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80118ca:	b580      	push	{r7, lr}
 80118cc:	b084      	sub	sp, #16
 80118ce:	af00      	add	r7, sp, #0
 80118d0:	6078      	str	r0, [r7, #4]
 80118d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80118da:	2b01      	cmp	r3, #1
 80118dc:	d101      	bne.n	80118e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80118de:	2302      	movs	r3, #2
 80118e0:	e02d      	b.n	801193e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	2201      	movs	r2, #1
 80118e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	2224      	movs	r2, #36	; 0x24
 80118ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	681a      	ldr	r2, [r3, #0]
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	f022 0201 	bic.w	r2, r2, #1
 8011908:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	689b      	ldr	r3, [r3, #8]
 8011910:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	683a      	ldr	r2, [r7, #0]
 801191a:	430a      	orrs	r2, r1
 801191c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801191e:	6878      	ldr	r0, [r7, #4]
 8011920:	f000 f812 	bl	8011948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	681b      	ldr	r3, [r3, #0]
 8011928:	68fa      	ldr	r2, [r7, #12]
 801192a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2220      	movs	r2, #32
 8011930:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2200      	movs	r2, #0
 8011938:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801193c:	2300      	movs	r3, #0
}
 801193e:	4618      	mov	r0, r3
 8011940:	3710      	adds	r7, #16
 8011942:	46bd      	mov	sp, r7
 8011944:	bd80      	pop	{r7, pc}
	...

08011948 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011948:	b480      	push	{r7}
 801194a:	b085      	sub	sp, #20
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011954:	2b00      	cmp	r3, #0
 8011956:	d108      	bne.n	801196a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2201      	movs	r2, #1
 801195c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2201      	movs	r2, #1
 8011964:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011968:	e031      	b.n	80119ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801196a:	2310      	movs	r3, #16
 801196c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801196e:	2310      	movs	r3, #16
 8011970:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	689b      	ldr	r3, [r3, #8]
 8011978:	0e5b      	lsrs	r3, r3, #25
 801197a:	b2db      	uxtb	r3, r3
 801197c:	f003 0307 	and.w	r3, r3, #7
 8011980:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	689b      	ldr	r3, [r3, #8]
 8011988:	0f5b      	lsrs	r3, r3, #29
 801198a:	b2db      	uxtb	r3, r3
 801198c:	f003 0307 	and.w	r3, r3, #7
 8011990:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011992:	7bbb      	ldrb	r3, [r7, #14]
 8011994:	7b3a      	ldrb	r2, [r7, #12]
 8011996:	4911      	ldr	r1, [pc, #68]	; (80119dc <UARTEx_SetNbDataToProcess+0x94>)
 8011998:	5c8a      	ldrb	r2, [r1, r2]
 801199a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801199e:	7b3a      	ldrb	r2, [r7, #12]
 80119a0:	490f      	ldr	r1, [pc, #60]	; (80119e0 <UARTEx_SetNbDataToProcess+0x98>)
 80119a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80119a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80119a8:	b29a      	uxth	r2, r3
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80119b0:	7bfb      	ldrb	r3, [r7, #15]
 80119b2:	7b7a      	ldrb	r2, [r7, #13]
 80119b4:	4909      	ldr	r1, [pc, #36]	; (80119dc <UARTEx_SetNbDataToProcess+0x94>)
 80119b6:	5c8a      	ldrb	r2, [r1, r2]
 80119b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80119bc:	7b7a      	ldrb	r2, [r7, #13]
 80119be:	4908      	ldr	r1, [pc, #32]	; (80119e0 <UARTEx_SetNbDataToProcess+0x98>)
 80119c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80119c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80119c6:	b29a      	uxth	r2, r3
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80119ce:	bf00      	nop
 80119d0:	3714      	adds	r7, #20
 80119d2:	46bd      	mov	sp, r7
 80119d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d8:	4770      	bx	lr
 80119da:	bf00      	nop
 80119dc:	0801dca4 	.word	0x0801dca4
 80119e0:	0801dcac 	.word	0x0801dcac

080119e4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80119e4:	b084      	sub	sp, #16
 80119e6:	b480      	push	{r7}
 80119e8:	b085      	sub	sp, #20
 80119ea:	af00      	add	r7, sp, #0
 80119ec:	6078      	str	r0, [r7, #4]
 80119ee:	f107 001c 	add.w	r0, r7, #28
 80119f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80119f6:	2300      	movs	r3, #0
 80119f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80119fa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80119fc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80119fe:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8011a02:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8011a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8011a06:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8011a0a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011a0c:	68fa      	ldr	r2, [r7, #12]
 8011a0e:	4313      	orrs	r3, r2
 8011a10:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	685a      	ldr	r2, [r3, #4]
 8011a16:	4b07      	ldr	r3, [pc, #28]	; (8011a34 <SDMMC_Init+0x50>)
 8011a18:	4013      	ands	r3, r2
 8011a1a:	68fa      	ldr	r2, [r7, #12]
 8011a1c:	431a      	orrs	r2, r3
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011a22:	2300      	movs	r3, #0
}
 8011a24:	4618      	mov	r0, r3
 8011a26:	3714      	adds	r7, #20
 8011a28:	46bd      	mov	sp, r7
 8011a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2e:	b004      	add	sp, #16
 8011a30:	4770      	bx	lr
 8011a32:	bf00      	nop
 8011a34:	ffc02c00 	.word	0xffc02c00

08011a38 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011a38:	b480      	push	{r7}
 8011a3a:	b083      	sub	sp, #12
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011a46:	4618      	mov	r0, r3
 8011a48:	370c      	adds	r7, #12
 8011a4a:	46bd      	mov	sp, r7
 8011a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a50:	4770      	bx	lr

08011a52 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8011a52:	b480      	push	{r7}
 8011a54:	b083      	sub	sp, #12
 8011a56:	af00      	add	r7, sp, #0
 8011a58:	6078      	str	r0, [r7, #4]
 8011a5a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	681a      	ldr	r2, [r3, #0]
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011a66:	2300      	movs	r3, #0
}
 8011a68:	4618      	mov	r0, r3
 8011a6a:	370c      	adds	r7, #12
 8011a6c:	46bd      	mov	sp, r7
 8011a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a72:	4770      	bx	lr

08011a74 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8011a74:	b480      	push	{r7}
 8011a76:	b083      	sub	sp, #12
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	f043 0203 	orr.w	r2, r3, #3
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011a88:	2300      	movs	r3, #0
}
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	370c      	adds	r7, #12
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a94:	4770      	bx	lr

08011a96 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8011a96:	b480      	push	{r7}
 8011a98:	b083      	sub	sp, #12
 8011a9a:	af00      	add	r7, sp, #0
 8011a9c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	f003 0303 	and.w	r3, r3, #3
}
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	370c      	adds	r7, #12
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab0:	4770      	bx	lr
	...

08011ab4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8011ab4:	b480      	push	{r7}
 8011ab6:	b085      	sub	sp, #20
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
 8011abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8011ac2:	683b      	ldr	r3, [r7, #0]
 8011ac4:	681a      	ldr	r2, [r3, #0]
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011aca:	683b      	ldr	r3, [r7, #0]
 8011acc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011ad2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8011ad4:	683b      	ldr	r3, [r7, #0]
 8011ad6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8011ad8:	431a      	orrs	r2, r3
                       Command->CPSM);
 8011ada:	683b      	ldr	r3, [r7, #0]
 8011adc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8011ade:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8011ae0:	68fa      	ldr	r2, [r7, #12]
 8011ae2:	4313      	orrs	r3, r2
 8011ae4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	68da      	ldr	r2, [r3, #12]
 8011aea:	4b06      	ldr	r3, [pc, #24]	; (8011b04 <SDMMC_SendCommand+0x50>)
 8011aec:	4013      	ands	r3, r2
 8011aee:	68fa      	ldr	r2, [r7, #12]
 8011af0:	431a      	orrs	r2, r3
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8011af6:	2300      	movs	r3, #0
}
 8011af8:	4618      	mov	r0, r3
 8011afa:	3714      	adds	r7, #20
 8011afc:	46bd      	mov	sp, r7
 8011afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b02:	4770      	bx	lr
 8011b04:	fffee0c0 	.word	0xfffee0c0

08011b08 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8011b08:	b480      	push	{r7}
 8011b0a:	b083      	sub	sp, #12
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	691b      	ldr	r3, [r3, #16]
 8011b14:	b2db      	uxtb	r3, r3
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	370c      	adds	r7, #12
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b20:	4770      	bx	lr

08011b22 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8011b22:	b480      	push	{r7}
 8011b24:	b085      	sub	sp, #20
 8011b26:	af00      	add	r7, sp, #0
 8011b28:	6078      	str	r0, [r7, #4]
 8011b2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	3314      	adds	r3, #20
 8011b30:	461a      	mov	r2, r3
 8011b32:	683b      	ldr	r3, [r7, #0]
 8011b34:	4413      	add	r3, r2
 8011b36:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	681b      	ldr	r3, [r3, #0]
}
 8011b3c:	4618      	mov	r0, r3
 8011b3e:	3714      	adds	r7, #20
 8011b40:	46bd      	mov	sp, r7
 8011b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b46:	4770      	bx	lr

08011b48 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8011b48:	b480      	push	{r7}
 8011b4a:	b085      	sub	sp, #20
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011b52:	2300      	movs	r3, #0
 8011b54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8011b56:	683b      	ldr	r3, [r7, #0]
 8011b58:	681a      	ldr	r2, [r3, #0]
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	685a      	ldr	r2, [r3, #4]
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011b66:	683b      	ldr	r3, [r7, #0]
 8011b68:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011b6e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8011b74:	431a      	orrs	r2, r3
                       Data->DPSM);
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8011b7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8011b7c:	68fa      	ldr	r2, [r7, #12]
 8011b7e:	4313      	orrs	r3, r2
 8011b80:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b86:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	431a      	orrs	r2, r3
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8011b92:	2300      	movs	r3, #0

}
 8011b94:	4618      	mov	r0, r3
 8011b96:	3714      	adds	r7, #20
 8011b98:	46bd      	mov	sp, r7
 8011b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9e:	4770      	bx	lr

08011ba0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b088      	sub	sp, #32
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	6078      	str	r0, [r7, #4]
 8011ba8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8011baa:	683b      	ldr	r3, [r7, #0]
 8011bac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8011bae:	2310      	movs	r3, #16
 8011bb0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011bb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011bb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011bbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011bc0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011bc2:	f107 0308 	add.w	r3, r7, #8
 8011bc6:	4619      	mov	r1, r3
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	f7ff ff73 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8011bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8011bd2:	2110      	movs	r1, #16
 8011bd4:	6878      	ldr	r0, [r7, #4]
 8011bd6:	f000 fa5f 	bl	8012098 <SDMMC_GetCmdResp1>
 8011bda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011bdc:	69fb      	ldr	r3, [r7, #28]
}
 8011bde:	4618      	mov	r0, r3
 8011be0:	3720      	adds	r7, #32
 8011be2:	46bd      	mov	sp, r7
 8011be4:	bd80      	pop	{r7, pc}

08011be6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011be6:	b580      	push	{r7, lr}
 8011be8:	b088      	sub	sp, #32
 8011bea:	af00      	add	r7, sp, #0
 8011bec:	6078      	str	r0, [r7, #4]
 8011bee:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011bf0:	683b      	ldr	r3, [r7, #0]
 8011bf2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8011bf4:	2311      	movs	r3, #17
 8011bf6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011bf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011bfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011bfe:	2300      	movs	r3, #0
 8011c00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c08:	f107 0308 	add.w	r3, r7, #8
 8011c0c:	4619      	mov	r1, r3
 8011c0e:	6878      	ldr	r0, [r7, #4]
 8011c10:	f7ff ff50 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c18:	2111      	movs	r1, #17
 8011c1a:	6878      	ldr	r0, [r7, #4]
 8011c1c:	f000 fa3c 	bl	8012098 <SDMMC_GetCmdResp1>
 8011c20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c22:	69fb      	ldr	r3, [r7, #28]
}
 8011c24:	4618      	mov	r0, r3
 8011c26:	3720      	adds	r7, #32
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	bd80      	pop	{r7, pc}

08011c2c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8011c2c:	b580      	push	{r7, lr}
 8011c2e:	b088      	sub	sp, #32
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
 8011c34:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8011c36:	683b      	ldr	r3, [r7, #0]
 8011c38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8011c3a:	2312      	movs	r3, #18
 8011c3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c44:	2300      	movs	r3, #0
 8011c46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c4c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c4e:	f107 0308 	add.w	r3, r7, #8
 8011c52:	4619      	mov	r1, r3
 8011c54:	6878      	ldr	r0, [r7, #4]
 8011c56:	f7ff ff2d 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8011c5e:	2112      	movs	r1, #18
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f000 fa19 	bl	8012098 <SDMMC_GetCmdResp1>
 8011c66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011c68:	69fb      	ldr	r3, [r7, #28]
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3720      	adds	r7, #32
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}

08011c72 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011c72:	b580      	push	{r7, lr}
 8011c74:	b088      	sub	sp, #32
 8011c76:	af00      	add	r7, sp, #0
 8011c78:	6078      	str	r0, [r7, #4]
 8011c7a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8011c80:	2318      	movs	r3, #24
 8011c82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011c84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011c88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011c8a:	2300      	movs	r3, #0
 8011c8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011c8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011c92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011c94:	f107 0308 	add.w	r3, r7, #8
 8011c98:	4619      	mov	r1, r3
 8011c9a:	6878      	ldr	r0, [r7, #4]
 8011c9c:	f7ff ff0a 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8011ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ca4:	2118      	movs	r1, #24
 8011ca6:	6878      	ldr	r0, [r7, #4]
 8011ca8:	f000 f9f6 	bl	8012098 <SDMMC_GetCmdResp1>
 8011cac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cae:	69fb      	ldr	r3, [r7, #28]
}
 8011cb0:	4618      	mov	r0, r3
 8011cb2:	3720      	adds	r7, #32
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd80      	pop	{r7, pc}

08011cb8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	b088      	sub	sp, #32
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	6078      	str	r0, [r7, #4]
 8011cc0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8011cc2:	683b      	ldr	r3, [r7, #0]
 8011cc4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8011cc6:	2319      	movs	r3, #25
 8011cc8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011cca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011cce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011cd8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011cda:	f107 0308 	add.w	r3, r7, #8
 8011cde:	4619      	mov	r1, r3
 8011ce0:	6878      	ldr	r0, [r7, #4]
 8011ce2:	f7ff fee7 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8011ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8011cea:	2119      	movs	r1, #25
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f000 f9d3 	bl	8012098 <SDMMC_GetCmdResp1>
 8011cf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011cf4:	69fb      	ldr	r3, [r7, #28]
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	3720      	adds	r7, #32
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}
	...

08011d00 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b088      	sub	sp, #32
 8011d04:	af00      	add	r7, sp, #0
 8011d06:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8011d0c:	230c      	movs	r3, #12
 8011d0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011d14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011d16:	2300      	movs	r3, #0
 8011d18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011d1e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	68db      	ldr	r3, [r3, #12]
 8011d24:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	68db      	ldr	r3, [r3, #12]
 8011d30:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011d38:	f107 0308 	add.w	r3, r7, #8
 8011d3c:	4619      	mov	r1, r3
 8011d3e:	6878      	ldr	r0, [r7, #4]
 8011d40:	f7ff feb8 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8011d44:	4a0b      	ldr	r2, [pc, #44]	; (8011d74 <SDMMC_CmdStopTransfer+0x74>)
 8011d46:	210c      	movs	r1, #12
 8011d48:	6878      	ldr	r0, [r7, #4]
 8011d4a:	f000 f9a5 	bl	8012098 <SDMMC_GetCmdResp1>
 8011d4e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	68db      	ldr	r3, [r3, #12]
 8011d54:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8011d5c:	69fb      	ldr	r3, [r7, #28]
 8011d5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8011d62:	d101      	bne.n	8011d68 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8011d64:	2300      	movs	r3, #0
 8011d66:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8011d68:	69fb      	ldr	r3, [r7, #28]
}
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	3720      	adds	r7, #32
 8011d6e:	46bd      	mov	sp, r7
 8011d70:	bd80      	pop	{r7, pc}
 8011d72:	bf00      	nop
 8011d74:	05f5e100 	.word	0x05f5e100

08011d78 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b088      	sub	sp, #32
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]
 8011d80:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8011d82:	683b      	ldr	r3, [r7, #0]
 8011d84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8011d86:	2307      	movs	r3, #7
 8011d88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011d8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011d8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011d90:	2300      	movs	r3, #0
 8011d92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011d94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011d98:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011d9a:	f107 0308 	add.w	r3, r7, #8
 8011d9e:	4619      	mov	r1, r3
 8011da0:	6878      	ldr	r0, [r7, #4]
 8011da2:	f7ff fe87 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8011da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8011daa:	2107      	movs	r1, #7
 8011dac:	6878      	ldr	r0, [r7, #4]
 8011dae:	f000 f973 	bl	8012098 <SDMMC_GetCmdResp1>
 8011db2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011db4:	69fb      	ldr	r3, [r7, #28]
}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3720      	adds	r7, #32
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	bd80      	pop	{r7, pc}

08011dbe <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8011dbe:	b580      	push	{r7, lr}
 8011dc0:	b088      	sub	sp, #32
 8011dc2:	af00      	add	r7, sp, #0
 8011dc4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8011dca:	2300      	movs	r3, #0
 8011dcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011dd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011dda:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ddc:	f107 0308 	add.w	r3, r7, #8
 8011de0:	4619      	mov	r1, r3
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f7ff fe66 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f000 fb97 	bl	801251c <SDMMC_GetCmdError>
 8011dee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011df0:	69fb      	ldr	r3, [r7, #28]
}
 8011df2:	4618      	mov	r0, r3
 8011df4:	3720      	adds	r7, #32
 8011df6:	46bd      	mov	sp, r7
 8011df8:	bd80      	pop	{r7, pc}

08011dfa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8011dfa:	b580      	push	{r7, lr}
 8011dfc:	b088      	sub	sp, #32
 8011dfe:	af00      	add	r7, sp, #0
 8011e00:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8011e02:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8011e06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8011e08:	2308      	movs	r3, #8
 8011e0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011e0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011e10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011e12:	2300      	movs	r3, #0
 8011e14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011e16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011e1a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011e1c:	f107 0308 	add.w	r3, r7, #8
 8011e20:	4619      	mov	r1, r3
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f7ff fe46 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8011e28:	6878      	ldr	r0, [r7, #4]
 8011e2a:	f000 fb29 	bl	8012480 <SDMMC_GetCmdResp7>
 8011e2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e30:	69fb      	ldr	r3, [r7, #28]
}
 8011e32:	4618      	mov	r0, r3
 8011e34:	3720      	adds	r7, #32
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}

08011e3a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011e3a:	b580      	push	{r7, lr}
 8011e3c:	b088      	sub	sp, #32
 8011e3e:	af00      	add	r7, sp, #0
 8011e40:	6078      	str	r0, [r7, #4]
 8011e42:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8011e44:	683b      	ldr	r3, [r7, #0]
 8011e46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8011e48:	2337      	movs	r3, #55	; 0x37
 8011e4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011e4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011e50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011e52:	2300      	movs	r3, #0
 8011e54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011e56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011e5a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011e5c:	f107 0308 	add.w	r3, r7, #8
 8011e60:	4619      	mov	r1, r3
 8011e62:	6878      	ldr	r0, [r7, #4]
 8011e64:	f7ff fe26 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8011e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8011e6c:	2137      	movs	r1, #55	; 0x37
 8011e6e:	6878      	ldr	r0, [r7, #4]
 8011e70:	f000 f912 	bl	8012098 <SDMMC_GetCmdResp1>
 8011e74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011e76:	69fb      	ldr	r3, [r7, #28]
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	3720      	adds	r7, #32
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}

08011e80 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b088      	sub	sp, #32
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
 8011e88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8011e8e:	2329      	movs	r3, #41	; 0x29
 8011e90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011e92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011e96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011e98:	2300      	movs	r3, #0
 8011e9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011e9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ea0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ea2:	f107 0308 	add.w	r3, r7, #8
 8011ea6:	4619      	mov	r1, r3
 8011ea8:	6878      	ldr	r0, [r7, #4]
 8011eaa:	f7ff fe03 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8011eae:	6878      	ldr	r0, [r7, #4]
 8011eb0:	f000 fa2e 	bl	8012310 <SDMMC_GetCmdResp3>
 8011eb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011eb6:	69fb      	ldr	r3, [r7, #28]
}
 8011eb8:	4618      	mov	r0, r3
 8011eba:	3720      	adds	r7, #32
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	bd80      	pop	{r7, pc}

08011ec0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8011ec0:	b580      	push	{r7, lr}
 8011ec2:	b088      	sub	sp, #32
 8011ec4:	af00      	add	r7, sp, #0
 8011ec6:	6078      	str	r0, [r7, #4]
 8011ec8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8011eca:	683b      	ldr	r3, [r7, #0]
 8011ecc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8011ece:	2306      	movs	r3, #6
 8011ed0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011ed2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011ed6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011ed8:	2300      	movs	r3, #0
 8011eda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011edc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ee0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011ee2:	f107 0308 	add.w	r3, r7, #8
 8011ee6:	4619      	mov	r1, r3
 8011ee8:	6878      	ldr	r0, [r7, #4]
 8011eea:	f7ff fde3 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8011eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ef2:	2106      	movs	r1, #6
 8011ef4:	6878      	ldr	r0, [r7, #4]
 8011ef6:	f000 f8cf 	bl	8012098 <SDMMC_GetCmdResp1>
 8011efa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011efc:	69fb      	ldr	r3, [r7, #28]
}
 8011efe:	4618      	mov	r0, r3
 8011f00:	3720      	adds	r7, #32
 8011f02:	46bd      	mov	sp, r7
 8011f04:	bd80      	pop	{r7, pc}

08011f06 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8011f06:	b580      	push	{r7, lr}
 8011f08:	b088      	sub	sp, #32
 8011f0a:	af00      	add	r7, sp, #0
 8011f0c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8011f0e:	2300      	movs	r3, #0
 8011f10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8011f12:	2333      	movs	r3, #51	; 0x33
 8011f14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011f16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011f1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011f20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011f24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011f26:	f107 0308 	add.w	r3, r7, #8
 8011f2a:	4619      	mov	r1, r3
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f7ff fdc1 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8011f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8011f36:	2133      	movs	r1, #51	; 0x33
 8011f38:	6878      	ldr	r0, [r7, #4]
 8011f3a:	f000 f8ad 	bl	8012098 <SDMMC_GetCmdResp1>
 8011f3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f40:	69fb      	ldr	r3, [r7, #28]
}
 8011f42:	4618      	mov	r0, r3
 8011f44:	3720      	adds	r7, #32
 8011f46:	46bd      	mov	sp, r7
 8011f48:	bd80      	pop	{r7, pc}

08011f4a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8011f4a:	b580      	push	{r7, lr}
 8011f4c:	b088      	sub	sp, #32
 8011f4e:	af00      	add	r7, sp, #0
 8011f50:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8011f52:	2300      	movs	r3, #0
 8011f54:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8011f56:	2302      	movs	r3, #2
 8011f58:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011f5a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011f5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011f60:	2300      	movs	r3, #0
 8011f62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011f64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011f68:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011f6a:	f107 0308 	add.w	r3, r7, #8
 8011f6e:	4619      	mov	r1, r3
 8011f70:	6878      	ldr	r0, [r7, #4]
 8011f72:	f7ff fd9f 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011f76:	6878      	ldr	r0, [r7, #4]
 8011f78:	f000 f980 	bl	801227c <SDMMC_GetCmdResp2>
 8011f7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011f7e:	69fb      	ldr	r3, [r7, #28]
}
 8011f80:	4618      	mov	r0, r3
 8011f82:	3720      	adds	r7, #32
 8011f84:	46bd      	mov	sp, r7
 8011f86:	bd80      	pop	{r7, pc}

08011f88 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b088      	sub	sp, #32
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
 8011f90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8011f96:	2309      	movs	r3, #9
 8011f98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8011f9a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011f9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011fa8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011faa:	f107 0308 	add.w	r3, r7, #8
 8011fae:	4619      	mov	r1, r3
 8011fb0:	6878      	ldr	r0, [r7, #4]
 8011fb2:	f7ff fd7f 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8011fb6:	6878      	ldr	r0, [r7, #4]
 8011fb8:	f000 f960 	bl	801227c <SDMMC_GetCmdResp2>
 8011fbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8011fbe:	69fb      	ldr	r3, [r7, #28]
}
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	3720      	adds	r7, #32
 8011fc4:	46bd      	mov	sp, r7
 8011fc6:	bd80      	pop	{r7, pc}

08011fc8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b088      	sub	sp, #32
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]
 8011fd0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8011fd2:	2300      	movs	r3, #0
 8011fd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8011fd6:	2303      	movs	r3, #3
 8011fd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8011fda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011fde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8011fe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011fe8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8011fea:	f107 0308 	add.w	r3, r7, #8
 8011fee:	4619      	mov	r1, r3
 8011ff0:	6878      	ldr	r0, [r7, #4]
 8011ff2:	f7ff fd5f 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8011ff6:	683a      	ldr	r2, [r7, #0]
 8011ff8:	2103      	movs	r1, #3
 8011ffa:	6878      	ldr	r0, [r7, #4]
 8011ffc:	f000 f9c8 	bl	8012390 <SDMMC_GetCmdResp6>
 8012000:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012002:	69fb      	ldr	r3, [r7, #28]
}
 8012004:	4618      	mov	r0, r3
 8012006:	3720      	adds	r7, #32
 8012008:	46bd      	mov	sp, r7
 801200a:	bd80      	pop	{r7, pc}

0801200c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801200c:	b580      	push	{r7, lr}
 801200e:	b088      	sub	sp, #32
 8012010:	af00      	add	r7, sp, #0
 8012012:	6078      	str	r0, [r7, #4]
 8012014:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8012016:	683b      	ldr	r3, [r7, #0]
 8012018:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801201a:	230d      	movs	r3, #13
 801201c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801201e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012022:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012024:	2300      	movs	r3, #0
 8012026:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012028:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801202c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801202e:	f107 0308 	add.w	r3, r7, #8
 8012032:	4619      	mov	r1, r3
 8012034:	6878      	ldr	r0, [r7, #4]
 8012036:	f7ff fd3d 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801203a:	f241 3288 	movw	r2, #5000	; 0x1388
 801203e:	210d      	movs	r1, #13
 8012040:	6878      	ldr	r0, [r7, #4]
 8012042:	f000 f829 	bl	8012098 <SDMMC_GetCmdResp1>
 8012046:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012048:	69fb      	ldr	r3, [r7, #28]
}
 801204a:	4618      	mov	r0, r3
 801204c:	3720      	adds	r7, #32
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}

08012052 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8012052:	b580      	push	{r7, lr}
 8012054:	b088      	sub	sp, #32
 8012056:	af00      	add	r7, sp, #0
 8012058:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801205a:	2300      	movs	r3, #0
 801205c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801205e:	230d      	movs	r3, #13
 8012060:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012062:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012066:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012068:	2300      	movs	r3, #0
 801206a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801206c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012070:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012072:	f107 0308 	add.w	r3, r7, #8
 8012076:	4619      	mov	r1, r3
 8012078:	6878      	ldr	r0, [r7, #4]
 801207a:	f7ff fd1b 	bl	8011ab4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801207e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012082:	210d      	movs	r1, #13
 8012084:	6878      	ldr	r0, [r7, #4]
 8012086:	f000 f807 	bl	8012098 <SDMMC_GetCmdResp1>
 801208a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801208c:	69fb      	ldr	r3, [r7, #28]
}
 801208e:	4618      	mov	r0, r3
 8012090:	3720      	adds	r7, #32
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}
	...

08012098 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b088      	sub	sp, #32
 801209c:	af00      	add	r7, sp, #0
 801209e:	60f8      	str	r0, [r7, #12]
 80120a0:	460b      	mov	r3, r1
 80120a2:	607a      	str	r2, [r7, #4]
 80120a4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80120a6:	4b70      	ldr	r3, [pc, #448]	; (8012268 <SDMMC_GetCmdResp1+0x1d0>)
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	4a70      	ldr	r2, [pc, #448]	; (801226c <SDMMC_GetCmdResp1+0x1d4>)
 80120ac:	fba2 2303 	umull	r2, r3, r2, r3
 80120b0:	0a5a      	lsrs	r2, r3, #9
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	fb02 f303 	mul.w	r3, r2, r3
 80120b8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80120ba:	69fb      	ldr	r3, [r7, #28]
 80120bc:	1e5a      	subs	r2, r3, #1
 80120be:	61fa      	str	r2, [r7, #28]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d102      	bne.n	80120ca <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80120c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80120c8:	e0c9      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120ce:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80120d0:	69ba      	ldr	r2, [r7, #24]
 80120d2:	4b67      	ldr	r3, [pc, #412]	; (8012270 <SDMMC_GetCmdResp1+0x1d8>)
 80120d4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d0ef      	beq.n	80120ba <SDMMC_GetCmdResp1+0x22>
 80120da:	69bb      	ldr	r3, [r7, #24]
 80120dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d1ea      	bne.n	80120ba <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120e8:	f003 0304 	and.w	r3, r3, #4
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d004      	beq.n	80120fa <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	2204      	movs	r2, #4
 80120f4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80120f6:	2304      	movs	r3, #4
 80120f8:	e0b1      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120fe:	f003 0301 	and.w	r3, r3, #1
 8012102:	2b00      	cmp	r3, #0
 8012104:	d004      	beq.n	8012110 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	2201      	movs	r2, #1
 801210a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801210c:	2301      	movs	r3, #1
 801210e:	e0a6      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	4a58      	ldr	r2, [pc, #352]	; (8012274 <SDMMC_GetCmdResp1+0x1dc>)
 8012114:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8012116:	68f8      	ldr	r0, [r7, #12]
 8012118:	f7ff fcf6 	bl	8011b08 <SDMMC_GetCommandResponse>
 801211c:	4603      	mov	r3, r0
 801211e:	461a      	mov	r2, r3
 8012120:	7afb      	ldrb	r3, [r7, #11]
 8012122:	4293      	cmp	r3, r2
 8012124:	d001      	beq.n	801212a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012126:	2301      	movs	r3, #1
 8012128:	e099      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801212a:	2100      	movs	r1, #0
 801212c:	68f8      	ldr	r0, [r7, #12]
 801212e:	f7ff fcf8 	bl	8011b22 <SDMMC_GetResponse>
 8012132:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8012134:	697a      	ldr	r2, [r7, #20]
 8012136:	4b50      	ldr	r3, [pc, #320]	; (8012278 <SDMMC_GetCmdResp1+0x1e0>)
 8012138:	4013      	ands	r3, r2
 801213a:	2b00      	cmp	r3, #0
 801213c:	d101      	bne.n	8012142 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801213e:	2300      	movs	r3, #0
 8012140:	e08d      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8012142:	697b      	ldr	r3, [r7, #20]
 8012144:	2b00      	cmp	r3, #0
 8012146:	da02      	bge.n	801214e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8012148:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801214c:	e087      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801214e:	697b      	ldr	r3, [r7, #20]
 8012150:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012154:	2b00      	cmp	r3, #0
 8012156:	d001      	beq.n	801215c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8012158:	2340      	movs	r3, #64	; 0x40
 801215a:	e080      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8012162:	2b00      	cmp	r3, #0
 8012164:	d001      	beq.n	801216a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8012166:	2380      	movs	r3, #128	; 0x80
 8012168:	e079      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 801216a:	697b      	ldr	r3, [r7, #20]
 801216c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012170:	2b00      	cmp	r3, #0
 8012172:	d002      	beq.n	801217a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8012174:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012178:	e071      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 801217a:	697b      	ldr	r3, [r7, #20]
 801217c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012180:	2b00      	cmp	r3, #0
 8012182:	d002      	beq.n	801218a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8012184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012188:	e069      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 801218a:	697b      	ldr	r3, [r7, #20]
 801218c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012190:	2b00      	cmp	r3, #0
 8012192:	d002      	beq.n	801219a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8012194:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012198:	e061      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 801219a:	697b      	ldr	r3, [r7, #20]
 801219c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d002      	beq.n	80121aa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80121a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80121a8:	e059      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80121aa:	697b      	ldr	r3, [r7, #20]
 80121ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d002      	beq.n	80121ba <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80121b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121b8:	e051      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80121ba:	697b      	ldr	r3, [r7, #20]
 80121bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d002      	beq.n	80121ca <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80121c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80121c8:	e049      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80121ca:	697b      	ldr	r3, [r7, #20]
 80121cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d002      	beq.n	80121da <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80121d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80121d8:	e041      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80121da:	697b      	ldr	r3, [r7, #20]
 80121dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d002      	beq.n	80121ea <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80121e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80121e8:	e039      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80121ea:	697b      	ldr	r3, [r7, #20]
 80121ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d002      	beq.n	80121fa <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80121f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80121f8:	e031      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80121fa:	697b      	ldr	r3, [r7, #20]
 80121fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012200:	2b00      	cmp	r3, #0
 8012202:	d002      	beq.n	801220a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8012204:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012208:	e029      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801220a:	697b      	ldr	r3, [r7, #20]
 801220c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012210:	2b00      	cmp	r3, #0
 8012212:	d002      	beq.n	801221a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8012214:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012218:	e021      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801221a:	697b      	ldr	r3, [r7, #20]
 801221c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012220:	2b00      	cmp	r3, #0
 8012222:	d002      	beq.n	801222a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8012224:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012228:	e019      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801222a:	697b      	ldr	r3, [r7, #20]
 801222c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012230:	2b00      	cmp	r3, #0
 8012232:	d002      	beq.n	801223a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8012234:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012238:	e011      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801223a:	697b      	ldr	r3, [r7, #20]
 801223c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012240:	2b00      	cmp	r3, #0
 8012242:	d002      	beq.n	801224a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8012244:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8012248:	e009      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801224a:	697b      	ldr	r3, [r7, #20]
 801224c:	f003 0308 	and.w	r3, r3, #8
 8012250:	2b00      	cmp	r3, #0
 8012252:	d002      	beq.n	801225a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8012254:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8012258:	e001      	b.n	801225e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801225a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801225e:	4618      	mov	r0, r3
 8012260:	3720      	adds	r7, #32
 8012262:	46bd      	mov	sp, r7
 8012264:	bd80      	pop	{r7, pc}
 8012266:	bf00      	nop
 8012268:	24000000 	.word	0x24000000
 801226c:	10624dd3 	.word	0x10624dd3
 8012270:	00200045 	.word	0x00200045
 8012274:	002000c5 	.word	0x002000c5
 8012278:	fdffe008 	.word	0xfdffe008

0801227c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 801227c:	b480      	push	{r7}
 801227e:	b085      	sub	sp, #20
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012284:	4b1f      	ldr	r3, [pc, #124]	; (8012304 <SDMMC_GetCmdResp2+0x88>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	4a1f      	ldr	r2, [pc, #124]	; (8012308 <SDMMC_GetCmdResp2+0x8c>)
 801228a:	fba2 2303 	umull	r2, r3, r2, r3
 801228e:	0a5b      	lsrs	r3, r3, #9
 8012290:	f241 3288 	movw	r2, #5000	; 0x1388
 8012294:	fb02 f303 	mul.w	r3, r2, r3
 8012298:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	1e5a      	subs	r2, r3, #1
 801229e:	60fa      	str	r2, [r7, #12]
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d102      	bne.n	80122aa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80122a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80122a8:	e026      	b.n	80122f8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122ae:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80122b0:	68bb      	ldr	r3, [r7, #8]
 80122b2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d0ef      	beq.n	801229a <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d1ea      	bne.n	801229a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122c8:	f003 0304 	and.w	r3, r3, #4
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d004      	beq.n	80122da <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	2204      	movs	r2, #4
 80122d4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80122d6:	2304      	movs	r3, #4
 80122d8:	e00e      	b.n	80122f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80122de:	f003 0301 	and.w	r3, r3, #1
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d004      	beq.n	80122f0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	2201      	movs	r2, #1
 80122ea:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80122ec:	2301      	movs	r3, #1
 80122ee:	e003      	b.n	80122f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	4a06      	ldr	r2, [pc, #24]	; (801230c <SDMMC_GetCmdResp2+0x90>)
 80122f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80122f6:	2300      	movs	r3, #0
}
 80122f8:	4618      	mov	r0, r3
 80122fa:	3714      	adds	r7, #20
 80122fc:	46bd      	mov	sp, r7
 80122fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012302:	4770      	bx	lr
 8012304:	24000000 	.word	0x24000000
 8012308:	10624dd3 	.word	0x10624dd3
 801230c:	002000c5 	.word	0x002000c5

08012310 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8012310:	b480      	push	{r7}
 8012312:	b085      	sub	sp, #20
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012318:	4b1a      	ldr	r3, [pc, #104]	; (8012384 <SDMMC_GetCmdResp3+0x74>)
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	4a1a      	ldr	r2, [pc, #104]	; (8012388 <SDMMC_GetCmdResp3+0x78>)
 801231e:	fba2 2303 	umull	r2, r3, r2, r3
 8012322:	0a5b      	lsrs	r3, r3, #9
 8012324:	f241 3288 	movw	r2, #5000	; 0x1388
 8012328:	fb02 f303 	mul.w	r3, r2, r3
 801232c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	1e5a      	subs	r2, r3, #1
 8012332:	60fa      	str	r2, [r7, #12]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d102      	bne.n	801233e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012338:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801233c:	e01b      	b.n	8012376 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012342:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801234a:	2b00      	cmp	r3, #0
 801234c:	d0ef      	beq.n	801232e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801234e:	68bb      	ldr	r3, [r7, #8]
 8012350:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012354:	2b00      	cmp	r3, #0
 8012356:	d1ea      	bne.n	801232e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801235c:	f003 0304 	and.w	r3, r3, #4
 8012360:	2b00      	cmp	r3, #0
 8012362:	d004      	beq.n	801236e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	2204      	movs	r2, #4
 8012368:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801236a:	2304      	movs	r3, #4
 801236c:	e003      	b.n	8012376 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	4a06      	ldr	r2, [pc, #24]	; (801238c <SDMMC_GetCmdResp3+0x7c>)
 8012372:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012374:	2300      	movs	r3, #0
}
 8012376:	4618      	mov	r0, r3
 8012378:	3714      	adds	r7, #20
 801237a:	46bd      	mov	sp, r7
 801237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012380:	4770      	bx	lr
 8012382:	bf00      	nop
 8012384:	24000000 	.word	0x24000000
 8012388:	10624dd3 	.word	0x10624dd3
 801238c:	002000c5 	.word	0x002000c5

08012390 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8012390:	b580      	push	{r7, lr}
 8012392:	b088      	sub	sp, #32
 8012394:	af00      	add	r7, sp, #0
 8012396:	60f8      	str	r0, [r7, #12]
 8012398:	460b      	mov	r3, r1
 801239a:	607a      	str	r2, [r7, #4]
 801239c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801239e:	4b35      	ldr	r3, [pc, #212]	; (8012474 <SDMMC_GetCmdResp6+0xe4>)
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	4a35      	ldr	r2, [pc, #212]	; (8012478 <SDMMC_GetCmdResp6+0xe8>)
 80123a4:	fba2 2303 	umull	r2, r3, r2, r3
 80123a8:	0a5b      	lsrs	r3, r3, #9
 80123aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80123ae:	fb02 f303 	mul.w	r3, r2, r3
 80123b2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80123b4:	69fb      	ldr	r3, [r7, #28]
 80123b6:	1e5a      	subs	r2, r3, #1
 80123b8:	61fa      	str	r2, [r7, #28]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d102      	bne.n	80123c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80123be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80123c2:	e052      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123c8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80123ca:	69bb      	ldr	r3, [r7, #24]
 80123cc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d0ef      	beq.n	80123b4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80123d4:	69bb      	ldr	r3, [r7, #24]
 80123d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d1ea      	bne.n	80123b4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123e2:	f003 0304 	and.w	r3, r3, #4
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d004      	beq.n	80123f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	2204      	movs	r2, #4
 80123ee:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80123f0:	2304      	movs	r3, #4
 80123f2:	e03a      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80123f8:	f003 0301 	and.w	r3, r3, #1
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d004      	beq.n	801240a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012400:	68fb      	ldr	r3, [r7, #12]
 8012402:	2201      	movs	r2, #1
 8012404:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012406:	2301      	movs	r3, #1
 8012408:	e02f      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801240a:	68f8      	ldr	r0, [r7, #12]
 801240c:	f7ff fb7c 	bl	8011b08 <SDMMC_GetCommandResponse>
 8012410:	4603      	mov	r3, r0
 8012412:	461a      	mov	r2, r3
 8012414:	7afb      	ldrb	r3, [r7, #11]
 8012416:	4293      	cmp	r3, r2
 8012418:	d001      	beq.n	801241e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801241a:	2301      	movs	r3, #1
 801241c:	e025      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	4a16      	ldr	r2, [pc, #88]	; (801247c <SDMMC_GetCmdResp6+0xec>)
 8012422:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012424:	2100      	movs	r1, #0
 8012426:	68f8      	ldr	r0, [r7, #12]
 8012428:	f7ff fb7b 	bl	8011b22 <SDMMC_GetResponse>
 801242c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 801242e:	697b      	ldr	r3, [r7, #20]
 8012430:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8012434:	2b00      	cmp	r3, #0
 8012436:	d106      	bne.n	8012446 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8012438:	697b      	ldr	r3, [r7, #20]
 801243a:	0c1b      	lsrs	r3, r3, #16
 801243c:	b29a      	uxth	r2, r3
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8012442:	2300      	movs	r3, #0
 8012444:	e011      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8012446:	697b      	ldr	r3, [r7, #20]
 8012448:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801244c:	2b00      	cmp	r3, #0
 801244e:	d002      	beq.n	8012456 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8012450:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012454:	e009      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8012456:	697b      	ldr	r3, [r7, #20]
 8012458:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801245c:	2b00      	cmp	r3, #0
 801245e:	d002      	beq.n	8012466 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8012460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012464:	e001      	b.n	801246a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012466:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 801246a:	4618      	mov	r0, r3
 801246c:	3720      	adds	r7, #32
 801246e:	46bd      	mov	sp, r7
 8012470:	bd80      	pop	{r7, pc}
 8012472:	bf00      	nop
 8012474:	24000000 	.word	0x24000000
 8012478:	10624dd3 	.word	0x10624dd3
 801247c:	002000c5 	.word	0x002000c5

08012480 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8012480:	b480      	push	{r7}
 8012482:	b085      	sub	sp, #20
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012488:	4b22      	ldr	r3, [pc, #136]	; (8012514 <SDMMC_GetCmdResp7+0x94>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	4a22      	ldr	r2, [pc, #136]	; (8012518 <SDMMC_GetCmdResp7+0x98>)
 801248e:	fba2 2303 	umull	r2, r3, r2, r3
 8012492:	0a5b      	lsrs	r3, r3, #9
 8012494:	f241 3288 	movw	r2, #5000	; 0x1388
 8012498:	fb02 f303 	mul.w	r3, r2, r3
 801249c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	1e5a      	subs	r2, r3, #1
 80124a2:	60fa      	str	r2, [r7, #12]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d102      	bne.n	80124ae <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80124a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80124ac:	e02c      	b.n	8012508 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124b2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80124b4:	68bb      	ldr	r3, [r7, #8]
 80124b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d0ef      	beq.n	801249e <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80124be:	68bb      	ldr	r3, [r7, #8]
 80124c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d1ea      	bne.n	801249e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124cc:	f003 0304 	and.w	r3, r3, #4
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d004      	beq.n	80124de <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	2204      	movs	r2, #4
 80124d8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80124da:	2304      	movs	r3, #4
 80124dc:	e014      	b.n	8012508 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124e2:	f003 0301 	and.w	r3, r3, #1
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d004      	beq.n	80124f4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	2201      	movs	r2, #1
 80124ee:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80124f0:	2301      	movs	r3, #1
 80124f2:	e009      	b.n	8012508 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80124f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d002      	beq.n	8012506 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	2240      	movs	r2, #64	; 0x40
 8012504:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012506:	2300      	movs	r3, #0

}
 8012508:	4618      	mov	r0, r3
 801250a:	3714      	adds	r7, #20
 801250c:	46bd      	mov	sp, r7
 801250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012512:	4770      	bx	lr
 8012514:	24000000 	.word	0x24000000
 8012518:	10624dd3 	.word	0x10624dd3

0801251c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 801251c:	b480      	push	{r7}
 801251e:	b085      	sub	sp, #20
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012524:	4b11      	ldr	r3, [pc, #68]	; (801256c <SDMMC_GetCmdError+0x50>)
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	4a11      	ldr	r2, [pc, #68]	; (8012570 <SDMMC_GetCmdError+0x54>)
 801252a:	fba2 2303 	umull	r2, r3, r2, r3
 801252e:	0a5b      	lsrs	r3, r3, #9
 8012530:	f241 3288 	movw	r2, #5000	; 0x1388
 8012534:	fb02 f303 	mul.w	r3, r2, r3
 8012538:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	1e5a      	subs	r2, r3, #1
 801253e:	60fa      	str	r2, [r7, #12]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d102      	bne.n	801254a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012544:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012548:	e009      	b.n	801255e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801254e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012552:	2b00      	cmp	r3, #0
 8012554:	d0f1      	beq.n	801253a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	4a06      	ldr	r2, [pc, #24]	; (8012574 <SDMMC_GetCmdError+0x58>)
 801255a:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 801255c:	2300      	movs	r3, #0
}
 801255e:	4618      	mov	r0, r3
 8012560:	3714      	adds	r7, #20
 8012562:	46bd      	mov	sp, r7
 8012564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012568:	4770      	bx	lr
 801256a:	bf00      	nop
 801256c:	24000000 	.word	0x24000000
 8012570:	10624dd3 	.word	0x10624dd3
 8012574:	002000c5 	.word	0x002000c5

08012578 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012578:	b084      	sub	sp, #16
 801257a:	b580      	push	{r7, lr}
 801257c:	b084      	sub	sp, #16
 801257e:	af00      	add	r7, sp, #0
 8012580:	6078      	str	r0, [r7, #4]
 8012582:	f107 001c 	add.w	r0, r7, #28
 8012586:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801258a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801258c:	2b01      	cmp	r3, #1
 801258e:	d120      	bne.n	80125d2 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012594:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	68da      	ldr	r2, [r3, #12]
 80125a0:	4b2a      	ldr	r3, [pc, #168]	; (801264c <USB_CoreInit+0xd4>)
 80125a2:	4013      	ands	r3, r2
 80125a4:	687a      	ldr	r2, [r7, #4]
 80125a6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	68db      	ldr	r3, [r3, #12]
 80125ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80125b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80125b6:	2b01      	cmp	r3, #1
 80125b8:	d105      	bne.n	80125c6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	68db      	ldr	r3, [r3, #12]
 80125be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80125c6:	6878      	ldr	r0, [r7, #4]
 80125c8:	f001 faf8 	bl	8013bbc <USB_CoreReset>
 80125cc:	4603      	mov	r3, r0
 80125ce:	73fb      	strb	r3, [r7, #15]
 80125d0:	e01a      	b.n	8012608 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	68db      	ldr	r3, [r3, #12]
 80125d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80125de:	6878      	ldr	r0, [r7, #4]
 80125e0:	f001 faec 	bl	8013bbc <USB_CoreReset>
 80125e4:	4603      	mov	r3, r0
 80125e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80125e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d106      	bne.n	80125fc <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80125f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	639a      	str	r2, [r3, #56]	; 0x38
 80125fa:	e005      	b.n	8012608 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012600:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8012608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801260a:	2b01      	cmp	r3, #1
 801260c:	d116      	bne.n	801263c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012612:	b29a      	uxth	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801261c:	4b0c      	ldr	r3, [pc, #48]	; (8012650 <USB_CoreInit+0xd8>)
 801261e:	4313      	orrs	r3, r2
 8012620:	687a      	ldr	r2, [r7, #4]
 8012622:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	689b      	ldr	r3, [r3, #8]
 8012628:	f043 0206 	orr.w	r2, r3, #6
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	689b      	ldr	r3, [r3, #8]
 8012634:	f043 0220 	orr.w	r2, r3, #32
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801263c:	7bfb      	ldrb	r3, [r7, #15]
}
 801263e:	4618      	mov	r0, r3
 8012640:	3710      	adds	r7, #16
 8012642:	46bd      	mov	sp, r7
 8012644:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012648:	b004      	add	sp, #16
 801264a:	4770      	bx	lr
 801264c:	ffbdffbf 	.word	0xffbdffbf
 8012650:	03ee0000 	.word	0x03ee0000

08012654 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012654:	b480      	push	{r7}
 8012656:	b087      	sub	sp, #28
 8012658:	af00      	add	r7, sp, #0
 801265a:	60f8      	str	r0, [r7, #12]
 801265c:	60b9      	str	r1, [r7, #8]
 801265e:	4613      	mov	r3, r2
 8012660:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012662:	79fb      	ldrb	r3, [r7, #7]
 8012664:	2b02      	cmp	r3, #2
 8012666:	d165      	bne.n	8012734 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012668:	68bb      	ldr	r3, [r7, #8]
 801266a:	4a41      	ldr	r2, [pc, #260]	; (8012770 <USB_SetTurnaroundTime+0x11c>)
 801266c:	4293      	cmp	r3, r2
 801266e:	d906      	bls.n	801267e <USB_SetTurnaroundTime+0x2a>
 8012670:	68bb      	ldr	r3, [r7, #8]
 8012672:	4a40      	ldr	r2, [pc, #256]	; (8012774 <USB_SetTurnaroundTime+0x120>)
 8012674:	4293      	cmp	r3, r2
 8012676:	d202      	bcs.n	801267e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012678:	230f      	movs	r3, #15
 801267a:	617b      	str	r3, [r7, #20]
 801267c:	e062      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801267e:	68bb      	ldr	r3, [r7, #8]
 8012680:	4a3c      	ldr	r2, [pc, #240]	; (8012774 <USB_SetTurnaroundTime+0x120>)
 8012682:	4293      	cmp	r3, r2
 8012684:	d306      	bcc.n	8012694 <USB_SetTurnaroundTime+0x40>
 8012686:	68bb      	ldr	r3, [r7, #8]
 8012688:	4a3b      	ldr	r2, [pc, #236]	; (8012778 <USB_SetTurnaroundTime+0x124>)
 801268a:	4293      	cmp	r3, r2
 801268c:	d202      	bcs.n	8012694 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801268e:	230e      	movs	r3, #14
 8012690:	617b      	str	r3, [r7, #20]
 8012692:	e057      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8012694:	68bb      	ldr	r3, [r7, #8]
 8012696:	4a38      	ldr	r2, [pc, #224]	; (8012778 <USB_SetTurnaroundTime+0x124>)
 8012698:	4293      	cmp	r3, r2
 801269a:	d306      	bcc.n	80126aa <USB_SetTurnaroundTime+0x56>
 801269c:	68bb      	ldr	r3, [r7, #8]
 801269e:	4a37      	ldr	r2, [pc, #220]	; (801277c <USB_SetTurnaroundTime+0x128>)
 80126a0:	4293      	cmp	r3, r2
 80126a2:	d202      	bcs.n	80126aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80126a4:	230d      	movs	r3, #13
 80126a6:	617b      	str	r3, [r7, #20]
 80126a8:	e04c      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80126aa:	68bb      	ldr	r3, [r7, #8]
 80126ac:	4a33      	ldr	r2, [pc, #204]	; (801277c <USB_SetTurnaroundTime+0x128>)
 80126ae:	4293      	cmp	r3, r2
 80126b0:	d306      	bcc.n	80126c0 <USB_SetTurnaroundTime+0x6c>
 80126b2:	68bb      	ldr	r3, [r7, #8]
 80126b4:	4a32      	ldr	r2, [pc, #200]	; (8012780 <USB_SetTurnaroundTime+0x12c>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	d802      	bhi.n	80126c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80126ba:	230c      	movs	r3, #12
 80126bc:	617b      	str	r3, [r7, #20]
 80126be:	e041      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80126c0:	68bb      	ldr	r3, [r7, #8]
 80126c2:	4a2f      	ldr	r2, [pc, #188]	; (8012780 <USB_SetTurnaroundTime+0x12c>)
 80126c4:	4293      	cmp	r3, r2
 80126c6:	d906      	bls.n	80126d6 <USB_SetTurnaroundTime+0x82>
 80126c8:	68bb      	ldr	r3, [r7, #8]
 80126ca:	4a2e      	ldr	r2, [pc, #184]	; (8012784 <USB_SetTurnaroundTime+0x130>)
 80126cc:	4293      	cmp	r3, r2
 80126ce:	d802      	bhi.n	80126d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80126d0:	230b      	movs	r3, #11
 80126d2:	617b      	str	r3, [r7, #20]
 80126d4:	e036      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80126d6:	68bb      	ldr	r3, [r7, #8]
 80126d8:	4a2a      	ldr	r2, [pc, #168]	; (8012784 <USB_SetTurnaroundTime+0x130>)
 80126da:	4293      	cmp	r3, r2
 80126dc:	d906      	bls.n	80126ec <USB_SetTurnaroundTime+0x98>
 80126de:	68bb      	ldr	r3, [r7, #8]
 80126e0:	4a29      	ldr	r2, [pc, #164]	; (8012788 <USB_SetTurnaroundTime+0x134>)
 80126e2:	4293      	cmp	r3, r2
 80126e4:	d802      	bhi.n	80126ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80126e6:	230a      	movs	r3, #10
 80126e8:	617b      	str	r3, [r7, #20]
 80126ea:	e02b      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80126ec:	68bb      	ldr	r3, [r7, #8]
 80126ee:	4a26      	ldr	r2, [pc, #152]	; (8012788 <USB_SetTurnaroundTime+0x134>)
 80126f0:	4293      	cmp	r3, r2
 80126f2:	d906      	bls.n	8012702 <USB_SetTurnaroundTime+0xae>
 80126f4:	68bb      	ldr	r3, [r7, #8]
 80126f6:	4a25      	ldr	r2, [pc, #148]	; (801278c <USB_SetTurnaroundTime+0x138>)
 80126f8:	4293      	cmp	r3, r2
 80126fa:	d202      	bcs.n	8012702 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80126fc:	2309      	movs	r3, #9
 80126fe:	617b      	str	r3, [r7, #20]
 8012700:	e020      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012702:	68bb      	ldr	r3, [r7, #8]
 8012704:	4a21      	ldr	r2, [pc, #132]	; (801278c <USB_SetTurnaroundTime+0x138>)
 8012706:	4293      	cmp	r3, r2
 8012708:	d306      	bcc.n	8012718 <USB_SetTurnaroundTime+0xc4>
 801270a:	68bb      	ldr	r3, [r7, #8]
 801270c:	4a20      	ldr	r2, [pc, #128]	; (8012790 <USB_SetTurnaroundTime+0x13c>)
 801270e:	4293      	cmp	r3, r2
 8012710:	d802      	bhi.n	8012718 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012712:	2308      	movs	r3, #8
 8012714:	617b      	str	r3, [r7, #20]
 8012716:	e015      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012718:	68bb      	ldr	r3, [r7, #8]
 801271a:	4a1d      	ldr	r2, [pc, #116]	; (8012790 <USB_SetTurnaroundTime+0x13c>)
 801271c:	4293      	cmp	r3, r2
 801271e:	d906      	bls.n	801272e <USB_SetTurnaroundTime+0xda>
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	4a1c      	ldr	r2, [pc, #112]	; (8012794 <USB_SetTurnaroundTime+0x140>)
 8012724:	4293      	cmp	r3, r2
 8012726:	d202      	bcs.n	801272e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012728:	2307      	movs	r3, #7
 801272a:	617b      	str	r3, [r7, #20]
 801272c:	e00a      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801272e:	2306      	movs	r3, #6
 8012730:	617b      	str	r3, [r7, #20]
 8012732:	e007      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8012734:	79fb      	ldrb	r3, [r7, #7]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d102      	bne.n	8012740 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801273a:	2309      	movs	r3, #9
 801273c:	617b      	str	r3, [r7, #20]
 801273e:	e001      	b.n	8012744 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012740:	2309      	movs	r3, #9
 8012742:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	68db      	ldr	r3, [r3, #12]
 8012748:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	68da      	ldr	r2, [r3, #12]
 8012754:	697b      	ldr	r3, [r7, #20]
 8012756:	029b      	lsls	r3, r3, #10
 8012758:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 801275c:	431a      	orrs	r2, r3
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012762:	2300      	movs	r3, #0
}
 8012764:	4618      	mov	r0, r3
 8012766:	371c      	adds	r7, #28
 8012768:	46bd      	mov	sp, r7
 801276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276e:	4770      	bx	lr
 8012770:	00d8acbf 	.word	0x00d8acbf
 8012774:	00e4e1c0 	.word	0x00e4e1c0
 8012778:	00f42400 	.word	0x00f42400
 801277c:	01067380 	.word	0x01067380
 8012780:	011a499f 	.word	0x011a499f
 8012784:	01312cff 	.word	0x01312cff
 8012788:	014ca43f 	.word	0x014ca43f
 801278c:	016e3600 	.word	0x016e3600
 8012790:	01a6ab1f 	.word	0x01a6ab1f
 8012794:	01e84800 	.word	0x01e84800

08012798 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012798:	b480      	push	{r7}
 801279a:	b083      	sub	sp, #12
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	689b      	ldr	r3, [r3, #8]
 80127a4:	f043 0201 	orr.w	r2, r3, #1
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80127ac:	2300      	movs	r3, #0
}
 80127ae:	4618      	mov	r0, r3
 80127b0:	370c      	adds	r7, #12
 80127b2:	46bd      	mov	sp, r7
 80127b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b8:	4770      	bx	lr

080127ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80127ba:	b480      	push	{r7}
 80127bc:	b083      	sub	sp, #12
 80127be:	af00      	add	r7, sp, #0
 80127c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	689b      	ldr	r3, [r3, #8]
 80127c6:	f023 0201 	bic.w	r2, r3, #1
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80127ce:	2300      	movs	r3, #0
}
 80127d0:	4618      	mov	r0, r3
 80127d2:	370c      	adds	r7, #12
 80127d4:	46bd      	mov	sp, r7
 80127d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127da:	4770      	bx	lr

080127dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80127dc:	b580      	push	{r7, lr}
 80127de:	b084      	sub	sp, #16
 80127e0:	af00      	add	r7, sp, #0
 80127e2:	6078      	str	r0, [r7, #4]
 80127e4:	460b      	mov	r3, r1
 80127e6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80127e8:	2300      	movs	r3, #0
 80127ea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	68db      	ldr	r3, [r3, #12]
 80127f0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80127f8:	78fb      	ldrb	r3, [r7, #3]
 80127fa:	2b01      	cmp	r3, #1
 80127fc:	d115      	bne.n	801282a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	68db      	ldr	r3, [r3, #12]
 8012802:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801280a:	2001      	movs	r0, #1
 801280c:	f7f0 febe 	bl	800358c <HAL_Delay>
      ms++;
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	3301      	adds	r3, #1
 8012814:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8012816:	6878      	ldr	r0, [r7, #4]
 8012818:	f001 f93f 	bl	8013a9a <USB_GetMode>
 801281c:	4603      	mov	r3, r0
 801281e:	2b01      	cmp	r3, #1
 8012820:	d01e      	beq.n	8012860 <USB_SetCurrentMode+0x84>
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	2b31      	cmp	r3, #49	; 0x31
 8012826:	d9f0      	bls.n	801280a <USB_SetCurrentMode+0x2e>
 8012828:	e01a      	b.n	8012860 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801282a:	78fb      	ldrb	r3, [r7, #3]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d115      	bne.n	801285c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	68db      	ldr	r3, [r3, #12]
 8012834:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801283c:	2001      	movs	r0, #1
 801283e:	f7f0 fea5 	bl	800358c <HAL_Delay>
      ms++;
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	3301      	adds	r3, #1
 8012846:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012848:	6878      	ldr	r0, [r7, #4]
 801284a:	f001 f926 	bl	8013a9a <USB_GetMode>
 801284e:	4603      	mov	r3, r0
 8012850:	2b00      	cmp	r3, #0
 8012852:	d005      	beq.n	8012860 <USB_SetCurrentMode+0x84>
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	2b31      	cmp	r3, #49	; 0x31
 8012858:	d9f0      	bls.n	801283c <USB_SetCurrentMode+0x60>
 801285a:	e001      	b.n	8012860 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801285c:	2301      	movs	r3, #1
 801285e:	e005      	b.n	801286c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	2b32      	cmp	r3, #50	; 0x32
 8012864:	d101      	bne.n	801286a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012866:	2301      	movs	r3, #1
 8012868:	e000      	b.n	801286c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801286a:	2300      	movs	r3, #0
}
 801286c:	4618      	mov	r0, r3
 801286e:	3710      	adds	r7, #16
 8012870:	46bd      	mov	sp, r7
 8012872:	bd80      	pop	{r7, pc}

08012874 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012874:	b084      	sub	sp, #16
 8012876:	b580      	push	{r7, lr}
 8012878:	b086      	sub	sp, #24
 801287a:	af00      	add	r7, sp, #0
 801287c:	6078      	str	r0, [r7, #4]
 801287e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012882:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012886:	2300      	movs	r3, #0
 8012888:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801288e:	2300      	movs	r3, #0
 8012890:	613b      	str	r3, [r7, #16]
 8012892:	e009      	b.n	80128a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012894:	687a      	ldr	r2, [r7, #4]
 8012896:	693b      	ldr	r3, [r7, #16]
 8012898:	3340      	adds	r3, #64	; 0x40
 801289a:	009b      	lsls	r3, r3, #2
 801289c:	4413      	add	r3, r2
 801289e:	2200      	movs	r2, #0
 80128a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80128a2:	693b      	ldr	r3, [r7, #16]
 80128a4:	3301      	adds	r3, #1
 80128a6:	613b      	str	r3, [r7, #16]
 80128a8:	693b      	ldr	r3, [r7, #16]
 80128aa:	2b0e      	cmp	r3, #14
 80128ac:	d9f2      	bls.n	8012894 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80128ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d11c      	bne.n	80128ee <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80128ba:	685b      	ldr	r3, [r3, #4]
 80128bc:	68fa      	ldr	r2, [r7, #12]
 80128be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80128c2:	f043 0302 	orr.w	r3, r3, #2
 80128c6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128cc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	601a      	str	r2, [r3, #0]
 80128ec:	e005      	b.n	80128fa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128f2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012900:	461a      	mov	r2, r3
 8012902:	2300      	movs	r3, #0
 8012904:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8012906:	68fb      	ldr	r3, [r7, #12]
 8012908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801290c:	4619      	mov	r1, r3
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012914:	461a      	mov	r2, r3
 8012916:	680b      	ldr	r3, [r1, #0]
 8012918:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801291a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801291c:	2b01      	cmp	r3, #1
 801291e:	d10c      	bne.n	801293a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8012920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012922:	2b00      	cmp	r3, #0
 8012924:	d104      	bne.n	8012930 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8012926:	2100      	movs	r1, #0
 8012928:	6878      	ldr	r0, [r7, #4]
 801292a:	f000 f965 	bl	8012bf8 <USB_SetDevSpeed>
 801292e:	e008      	b.n	8012942 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8012930:	2101      	movs	r1, #1
 8012932:	6878      	ldr	r0, [r7, #4]
 8012934:	f000 f960 	bl	8012bf8 <USB_SetDevSpeed>
 8012938:	e003      	b.n	8012942 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801293a:	2103      	movs	r1, #3
 801293c:	6878      	ldr	r0, [r7, #4]
 801293e:	f000 f95b 	bl	8012bf8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012942:	2110      	movs	r1, #16
 8012944:	6878      	ldr	r0, [r7, #4]
 8012946:	f000 f8f3 	bl	8012b30 <USB_FlushTxFifo>
 801294a:	4603      	mov	r3, r0
 801294c:	2b00      	cmp	r3, #0
 801294e:	d001      	beq.n	8012954 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8012950:	2301      	movs	r3, #1
 8012952:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f000 f91f 	bl	8012b98 <USB_FlushRxFifo>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d001      	beq.n	8012964 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8012960:	2301      	movs	r3, #1
 8012962:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801296a:	461a      	mov	r2, r3
 801296c:	2300      	movs	r3, #0
 801296e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012976:	461a      	mov	r2, r3
 8012978:	2300      	movs	r3, #0
 801297a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012982:	461a      	mov	r2, r3
 8012984:	2300      	movs	r3, #0
 8012986:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012988:	2300      	movs	r3, #0
 801298a:	613b      	str	r3, [r7, #16]
 801298c:	e043      	b.n	8012a16 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801298e:	693b      	ldr	r3, [r7, #16]
 8012990:	015a      	lsls	r2, r3, #5
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	4413      	add	r3, r2
 8012996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80129a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80129a4:	d118      	bne.n	80129d8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80129a6:	693b      	ldr	r3, [r7, #16]
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d10a      	bne.n	80129c2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80129ac:	693b      	ldr	r3, [r7, #16]
 80129ae:	015a      	lsls	r2, r3, #5
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	4413      	add	r3, r2
 80129b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80129b8:	461a      	mov	r2, r3
 80129ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80129be:	6013      	str	r3, [r2, #0]
 80129c0:	e013      	b.n	80129ea <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80129c2:	693b      	ldr	r3, [r7, #16]
 80129c4:	015a      	lsls	r2, r3, #5
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	4413      	add	r3, r2
 80129ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80129ce:	461a      	mov	r2, r3
 80129d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80129d4:	6013      	str	r3, [r2, #0]
 80129d6:	e008      	b.n	80129ea <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80129d8:	693b      	ldr	r3, [r7, #16]
 80129da:	015a      	lsls	r2, r3, #5
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	4413      	add	r3, r2
 80129e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80129e4:	461a      	mov	r2, r3
 80129e6:	2300      	movs	r3, #0
 80129e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80129ea:	693b      	ldr	r3, [r7, #16]
 80129ec:	015a      	lsls	r2, r3, #5
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	4413      	add	r3, r2
 80129f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80129f6:	461a      	mov	r2, r3
 80129f8:	2300      	movs	r3, #0
 80129fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80129fc:	693b      	ldr	r3, [r7, #16]
 80129fe:	015a      	lsls	r2, r3, #5
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	4413      	add	r3, r2
 8012a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012a08:	461a      	mov	r2, r3
 8012a0a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012a0e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	3301      	adds	r3, #1
 8012a14:	613b      	str	r3, [r7, #16]
 8012a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a18:	693a      	ldr	r2, [r7, #16]
 8012a1a:	429a      	cmp	r2, r3
 8012a1c:	d3b7      	bcc.n	801298e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012a1e:	2300      	movs	r3, #0
 8012a20:	613b      	str	r3, [r7, #16]
 8012a22:	e043      	b.n	8012aac <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012a24:	693b      	ldr	r3, [r7, #16]
 8012a26:	015a      	lsls	r2, r3, #5
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	4413      	add	r3, r2
 8012a2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012a36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012a3a:	d118      	bne.n	8012a6e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8012a3c:	693b      	ldr	r3, [r7, #16]
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d10a      	bne.n	8012a58 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012a42:	693b      	ldr	r3, [r7, #16]
 8012a44:	015a      	lsls	r2, r3, #5
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	4413      	add	r3, r2
 8012a4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a4e:	461a      	mov	r2, r3
 8012a50:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012a54:	6013      	str	r3, [r2, #0]
 8012a56:	e013      	b.n	8012a80 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	015a      	lsls	r2, r3, #5
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	4413      	add	r3, r2
 8012a60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a64:	461a      	mov	r2, r3
 8012a66:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012a6a:	6013      	str	r3, [r2, #0]
 8012a6c:	e008      	b.n	8012a80 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012a6e:	693b      	ldr	r3, [r7, #16]
 8012a70:	015a      	lsls	r2, r3, #5
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	4413      	add	r3, r2
 8012a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a7a:	461a      	mov	r2, r3
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012a80:	693b      	ldr	r3, [r7, #16]
 8012a82:	015a      	lsls	r2, r3, #5
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	4413      	add	r3, r2
 8012a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a8c:	461a      	mov	r2, r3
 8012a8e:	2300      	movs	r3, #0
 8012a90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012a92:	693b      	ldr	r3, [r7, #16]
 8012a94:	015a      	lsls	r2, r3, #5
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	4413      	add	r3, r2
 8012a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012a9e:	461a      	mov	r2, r3
 8012aa0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012aa4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012aa6:	693b      	ldr	r3, [r7, #16]
 8012aa8:	3301      	adds	r3, #1
 8012aaa:	613b      	str	r3, [r7, #16]
 8012aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012aae:	693a      	ldr	r2, [r7, #16]
 8012ab0:	429a      	cmp	r2, r3
 8012ab2:	d3b7      	bcc.n	8012a24 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012aba:	691b      	ldr	r3, [r3, #16]
 8012abc:	68fa      	ldr	r2, [r7, #12]
 8012abe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012ac2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012ac6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	2200      	movs	r2, #0
 8012acc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8012ad4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8012ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d105      	bne.n	8012ae8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	699b      	ldr	r3, [r3, #24]
 8012ae0:	f043 0210 	orr.w	r2, r3, #16
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	699a      	ldr	r2, [r3, #24]
 8012aec:	4b0e      	ldr	r3, [pc, #56]	; (8012b28 <USB_DevInit+0x2b4>)
 8012aee:	4313      	orrs	r3, r2
 8012af0:	687a      	ldr	r2, [r7, #4]
 8012af2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8012af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d005      	beq.n	8012b06 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	699b      	ldr	r3, [r3, #24]
 8012afe:	f043 0208 	orr.w	r2, r3, #8
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8012b06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b08:	2b01      	cmp	r3, #1
 8012b0a:	d105      	bne.n	8012b18 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	699a      	ldr	r2, [r3, #24]
 8012b10:	4b06      	ldr	r3, [pc, #24]	; (8012b2c <USB_DevInit+0x2b8>)
 8012b12:	4313      	orrs	r3, r2
 8012b14:	687a      	ldr	r2, [r7, #4]
 8012b16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8012b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	3718      	adds	r7, #24
 8012b1e:	46bd      	mov	sp, r7
 8012b20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012b24:	b004      	add	sp, #16
 8012b26:	4770      	bx	lr
 8012b28:	803c3800 	.word	0x803c3800
 8012b2c:	40000004 	.word	0x40000004

08012b30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8012b30:	b480      	push	{r7}
 8012b32:	b085      	sub	sp, #20
 8012b34:	af00      	add	r7, sp, #0
 8012b36:	6078      	str	r0, [r7, #4]
 8012b38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	3301      	adds	r3, #1
 8012b42:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	4a13      	ldr	r2, [pc, #76]	; (8012b94 <USB_FlushTxFifo+0x64>)
 8012b48:	4293      	cmp	r3, r2
 8012b4a:	d901      	bls.n	8012b50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8012b4c:	2303      	movs	r3, #3
 8012b4e:	e01b      	b.n	8012b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	691b      	ldr	r3, [r3, #16]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	daf2      	bge.n	8012b3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8012b58:	2300      	movs	r3, #0
 8012b5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8012b5c:	683b      	ldr	r3, [r7, #0]
 8012b5e:	019b      	lsls	r3, r3, #6
 8012b60:	f043 0220 	orr.w	r2, r3, #32
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	3301      	adds	r3, #1
 8012b6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012b6e:	68fb      	ldr	r3, [r7, #12]
 8012b70:	4a08      	ldr	r2, [pc, #32]	; (8012b94 <USB_FlushTxFifo+0x64>)
 8012b72:	4293      	cmp	r3, r2
 8012b74:	d901      	bls.n	8012b7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8012b76:	2303      	movs	r3, #3
 8012b78:	e006      	b.n	8012b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	691b      	ldr	r3, [r3, #16]
 8012b7e:	f003 0320 	and.w	r3, r3, #32
 8012b82:	2b20      	cmp	r3, #32
 8012b84:	d0f0      	beq.n	8012b68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8012b86:	2300      	movs	r3, #0
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	3714      	adds	r7, #20
 8012b8c:	46bd      	mov	sp, r7
 8012b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b92:	4770      	bx	lr
 8012b94:	00030d40 	.word	0x00030d40

08012b98 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8012b98:	b480      	push	{r7}
 8012b9a:	b085      	sub	sp, #20
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	3301      	adds	r3, #1
 8012ba8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	4a11      	ldr	r2, [pc, #68]	; (8012bf4 <USB_FlushRxFifo+0x5c>)
 8012bae:	4293      	cmp	r3, r2
 8012bb0:	d901      	bls.n	8012bb6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8012bb2:	2303      	movs	r3, #3
 8012bb4:	e018      	b.n	8012be8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	691b      	ldr	r3, [r3, #16]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	daf2      	bge.n	8012ba4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	2210      	movs	r2, #16
 8012bc6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	3301      	adds	r3, #1
 8012bcc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	4a08      	ldr	r2, [pc, #32]	; (8012bf4 <USB_FlushRxFifo+0x5c>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d901      	bls.n	8012bda <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8012bd6:	2303      	movs	r3, #3
 8012bd8:	e006      	b.n	8012be8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	691b      	ldr	r3, [r3, #16]
 8012bde:	f003 0310 	and.w	r3, r3, #16
 8012be2:	2b10      	cmp	r3, #16
 8012be4:	d0f0      	beq.n	8012bc8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8012be6:	2300      	movs	r3, #0
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	3714      	adds	r7, #20
 8012bec:	46bd      	mov	sp, r7
 8012bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf2:	4770      	bx	lr
 8012bf4:	00030d40 	.word	0x00030d40

08012bf8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b085      	sub	sp, #20
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
 8012c00:	460b      	mov	r3, r1
 8012c02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c0e:	681a      	ldr	r2, [r3, #0]
 8012c10:	78fb      	ldrb	r3, [r7, #3]
 8012c12:	68f9      	ldr	r1, [r7, #12]
 8012c14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012c18:	4313      	orrs	r3, r2
 8012c1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	3714      	adds	r7, #20
 8012c22:	46bd      	mov	sp, r7
 8012c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c28:	4770      	bx	lr

08012c2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8012c2a:	b480      	push	{r7}
 8012c2c:	b087      	sub	sp, #28
 8012c2e:	af00      	add	r7, sp, #0
 8012c30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c3c:	689b      	ldr	r3, [r3, #8]
 8012c3e:	f003 0306 	and.w	r3, r3, #6
 8012c42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d102      	bne.n	8012c50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	75fb      	strb	r3, [r7, #23]
 8012c4e:	e00a      	b.n	8012c66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	2b02      	cmp	r3, #2
 8012c54:	d002      	beq.n	8012c5c <USB_GetDevSpeed+0x32>
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	2b06      	cmp	r3, #6
 8012c5a:	d102      	bne.n	8012c62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8012c5c:	2302      	movs	r3, #2
 8012c5e:	75fb      	strb	r3, [r7, #23]
 8012c60:	e001      	b.n	8012c66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8012c62:	230f      	movs	r3, #15
 8012c64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8012c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	371c      	adds	r7, #28
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c72:	4770      	bx	lr

08012c74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012c74:	b480      	push	{r7}
 8012c76:	b085      	sub	sp, #20
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
 8012c7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	781b      	ldrb	r3, [r3, #0]
 8012c86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8012c88:	683b      	ldr	r3, [r7, #0]
 8012c8a:	785b      	ldrb	r3, [r3, #1]
 8012c8c:	2b01      	cmp	r3, #1
 8012c8e:	d139      	bne.n	8012d04 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c96:	69da      	ldr	r2, [r3, #28]
 8012c98:	683b      	ldr	r3, [r7, #0]
 8012c9a:	781b      	ldrb	r3, [r3, #0]
 8012c9c:	f003 030f 	and.w	r3, r3, #15
 8012ca0:	2101      	movs	r1, #1
 8012ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8012ca6:	b29b      	uxth	r3, r3
 8012ca8:	68f9      	ldr	r1, [r7, #12]
 8012caa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012cae:	4313      	orrs	r3, r2
 8012cb0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8012cb2:	68bb      	ldr	r3, [r7, #8]
 8012cb4:	015a      	lsls	r2, r3, #5
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	4413      	add	r3, r2
 8012cba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d153      	bne.n	8012d70 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8012cc8:	68bb      	ldr	r3, [r7, #8]
 8012cca:	015a      	lsls	r2, r3, #5
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	4413      	add	r3, r2
 8012cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012cd4:	681a      	ldr	r2, [r3, #0]
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	689b      	ldr	r3, [r3, #8]
 8012cda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	791b      	ldrb	r3, [r3, #4]
 8012ce2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8012ce4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8012ce6:	68bb      	ldr	r3, [r7, #8]
 8012ce8:	059b      	lsls	r3, r3, #22
 8012cea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8012cec:	431a      	orrs	r2, r3
 8012cee:	68bb      	ldr	r3, [r7, #8]
 8012cf0:	0159      	lsls	r1, r3, #5
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	440b      	add	r3, r1
 8012cf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012cfa:	4619      	mov	r1, r3
 8012cfc:	4b20      	ldr	r3, [pc, #128]	; (8012d80 <USB_ActivateEndpoint+0x10c>)
 8012cfe:	4313      	orrs	r3, r2
 8012d00:	600b      	str	r3, [r1, #0]
 8012d02:	e035      	b.n	8012d70 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d0a:	69da      	ldr	r2, [r3, #28]
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	781b      	ldrb	r3, [r3, #0]
 8012d10:	f003 030f 	and.w	r3, r3, #15
 8012d14:	2101      	movs	r1, #1
 8012d16:	fa01 f303 	lsl.w	r3, r1, r3
 8012d1a:	041b      	lsls	r3, r3, #16
 8012d1c:	68f9      	ldr	r1, [r7, #12]
 8012d1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012d22:	4313      	orrs	r3, r2
 8012d24:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8012d26:	68bb      	ldr	r3, [r7, #8]
 8012d28:	015a      	lsls	r2, r3, #5
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	4413      	add	r3, r2
 8012d2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d119      	bne.n	8012d70 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8012d3c:	68bb      	ldr	r3, [r7, #8]
 8012d3e:	015a      	lsls	r2, r3, #5
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	4413      	add	r3, r2
 8012d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d48:	681a      	ldr	r2, [r3, #0]
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	689b      	ldr	r3, [r3, #8]
 8012d4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8012d52:	683b      	ldr	r3, [r7, #0]
 8012d54:	791b      	ldrb	r3, [r3, #4]
 8012d56:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8012d58:	430b      	orrs	r3, r1
 8012d5a:	431a      	orrs	r2, r3
 8012d5c:	68bb      	ldr	r3, [r7, #8]
 8012d5e:	0159      	lsls	r1, r3, #5
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	440b      	add	r3, r1
 8012d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012d68:	4619      	mov	r1, r3
 8012d6a:	4b05      	ldr	r3, [pc, #20]	; (8012d80 <USB_ActivateEndpoint+0x10c>)
 8012d6c:	4313      	orrs	r3, r2
 8012d6e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8012d70:	2300      	movs	r3, #0
}
 8012d72:	4618      	mov	r0, r3
 8012d74:	3714      	adds	r7, #20
 8012d76:	46bd      	mov	sp, r7
 8012d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d7c:	4770      	bx	lr
 8012d7e:	bf00      	nop
 8012d80:	10008000 	.word	0x10008000

08012d84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012d84:	b480      	push	{r7}
 8012d86:	b085      	sub	sp, #20
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	6078      	str	r0, [r7, #4]
 8012d8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	781b      	ldrb	r3, [r3, #0]
 8012d96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8012d98:	683b      	ldr	r3, [r7, #0]
 8012d9a:	785b      	ldrb	r3, [r3, #1]
 8012d9c:	2b01      	cmp	r3, #1
 8012d9e:	d161      	bne.n	8012e64 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012da0:	68bb      	ldr	r3, [r7, #8]
 8012da2:	015a      	lsls	r2, r3, #5
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	4413      	add	r3, r2
 8012da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012db2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012db6:	d11f      	bne.n	8012df8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8012db8:	68bb      	ldr	r3, [r7, #8]
 8012dba:	015a      	lsls	r2, r3, #5
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	4413      	add	r3, r2
 8012dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	68ba      	ldr	r2, [r7, #8]
 8012dc8:	0151      	lsls	r1, r2, #5
 8012dca:	68fa      	ldr	r2, [r7, #12]
 8012dcc:	440a      	add	r2, r1
 8012dce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012dd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012dd6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8012dd8:	68bb      	ldr	r3, [r7, #8]
 8012dda:	015a      	lsls	r2, r3, #5
 8012ddc:	68fb      	ldr	r3, [r7, #12]
 8012dde:	4413      	add	r3, r2
 8012de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	68ba      	ldr	r2, [r7, #8]
 8012de8:	0151      	lsls	r1, r2, #5
 8012dea:	68fa      	ldr	r2, [r7, #12]
 8012dec:	440a      	add	r2, r1
 8012dee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012df2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8012df6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8012df8:	68fb      	ldr	r3, [r7, #12]
 8012dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012dfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012e00:	683b      	ldr	r3, [r7, #0]
 8012e02:	781b      	ldrb	r3, [r3, #0]
 8012e04:	f003 030f 	and.w	r3, r3, #15
 8012e08:	2101      	movs	r1, #1
 8012e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8012e0e:	b29b      	uxth	r3, r3
 8012e10:	43db      	mvns	r3, r3
 8012e12:	68f9      	ldr	r1, [r7, #12]
 8012e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012e18:	4013      	ands	r3, r2
 8012e1a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e22:	69da      	ldr	r2, [r3, #28]
 8012e24:	683b      	ldr	r3, [r7, #0]
 8012e26:	781b      	ldrb	r3, [r3, #0]
 8012e28:	f003 030f 	and.w	r3, r3, #15
 8012e2c:	2101      	movs	r1, #1
 8012e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8012e32:	b29b      	uxth	r3, r3
 8012e34:	43db      	mvns	r3, r3
 8012e36:	68f9      	ldr	r1, [r7, #12]
 8012e38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012e3c:	4013      	ands	r3, r2
 8012e3e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8012e40:	68bb      	ldr	r3, [r7, #8]
 8012e42:	015a      	lsls	r2, r3, #5
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	4413      	add	r3, r2
 8012e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e4c:	681a      	ldr	r2, [r3, #0]
 8012e4e:	68bb      	ldr	r3, [r7, #8]
 8012e50:	0159      	lsls	r1, r3, #5
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	440b      	add	r3, r1
 8012e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012e5a:	4619      	mov	r1, r3
 8012e5c:	4b35      	ldr	r3, [pc, #212]	; (8012f34 <USB_DeactivateEndpoint+0x1b0>)
 8012e5e:	4013      	ands	r3, r2
 8012e60:	600b      	str	r3, [r1, #0]
 8012e62:	e060      	b.n	8012f26 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012e64:	68bb      	ldr	r3, [r7, #8]
 8012e66:	015a      	lsls	r2, r3, #5
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	4413      	add	r3, r2
 8012e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012e76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012e7a:	d11f      	bne.n	8012ebc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8012e7c:	68bb      	ldr	r3, [r7, #8]
 8012e7e:	015a      	lsls	r2, r3, #5
 8012e80:	68fb      	ldr	r3, [r7, #12]
 8012e82:	4413      	add	r3, r2
 8012e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	68ba      	ldr	r2, [r7, #8]
 8012e8c:	0151      	lsls	r1, r2, #5
 8012e8e:	68fa      	ldr	r2, [r7, #12]
 8012e90:	440a      	add	r2, r1
 8012e92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012e96:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8012e9a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8012e9c:	68bb      	ldr	r3, [r7, #8]
 8012e9e:	015a      	lsls	r2, r3, #5
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	4413      	add	r3, r2
 8012ea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	68ba      	ldr	r2, [r7, #8]
 8012eac:	0151      	lsls	r1, r2, #5
 8012eae:	68fa      	ldr	r2, [r7, #12]
 8012eb0:	440a      	add	r2, r1
 8012eb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012eb6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8012eba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012ec2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012ec4:	683b      	ldr	r3, [r7, #0]
 8012ec6:	781b      	ldrb	r3, [r3, #0]
 8012ec8:	f003 030f 	and.w	r3, r3, #15
 8012ecc:	2101      	movs	r1, #1
 8012ece:	fa01 f303 	lsl.w	r3, r1, r3
 8012ed2:	041b      	lsls	r3, r3, #16
 8012ed4:	43db      	mvns	r3, r3
 8012ed6:	68f9      	ldr	r1, [r7, #12]
 8012ed8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012edc:	4013      	ands	r3, r2
 8012ede:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012ee6:	69da      	ldr	r2, [r3, #28]
 8012ee8:	683b      	ldr	r3, [r7, #0]
 8012eea:	781b      	ldrb	r3, [r3, #0]
 8012eec:	f003 030f 	and.w	r3, r3, #15
 8012ef0:	2101      	movs	r1, #1
 8012ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8012ef6:	041b      	lsls	r3, r3, #16
 8012ef8:	43db      	mvns	r3, r3
 8012efa:	68f9      	ldr	r1, [r7, #12]
 8012efc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8012f00:	4013      	ands	r3, r2
 8012f02:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8012f04:	68bb      	ldr	r3, [r7, #8]
 8012f06:	015a      	lsls	r2, r3, #5
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	4413      	add	r3, r2
 8012f0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f10:	681a      	ldr	r2, [r3, #0]
 8012f12:	68bb      	ldr	r3, [r7, #8]
 8012f14:	0159      	lsls	r1, r3, #5
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	440b      	add	r3, r1
 8012f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f1e:	4619      	mov	r1, r3
 8012f20:	4b05      	ldr	r3, [pc, #20]	; (8012f38 <USB_DeactivateEndpoint+0x1b4>)
 8012f22:	4013      	ands	r3, r2
 8012f24:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8012f26:	2300      	movs	r3, #0
}
 8012f28:	4618      	mov	r0, r3
 8012f2a:	3714      	adds	r7, #20
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f32:	4770      	bx	lr
 8012f34:	ec337800 	.word	0xec337800
 8012f38:	eff37800 	.word	0xeff37800

08012f3c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8012f3c:	b580      	push	{r7, lr}
 8012f3e:	b08a      	sub	sp, #40	; 0x28
 8012f40:	af02      	add	r7, sp, #8
 8012f42:	60f8      	str	r0, [r7, #12]
 8012f44:	60b9      	str	r1, [r7, #8]
 8012f46:	4613      	mov	r3, r2
 8012f48:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8012f4e:	68bb      	ldr	r3, [r7, #8]
 8012f50:	781b      	ldrb	r3, [r3, #0]
 8012f52:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8012f54:	68bb      	ldr	r3, [r7, #8]
 8012f56:	785b      	ldrb	r3, [r3, #1]
 8012f58:	2b01      	cmp	r3, #1
 8012f5a:	f040 8181 	bne.w	8013260 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	691b      	ldr	r3, [r3, #16]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d132      	bne.n	8012fcc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012f66:	69bb      	ldr	r3, [r7, #24]
 8012f68:	015a      	lsls	r2, r3, #5
 8012f6a:	69fb      	ldr	r3, [r7, #28]
 8012f6c:	4413      	add	r3, r2
 8012f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f72:	691a      	ldr	r2, [r3, #16]
 8012f74:	69bb      	ldr	r3, [r7, #24]
 8012f76:	0159      	lsls	r1, r3, #5
 8012f78:	69fb      	ldr	r3, [r7, #28]
 8012f7a:	440b      	add	r3, r1
 8012f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f80:	4619      	mov	r1, r3
 8012f82:	4ba5      	ldr	r3, [pc, #660]	; (8013218 <USB_EPStartXfer+0x2dc>)
 8012f84:	4013      	ands	r3, r2
 8012f86:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012f88:	69bb      	ldr	r3, [r7, #24]
 8012f8a:	015a      	lsls	r2, r3, #5
 8012f8c:	69fb      	ldr	r3, [r7, #28]
 8012f8e:	4413      	add	r3, r2
 8012f90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f94:	691b      	ldr	r3, [r3, #16]
 8012f96:	69ba      	ldr	r2, [r7, #24]
 8012f98:	0151      	lsls	r1, r2, #5
 8012f9a:	69fa      	ldr	r2, [r7, #28]
 8012f9c:	440a      	add	r2, r1
 8012f9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012fa2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012fa6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012fa8:	69bb      	ldr	r3, [r7, #24]
 8012faa:	015a      	lsls	r2, r3, #5
 8012fac:	69fb      	ldr	r3, [r7, #28]
 8012fae:	4413      	add	r3, r2
 8012fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fb4:	691a      	ldr	r2, [r3, #16]
 8012fb6:	69bb      	ldr	r3, [r7, #24]
 8012fb8:	0159      	lsls	r1, r3, #5
 8012fba:	69fb      	ldr	r3, [r7, #28]
 8012fbc:	440b      	add	r3, r1
 8012fbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fc2:	4619      	mov	r1, r3
 8012fc4:	4b95      	ldr	r3, [pc, #596]	; (801321c <USB_EPStartXfer+0x2e0>)
 8012fc6:	4013      	ands	r3, r2
 8012fc8:	610b      	str	r3, [r1, #16]
 8012fca:	e092      	b.n	80130f2 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012fcc:	69bb      	ldr	r3, [r7, #24]
 8012fce:	015a      	lsls	r2, r3, #5
 8012fd0:	69fb      	ldr	r3, [r7, #28]
 8012fd2:	4413      	add	r3, r2
 8012fd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fd8:	691a      	ldr	r2, [r3, #16]
 8012fda:	69bb      	ldr	r3, [r7, #24]
 8012fdc:	0159      	lsls	r1, r3, #5
 8012fde:	69fb      	ldr	r3, [r7, #28]
 8012fe0:	440b      	add	r3, r1
 8012fe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012fe6:	4619      	mov	r1, r3
 8012fe8:	4b8c      	ldr	r3, [pc, #560]	; (801321c <USB_EPStartXfer+0x2e0>)
 8012fea:	4013      	ands	r3, r2
 8012fec:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012fee:	69bb      	ldr	r3, [r7, #24]
 8012ff0:	015a      	lsls	r2, r3, #5
 8012ff2:	69fb      	ldr	r3, [r7, #28]
 8012ff4:	4413      	add	r3, r2
 8012ff6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ffa:	691a      	ldr	r2, [r3, #16]
 8012ffc:	69bb      	ldr	r3, [r7, #24]
 8012ffe:	0159      	lsls	r1, r3, #5
 8013000:	69fb      	ldr	r3, [r7, #28]
 8013002:	440b      	add	r3, r1
 8013004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013008:	4619      	mov	r1, r3
 801300a:	4b83      	ldr	r3, [pc, #524]	; (8013218 <USB_EPStartXfer+0x2dc>)
 801300c:	4013      	ands	r3, r2
 801300e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8013010:	69bb      	ldr	r3, [r7, #24]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d11a      	bne.n	801304c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8013016:	68bb      	ldr	r3, [r7, #8]
 8013018:	691a      	ldr	r2, [r3, #16]
 801301a:	68bb      	ldr	r3, [r7, #8]
 801301c:	689b      	ldr	r3, [r3, #8]
 801301e:	429a      	cmp	r2, r3
 8013020:	d903      	bls.n	801302a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8013022:	68bb      	ldr	r3, [r7, #8]
 8013024:	689a      	ldr	r2, [r3, #8]
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801302a:	69bb      	ldr	r3, [r7, #24]
 801302c:	015a      	lsls	r2, r3, #5
 801302e:	69fb      	ldr	r3, [r7, #28]
 8013030:	4413      	add	r3, r2
 8013032:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013036:	691b      	ldr	r3, [r3, #16]
 8013038:	69ba      	ldr	r2, [r7, #24]
 801303a:	0151      	lsls	r1, r2, #5
 801303c:	69fa      	ldr	r2, [r7, #28]
 801303e:	440a      	add	r2, r1
 8013040:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013044:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013048:	6113      	str	r3, [r2, #16]
 801304a:	e01b      	b.n	8013084 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 801304c:	69bb      	ldr	r3, [r7, #24]
 801304e:	015a      	lsls	r2, r3, #5
 8013050:	69fb      	ldr	r3, [r7, #28]
 8013052:	4413      	add	r3, r2
 8013054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013058:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 801305a:	68bb      	ldr	r3, [r7, #8]
 801305c:	6919      	ldr	r1, [r3, #16]
 801305e:	68bb      	ldr	r3, [r7, #8]
 8013060:	689b      	ldr	r3, [r3, #8]
 8013062:	440b      	add	r3, r1
 8013064:	1e59      	subs	r1, r3, #1
 8013066:	68bb      	ldr	r3, [r7, #8]
 8013068:	689b      	ldr	r3, [r3, #8]
 801306a:	fbb1 f3f3 	udiv	r3, r1, r3
 801306e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013070:	4b6b      	ldr	r3, [pc, #428]	; (8013220 <USB_EPStartXfer+0x2e4>)
 8013072:	400b      	ands	r3, r1
 8013074:	69b9      	ldr	r1, [r7, #24]
 8013076:	0148      	lsls	r0, r1, #5
 8013078:	69f9      	ldr	r1, [r7, #28]
 801307a:	4401      	add	r1, r0
 801307c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8013080:	4313      	orrs	r3, r2
 8013082:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013084:	69bb      	ldr	r3, [r7, #24]
 8013086:	015a      	lsls	r2, r3, #5
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	4413      	add	r3, r2
 801308c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013090:	691a      	ldr	r2, [r3, #16]
 8013092:	68bb      	ldr	r3, [r7, #8]
 8013094:	691b      	ldr	r3, [r3, #16]
 8013096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801309a:	69b9      	ldr	r1, [r7, #24]
 801309c:	0148      	lsls	r0, r1, #5
 801309e:	69f9      	ldr	r1, [r7, #28]
 80130a0:	4401      	add	r1, r0
 80130a2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80130a6:	4313      	orrs	r3, r2
 80130a8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80130aa:	68bb      	ldr	r3, [r7, #8]
 80130ac:	791b      	ldrb	r3, [r3, #4]
 80130ae:	2b01      	cmp	r3, #1
 80130b0:	d11f      	bne.n	80130f2 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80130b2:	69bb      	ldr	r3, [r7, #24]
 80130b4:	015a      	lsls	r2, r3, #5
 80130b6:	69fb      	ldr	r3, [r7, #28]
 80130b8:	4413      	add	r3, r2
 80130ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80130be:	691b      	ldr	r3, [r3, #16]
 80130c0:	69ba      	ldr	r2, [r7, #24]
 80130c2:	0151      	lsls	r1, r2, #5
 80130c4:	69fa      	ldr	r2, [r7, #28]
 80130c6:	440a      	add	r2, r1
 80130c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80130cc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80130d0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80130d2:	69bb      	ldr	r3, [r7, #24]
 80130d4:	015a      	lsls	r2, r3, #5
 80130d6:	69fb      	ldr	r3, [r7, #28]
 80130d8:	4413      	add	r3, r2
 80130da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80130de:	691b      	ldr	r3, [r3, #16]
 80130e0:	69ba      	ldr	r2, [r7, #24]
 80130e2:	0151      	lsls	r1, r2, #5
 80130e4:	69fa      	ldr	r2, [r7, #28]
 80130e6:	440a      	add	r2, r1
 80130e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80130ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80130f0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80130f2:	79fb      	ldrb	r3, [r7, #7]
 80130f4:	2b01      	cmp	r3, #1
 80130f6:	d14b      	bne.n	8013190 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80130f8:	68bb      	ldr	r3, [r7, #8]
 80130fa:	69db      	ldr	r3, [r3, #28]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d009      	beq.n	8013114 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8013100:	69bb      	ldr	r3, [r7, #24]
 8013102:	015a      	lsls	r2, r3, #5
 8013104:	69fb      	ldr	r3, [r7, #28]
 8013106:	4413      	add	r3, r2
 8013108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801310c:	461a      	mov	r2, r3
 801310e:	68bb      	ldr	r3, [r7, #8]
 8013110:	69db      	ldr	r3, [r3, #28]
 8013112:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8013114:	68bb      	ldr	r3, [r7, #8]
 8013116:	791b      	ldrb	r3, [r3, #4]
 8013118:	2b01      	cmp	r3, #1
 801311a:	d128      	bne.n	801316e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801311c:	69fb      	ldr	r3, [r7, #28]
 801311e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013122:	689b      	ldr	r3, [r3, #8]
 8013124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013128:	2b00      	cmp	r3, #0
 801312a:	d110      	bne.n	801314e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801312c:	69bb      	ldr	r3, [r7, #24]
 801312e:	015a      	lsls	r2, r3, #5
 8013130:	69fb      	ldr	r3, [r7, #28]
 8013132:	4413      	add	r3, r2
 8013134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	69ba      	ldr	r2, [r7, #24]
 801313c:	0151      	lsls	r1, r2, #5
 801313e:	69fa      	ldr	r2, [r7, #28]
 8013140:	440a      	add	r2, r1
 8013142:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013146:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801314a:	6013      	str	r3, [r2, #0]
 801314c:	e00f      	b.n	801316e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801314e:	69bb      	ldr	r3, [r7, #24]
 8013150:	015a      	lsls	r2, r3, #5
 8013152:	69fb      	ldr	r3, [r7, #28]
 8013154:	4413      	add	r3, r2
 8013156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	69ba      	ldr	r2, [r7, #24]
 801315e:	0151      	lsls	r1, r2, #5
 8013160:	69fa      	ldr	r2, [r7, #28]
 8013162:	440a      	add	r2, r1
 8013164:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801316c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801316e:	69bb      	ldr	r3, [r7, #24]
 8013170:	015a      	lsls	r2, r3, #5
 8013172:	69fb      	ldr	r3, [r7, #28]
 8013174:	4413      	add	r3, r2
 8013176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	69ba      	ldr	r2, [r7, #24]
 801317e:	0151      	lsls	r1, r2, #5
 8013180:	69fa      	ldr	r2, [r7, #28]
 8013182:	440a      	add	r2, r1
 8013184:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013188:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801318c:	6013      	str	r3, [r2, #0]
 801318e:	e16a      	b.n	8013466 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013190:	69bb      	ldr	r3, [r7, #24]
 8013192:	015a      	lsls	r2, r3, #5
 8013194:	69fb      	ldr	r3, [r7, #28]
 8013196:	4413      	add	r3, r2
 8013198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	69ba      	ldr	r2, [r7, #24]
 80131a0:	0151      	lsls	r1, r2, #5
 80131a2:	69fa      	ldr	r2, [r7, #28]
 80131a4:	440a      	add	r2, r1
 80131a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80131aa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80131ae:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80131b0:	68bb      	ldr	r3, [r7, #8]
 80131b2:	791b      	ldrb	r3, [r3, #4]
 80131b4:	2b01      	cmp	r3, #1
 80131b6:	d015      	beq.n	80131e4 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80131b8:	68bb      	ldr	r3, [r7, #8]
 80131ba:	691b      	ldr	r3, [r3, #16]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	f000 8152 	beq.w	8013466 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80131c2:	69fb      	ldr	r3, [r7, #28]
 80131c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80131c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80131ca:	68bb      	ldr	r3, [r7, #8]
 80131cc:	781b      	ldrb	r3, [r3, #0]
 80131ce:	f003 030f 	and.w	r3, r3, #15
 80131d2:	2101      	movs	r1, #1
 80131d4:	fa01 f303 	lsl.w	r3, r1, r3
 80131d8:	69f9      	ldr	r1, [r7, #28]
 80131da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80131de:	4313      	orrs	r3, r2
 80131e0:	634b      	str	r3, [r1, #52]	; 0x34
 80131e2:	e140      	b.n	8013466 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80131e4:	69fb      	ldr	r3, [r7, #28]
 80131e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80131ea:	689b      	ldr	r3, [r3, #8]
 80131ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d117      	bne.n	8013224 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80131f4:	69bb      	ldr	r3, [r7, #24]
 80131f6:	015a      	lsls	r2, r3, #5
 80131f8:	69fb      	ldr	r3, [r7, #28]
 80131fa:	4413      	add	r3, r2
 80131fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013200:	681b      	ldr	r3, [r3, #0]
 8013202:	69ba      	ldr	r2, [r7, #24]
 8013204:	0151      	lsls	r1, r2, #5
 8013206:	69fa      	ldr	r2, [r7, #28]
 8013208:	440a      	add	r2, r1
 801320a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801320e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013212:	6013      	str	r3, [r2, #0]
 8013214:	e016      	b.n	8013244 <USB_EPStartXfer+0x308>
 8013216:	bf00      	nop
 8013218:	e007ffff 	.word	0xe007ffff
 801321c:	fff80000 	.word	0xfff80000
 8013220:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013224:	69bb      	ldr	r3, [r7, #24]
 8013226:	015a      	lsls	r2, r3, #5
 8013228:	69fb      	ldr	r3, [r7, #28]
 801322a:	4413      	add	r3, r2
 801322c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	69ba      	ldr	r2, [r7, #24]
 8013234:	0151      	lsls	r1, r2, #5
 8013236:	69fa      	ldr	r2, [r7, #28]
 8013238:	440a      	add	r2, r1
 801323a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801323e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013242:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8013244:	68bb      	ldr	r3, [r7, #8]
 8013246:	68d9      	ldr	r1, [r3, #12]
 8013248:	68bb      	ldr	r3, [r7, #8]
 801324a:	781a      	ldrb	r2, [r3, #0]
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	691b      	ldr	r3, [r3, #16]
 8013250:	b298      	uxth	r0, r3
 8013252:	79fb      	ldrb	r3, [r7, #7]
 8013254:	9300      	str	r3, [sp, #0]
 8013256:	4603      	mov	r3, r0
 8013258:	68f8      	ldr	r0, [r7, #12]
 801325a:	f000 f9b9 	bl	80135d0 <USB_WritePacket>
 801325e:	e102      	b.n	8013466 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013260:	69bb      	ldr	r3, [r7, #24]
 8013262:	015a      	lsls	r2, r3, #5
 8013264:	69fb      	ldr	r3, [r7, #28]
 8013266:	4413      	add	r3, r2
 8013268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801326c:	691a      	ldr	r2, [r3, #16]
 801326e:	69bb      	ldr	r3, [r7, #24]
 8013270:	0159      	lsls	r1, r3, #5
 8013272:	69fb      	ldr	r3, [r7, #28]
 8013274:	440b      	add	r3, r1
 8013276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801327a:	4619      	mov	r1, r3
 801327c:	4b7c      	ldr	r3, [pc, #496]	; (8013470 <USB_EPStartXfer+0x534>)
 801327e:	4013      	ands	r3, r2
 8013280:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013282:	69bb      	ldr	r3, [r7, #24]
 8013284:	015a      	lsls	r2, r3, #5
 8013286:	69fb      	ldr	r3, [r7, #28]
 8013288:	4413      	add	r3, r2
 801328a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801328e:	691a      	ldr	r2, [r3, #16]
 8013290:	69bb      	ldr	r3, [r7, #24]
 8013292:	0159      	lsls	r1, r3, #5
 8013294:	69fb      	ldr	r3, [r7, #28]
 8013296:	440b      	add	r3, r1
 8013298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801329c:	4619      	mov	r1, r3
 801329e:	4b75      	ldr	r3, [pc, #468]	; (8013474 <USB_EPStartXfer+0x538>)
 80132a0:	4013      	ands	r3, r2
 80132a2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80132a4:	69bb      	ldr	r3, [r7, #24]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d12f      	bne.n	801330a <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80132aa:	68bb      	ldr	r3, [r7, #8]
 80132ac:	691b      	ldr	r3, [r3, #16]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d003      	beq.n	80132ba <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80132b2:	68bb      	ldr	r3, [r7, #8]
 80132b4:	689a      	ldr	r2, [r3, #8]
 80132b6:	68bb      	ldr	r3, [r7, #8]
 80132b8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80132ba:	68bb      	ldr	r3, [r7, #8]
 80132bc:	689a      	ldr	r2, [r3, #8]
 80132be:	68bb      	ldr	r3, [r7, #8]
 80132c0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80132c2:	69bb      	ldr	r3, [r7, #24]
 80132c4:	015a      	lsls	r2, r3, #5
 80132c6:	69fb      	ldr	r3, [r7, #28]
 80132c8:	4413      	add	r3, r2
 80132ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80132ce:	691a      	ldr	r2, [r3, #16]
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	6a1b      	ldr	r3, [r3, #32]
 80132d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80132d8:	69b9      	ldr	r1, [r7, #24]
 80132da:	0148      	lsls	r0, r1, #5
 80132dc:	69f9      	ldr	r1, [r7, #28]
 80132de:	4401      	add	r1, r0
 80132e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80132e4:	4313      	orrs	r3, r2
 80132e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80132e8:	69bb      	ldr	r3, [r7, #24]
 80132ea:	015a      	lsls	r2, r3, #5
 80132ec:	69fb      	ldr	r3, [r7, #28]
 80132ee:	4413      	add	r3, r2
 80132f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80132f4:	691b      	ldr	r3, [r3, #16]
 80132f6:	69ba      	ldr	r2, [r7, #24]
 80132f8:	0151      	lsls	r1, r2, #5
 80132fa:	69fa      	ldr	r2, [r7, #28]
 80132fc:	440a      	add	r2, r1
 80132fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013302:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013306:	6113      	str	r3, [r2, #16]
 8013308:	e05f      	b.n	80133ca <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801330a:	68bb      	ldr	r3, [r7, #8]
 801330c:	691b      	ldr	r3, [r3, #16]
 801330e:	2b00      	cmp	r3, #0
 8013310:	d123      	bne.n	801335a <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8013312:	69bb      	ldr	r3, [r7, #24]
 8013314:	015a      	lsls	r2, r3, #5
 8013316:	69fb      	ldr	r3, [r7, #28]
 8013318:	4413      	add	r3, r2
 801331a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801331e:	691a      	ldr	r2, [r3, #16]
 8013320:	68bb      	ldr	r3, [r7, #8]
 8013322:	689b      	ldr	r3, [r3, #8]
 8013324:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013328:	69b9      	ldr	r1, [r7, #24]
 801332a:	0148      	lsls	r0, r1, #5
 801332c:	69f9      	ldr	r1, [r7, #28]
 801332e:	4401      	add	r1, r0
 8013330:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8013334:	4313      	orrs	r3, r2
 8013336:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013338:	69bb      	ldr	r3, [r7, #24]
 801333a:	015a      	lsls	r2, r3, #5
 801333c:	69fb      	ldr	r3, [r7, #28]
 801333e:	4413      	add	r3, r2
 8013340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013344:	691b      	ldr	r3, [r3, #16]
 8013346:	69ba      	ldr	r2, [r7, #24]
 8013348:	0151      	lsls	r1, r2, #5
 801334a:	69fa      	ldr	r2, [r7, #28]
 801334c:	440a      	add	r2, r1
 801334e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013352:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013356:	6113      	str	r3, [r2, #16]
 8013358:	e037      	b.n	80133ca <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801335a:	68bb      	ldr	r3, [r7, #8]
 801335c:	691a      	ldr	r2, [r3, #16]
 801335e:	68bb      	ldr	r3, [r7, #8]
 8013360:	689b      	ldr	r3, [r3, #8]
 8013362:	4413      	add	r3, r2
 8013364:	1e5a      	subs	r2, r3, #1
 8013366:	68bb      	ldr	r3, [r7, #8]
 8013368:	689b      	ldr	r3, [r3, #8]
 801336a:	fbb2 f3f3 	udiv	r3, r2, r3
 801336e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8013370:	68bb      	ldr	r3, [r7, #8]
 8013372:	689b      	ldr	r3, [r3, #8]
 8013374:	8afa      	ldrh	r2, [r7, #22]
 8013376:	fb03 f202 	mul.w	r2, r3, r2
 801337a:	68bb      	ldr	r3, [r7, #8]
 801337c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801337e:	69bb      	ldr	r3, [r7, #24]
 8013380:	015a      	lsls	r2, r3, #5
 8013382:	69fb      	ldr	r3, [r7, #28]
 8013384:	4413      	add	r3, r2
 8013386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801338a:	691a      	ldr	r2, [r3, #16]
 801338c:	8afb      	ldrh	r3, [r7, #22]
 801338e:	04d9      	lsls	r1, r3, #19
 8013390:	4b39      	ldr	r3, [pc, #228]	; (8013478 <USB_EPStartXfer+0x53c>)
 8013392:	400b      	ands	r3, r1
 8013394:	69b9      	ldr	r1, [r7, #24]
 8013396:	0148      	lsls	r0, r1, #5
 8013398:	69f9      	ldr	r1, [r7, #28]
 801339a:	4401      	add	r1, r0
 801339c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80133a0:	4313      	orrs	r3, r2
 80133a2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80133a4:	69bb      	ldr	r3, [r7, #24]
 80133a6:	015a      	lsls	r2, r3, #5
 80133a8:	69fb      	ldr	r3, [r7, #28]
 80133aa:	4413      	add	r3, r2
 80133ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133b0:	691a      	ldr	r2, [r3, #16]
 80133b2:	68bb      	ldr	r3, [r7, #8]
 80133b4:	6a1b      	ldr	r3, [r3, #32]
 80133b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80133ba:	69b9      	ldr	r1, [r7, #24]
 80133bc:	0148      	lsls	r0, r1, #5
 80133be:	69f9      	ldr	r1, [r7, #28]
 80133c0:	4401      	add	r1, r0
 80133c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80133c6:	4313      	orrs	r3, r2
 80133c8:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80133ca:	79fb      	ldrb	r3, [r7, #7]
 80133cc:	2b01      	cmp	r3, #1
 80133ce:	d10d      	bne.n	80133ec <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80133d0:	68bb      	ldr	r3, [r7, #8]
 80133d2:	68db      	ldr	r3, [r3, #12]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d009      	beq.n	80133ec <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80133d8:	68bb      	ldr	r3, [r7, #8]
 80133da:	68d9      	ldr	r1, [r3, #12]
 80133dc:	69bb      	ldr	r3, [r7, #24]
 80133de:	015a      	lsls	r2, r3, #5
 80133e0:	69fb      	ldr	r3, [r7, #28]
 80133e2:	4413      	add	r3, r2
 80133e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133e8:	460a      	mov	r2, r1
 80133ea:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80133ec:	68bb      	ldr	r3, [r7, #8]
 80133ee:	791b      	ldrb	r3, [r3, #4]
 80133f0:	2b01      	cmp	r3, #1
 80133f2:	d128      	bne.n	8013446 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80133f4:	69fb      	ldr	r3, [r7, #28]
 80133f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80133fa:	689b      	ldr	r3, [r3, #8]
 80133fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013400:	2b00      	cmp	r3, #0
 8013402:	d110      	bne.n	8013426 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8013404:	69bb      	ldr	r3, [r7, #24]
 8013406:	015a      	lsls	r2, r3, #5
 8013408:	69fb      	ldr	r3, [r7, #28]
 801340a:	4413      	add	r3, r2
 801340c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013410:	681b      	ldr	r3, [r3, #0]
 8013412:	69ba      	ldr	r2, [r7, #24]
 8013414:	0151      	lsls	r1, r2, #5
 8013416:	69fa      	ldr	r2, [r7, #28]
 8013418:	440a      	add	r2, r1
 801341a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801341e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013422:	6013      	str	r3, [r2, #0]
 8013424:	e00f      	b.n	8013446 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8013426:	69bb      	ldr	r3, [r7, #24]
 8013428:	015a      	lsls	r2, r3, #5
 801342a:	69fb      	ldr	r3, [r7, #28]
 801342c:	4413      	add	r3, r2
 801342e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	69ba      	ldr	r2, [r7, #24]
 8013436:	0151      	lsls	r1, r2, #5
 8013438:	69fa      	ldr	r2, [r7, #28]
 801343a:	440a      	add	r2, r1
 801343c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013444:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8013446:	69bb      	ldr	r3, [r7, #24]
 8013448:	015a      	lsls	r2, r3, #5
 801344a:	69fb      	ldr	r3, [r7, #28]
 801344c:	4413      	add	r3, r2
 801344e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	69ba      	ldr	r2, [r7, #24]
 8013456:	0151      	lsls	r1, r2, #5
 8013458:	69fa      	ldr	r2, [r7, #28]
 801345a:	440a      	add	r2, r1
 801345c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013460:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013464:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013466:	2300      	movs	r3, #0
}
 8013468:	4618      	mov	r0, r3
 801346a:	3720      	adds	r7, #32
 801346c:	46bd      	mov	sp, r7
 801346e:	bd80      	pop	{r7, pc}
 8013470:	fff80000 	.word	0xfff80000
 8013474:	e007ffff 	.word	0xe007ffff
 8013478:	1ff80000 	.word	0x1ff80000

0801347c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801347c:	b480      	push	{r7}
 801347e:	b087      	sub	sp, #28
 8013480:	af00      	add	r7, sp, #0
 8013482:	6078      	str	r0, [r7, #4]
 8013484:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013486:	2300      	movs	r3, #0
 8013488:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801348a:	2300      	movs	r3, #0
 801348c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	785b      	ldrb	r3, [r3, #1]
 8013496:	2b01      	cmp	r3, #1
 8013498:	d14a      	bne.n	8013530 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	781b      	ldrb	r3, [r3, #0]
 801349e:	015a      	lsls	r2, r3, #5
 80134a0:	693b      	ldr	r3, [r7, #16]
 80134a2:	4413      	add	r3, r2
 80134a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80134ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80134b2:	f040 8086 	bne.w	80135c2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	781b      	ldrb	r3, [r3, #0]
 80134ba:	015a      	lsls	r2, r3, #5
 80134bc:	693b      	ldr	r3, [r7, #16]
 80134be:	4413      	add	r3, r2
 80134c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	683a      	ldr	r2, [r7, #0]
 80134c8:	7812      	ldrb	r2, [r2, #0]
 80134ca:	0151      	lsls	r1, r2, #5
 80134cc:	693a      	ldr	r2, [r7, #16]
 80134ce:	440a      	add	r2, r1
 80134d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80134d4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80134d8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80134da:	683b      	ldr	r3, [r7, #0]
 80134dc:	781b      	ldrb	r3, [r3, #0]
 80134de:	015a      	lsls	r2, r3, #5
 80134e0:	693b      	ldr	r3, [r7, #16]
 80134e2:	4413      	add	r3, r2
 80134e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	683a      	ldr	r2, [r7, #0]
 80134ec:	7812      	ldrb	r2, [r2, #0]
 80134ee:	0151      	lsls	r1, r2, #5
 80134f0:	693a      	ldr	r2, [r7, #16]
 80134f2:	440a      	add	r2, r1
 80134f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80134f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80134fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	3301      	adds	r3, #1
 8013502:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013504:	68fb      	ldr	r3, [r7, #12]
 8013506:	f242 7210 	movw	r2, #10000	; 0x2710
 801350a:	4293      	cmp	r3, r2
 801350c:	d902      	bls.n	8013514 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801350e:	2301      	movs	r3, #1
 8013510:	75fb      	strb	r3, [r7, #23]
          break;
 8013512:	e056      	b.n	80135c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8013514:	683b      	ldr	r3, [r7, #0]
 8013516:	781b      	ldrb	r3, [r3, #0]
 8013518:	015a      	lsls	r2, r3, #5
 801351a:	693b      	ldr	r3, [r7, #16]
 801351c:	4413      	add	r3, r2
 801351e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013528:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801352c:	d0e7      	beq.n	80134fe <USB_EPStopXfer+0x82>
 801352e:	e048      	b.n	80135c2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	781b      	ldrb	r3, [r3, #0]
 8013534:	015a      	lsls	r2, r3, #5
 8013536:	693b      	ldr	r3, [r7, #16]
 8013538:	4413      	add	r3, r2
 801353a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013544:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013548:	d13b      	bne.n	80135c2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801354a:	683b      	ldr	r3, [r7, #0]
 801354c:	781b      	ldrb	r3, [r3, #0]
 801354e:	015a      	lsls	r2, r3, #5
 8013550:	693b      	ldr	r3, [r7, #16]
 8013552:	4413      	add	r3, r2
 8013554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	683a      	ldr	r2, [r7, #0]
 801355c:	7812      	ldrb	r2, [r2, #0]
 801355e:	0151      	lsls	r1, r2, #5
 8013560:	693a      	ldr	r2, [r7, #16]
 8013562:	440a      	add	r2, r1
 8013564:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013568:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801356c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801356e:	683b      	ldr	r3, [r7, #0]
 8013570:	781b      	ldrb	r3, [r3, #0]
 8013572:	015a      	lsls	r2, r3, #5
 8013574:	693b      	ldr	r3, [r7, #16]
 8013576:	4413      	add	r3, r2
 8013578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	683a      	ldr	r2, [r7, #0]
 8013580:	7812      	ldrb	r2, [r2, #0]
 8013582:	0151      	lsls	r1, r2, #5
 8013584:	693a      	ldr	r2, [r7, #16]
 8013586:	440a      	add	r2, r1
 8013588:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801358c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013590:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	3301      	adds	r3, #1
 8013596:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	f242 7210 	movw	r2, #10000	; 0x2710
 801359e:	4293      	cmp	r3, r2
 80135a0:	d902      	bls.n	80135a8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80135a2:	2301      	movs	r3, #1
 80135a4:	75fb      	strb	r3, [r7, #23]
          break;
 80135a6:	e00c      	b.n	80135c2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80135a8:	683b      	ldr	r3, [r7, #0]
 80135aa:	781b      	ldrb	r3, [r3, #0]
 80135ac:	015a      	lsls	r2, r3, #5
 80135ae:	693b      	ldr	r3, [r7, #16]
 80135b0:	4413      	add	r3, r2
 80135b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80135bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80135c0:	d0e7      	beq.n	8013592 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80135c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80135c4:	4618      	mov	r0, r3
 80135c6:	371c      	adds	r7, #28
 80135c8:	46bd      	mov	sp, r7
 80135ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ce:	4770      	bx	lr

080135d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80135d0:	b480      	push	{r7}
 80135d2:	b089      	sub	sp, #36	; 0x24
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	60f8      	str	r0, [r7, #12]
 80135d8:	60b9      	str	r1, [r7, #8]
 80135da:	4611      	mov	r1, r2
 80135dc:	461a      	mov	r2, r3
 80135de:	460b      	mov	r3, r1
 80135e0:	71fb      	strb	r3, [r7, #7]
 80135e2:	4613      	mov	r3, r2
 80135e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80135ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d123      	bne.n	801363e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80135f6:	88bb      	ldrh	r3, [r7, #4]
 80135f8:	3303      	adds	r3, #3
 80135fa:	089b      	lsrs	r3, r3, #2
 80135fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80135fe:	2300      	movs	r3, #0
 8013600:	61bb      	str	r3, [r7, #24]
 8013602:	e018      	b.n	8013636 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013604:	79fb      	ldrb	r3, [r7, #7]
 8013606:	031a      	lsls	r2, r3, #12
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	4413      	add	r3, r2
 801360c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013610:	461a      	mov	r2, r3
 8013612:	69fb      	ldr	r3, [r7, #28]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013618:	69fb      	ldr	r3, [r7, #28]
 801361a:	3301      	adds	r3, #1
 801361c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801361e:	69fb      	ldr	r3, [r7, #28]
 8013620:	3301      	adds	r3, #1
 8013622:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013624:	69fb      	ldr	r3, [r7, #28]
 8013626:	3301      	adds	r3, #1
 8013628:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801362a:	69fb      	ldr	r3, [r7, #28]
 801362c:	3301      	adds	r3, #1
 801362e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013630:	69bb      	ldr	r3, [r7, #24]
 8013632:	3301      	adds	r3, #1
 8013634:	61bb      	str	r3, [r7, #24]
 8013636:	69ba      	ldr	r2, [r7, #24]
 8013638:	693b      	ldr	r3, [r7, #16]
 801363a:	429a      	cmp	r2, r3
 801363c:	d3e2      	bcc.n	8013604 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801363e:	2300      	movs	r3, #0
}
 8013640:	4618      	mov	r0, r3
 8013642:	3724      	adds	r7, #36	; 0x24
 8013644:	46bd      	mov	sp, r7
 8013646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801364a:	4770      	bx	lr

0801364c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801364c:	b480      	push	{r7}
 801364e:	b08b      	sub	sp, #44	; 0x2c
 8013650:	af00      	add	r7, sp, #0
 8013652:	60f8      	str	r0, [r7, #12]
 8013654:	60b9      	str	r1, [r7, #8]
 8013656:	4613      	mov	r3, r2
 8013658:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801365e:	68bb      	ldr	r3, [r7, #8]
 8013660:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013662:	88fb      	ldrh	r3, [r7, #6]
 8013664:	089b      	lsrs	r3, r3, #2
 8013666:	b29b      	uxth	r3, r3
 8013668:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801366a:	88fb      	ldrh	r3, [r7, #6]
 801366c:	f003 0303 	and.w	r3, r3, #3
 8013670:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013672:	2300      	movs	r3, #0
 8013674:	623b      	str	r3, [r7, #32]
 8013676:	e014      	b.n	80136a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013678:	69bb      	ldr	r3, [r7, #24]
 801367a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801367e:	681a      	ldr	r2, [r3, #0]
 8013680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013682:	601a      	str	r2, [r3, #0]
    pDest++;
 8013684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013686:	3301      	adds	r3, #1
 8013688:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801368c:	3301      	adds	r3, #1
 801368e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013692:	3301      	adds	r3, #1
 8013694:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013698:	3301      	adds	r3, #1
 801369a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 801369c:	6a3b      	ldr	r3, [r7, #32]
 801369e:	3301      	adds	r3, #1
 80136a0:	623b      	str	r3, [r7, #32]
 80136a2:	6a3a      	ldr	r2, [r7, #32]
 80136a4:	697b      	ldr	r3, [r7, #20]
 80136a6:	429a      	cmp	r2, r3
 80136a8:	d3e6      	bcc.n	8013678 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80136aa:	8bfb      	ldrh	r3, [r7, #30]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d01e      	beq.n	80136ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80136b0:	2300      	movs	r3, #0
 80136b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80136b4:	69bb      	ldr	r3, [r7, #24]
 80136b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80136ba:	461a      	mov	r2, r3
 80136bc:	f107 0310 	add.w	r3, r7, #16
 80136c0:	6812      	ldr	r2, [r2, #0]
 80136c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80136c4:	693a      	ldr	r2, [r7, #16]
 80136c6:	6a3b      	ldr	r3, [r7, #32]
 80136c8:	b2db      	uxtb	r3, r3
 80136ca:	00db      	lsls	r3, r3, #3
 80136cc:	fa22 f303 	lsr.w	r3, r2, r3
 80136d0:	b2da      	uxtb	r2, r3
 80136d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136d4:	701a      	strb	r2, [r3, #0]
      i++;
 80136d6:	6a3b      	ldr	r3, [r7, #32]
 80136d8:	3301      	adds	r3, #1
 80136da:	623b      	str	r3, [r7, #32]
      pDest++;
 80136dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136de:	3301      	adds	r3, #1
 80136e0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80136e2:	8bfb      	ldrh	r3, [r7, #30]
 80136e4:	3b01      	subs	r3, #1
 80136e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80136e8:	8bfb      	ldrh	r3, [r7, #30]
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d1ea      	bne.n	80136c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80136ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80136f0:	4618      	mov	r0, r3
 80136f2:	372c      	adds	r7, #44	; 0x2c
 80136f4:	46bd      	mov	sp, r7
 80136f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fa:	4770      	bx	lr

080136fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80136fc:	b480      	push	{r7}
 80136fe:	b085      	sub	sp, #20
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
 8013704:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801370a:	683b      	ldr	r3, [r7, #0]
 801370c:	781b      	ldrb	r3, [r3, #0]
 801370e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013710:	683b      	ldr	r3, [r7, #0]
 8013712:	785b      	ldrb	r3, [r3, #1]
 8013714:	2b01      	cmp	r3, #1
 8013716:	d12c      	bne.n	8013772 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013718:	68bb      	ldr	r3, [r7, #8]
 801371a:	015a      	lsls	r2, r3, #5
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	4413      	add	r3, r2
 8013720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013724:	681b      	ldr	r3, [r3, #0]
 8013726:	2b00      	cmp	r3, #0
 8013728:	db12      	blt.n	8013750 <USB_EPSetStall+0x54>
 801372a:	68bb      	ldr	r3, [r7, #8]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d00f      	beq.n	8013750 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8013730:	68bb      	ldr	r3, [r7, #8]
 8013732:	015a      	lsls	r2, r3, #5
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	4413      	add	r3, r2
 8013738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	68ba      	ldr	r2, [r7, #8]
 8013740:	0151      	lsls	r1, r2, #5
 8013742:	68fa      	ldr	r2, [r7, #12]
 8013744:	440a      	add	r2, r1
 8013746:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801374a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801374e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013750:	68bb      	ldr	r3, [r7, #8]
 8013752:	015a      	lsls	r2, r3, #5
 8013754:	68fb      	ldr	r3, [r7, #12]
 8013756:	4413      	add	r3, r2
 8013758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	68ba      	ldr	r2, [r7, #8]
 8013760:	0151      	lsls	r1, r2, #5
 8013762:	68fa      	ldr	r2, [r7, #12]
 8013764:	440a      	add	r2, r1
 8013766:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801376a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801376e:	6013      	str	r3, [r2, #0]
 8013770:	e02b      	b.n	80137ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013772:	68bb      	ldr	r3, [r7, #8]
 8013774:	015a      	lsls	r2, r3, #5
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	4413      	add	r3, r2
 801377a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	db12      	blt.n	80137aa <USB_EPSetStall+0xae>
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d00f      	beq.n	80137aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801378a:	68bb      	ldr	r3, [r7, #8]
 801378c:	015a      	lsls	r2, r3, #5
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	4413      	add	r3, r2
 8013792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	68ba      	ldr	r2, [r7, #8]
 801379a:	0151      	lsls	r1, r2, #5
 801379c:	68fa      	ldr	r2, [r7, #12]
 801379e:	440a      	add	r2, r1
 80137a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80137a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80137aa:	68bb      	ldr	r3, [r7, #8]
 80137ac:	015a      	lsls	r2, r3, #5
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	4413      	add	r3, r2
 80137b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	68ba      	ldr	r2, [r7, #8]
 80137ba:	0151      	lsls	r1, r2, #5
 80137bc:	68fa      	ldr	r2, [r7, #12]
 80137be:	440a      	add	r2, r1
 80137c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80137c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80137c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80137ca:	2300      	movs	r3, #0
}
 80137cc:	4618      	mov	r0, r3
 80137ce:	3714      	adds	r7, #20
 80137d0:	46bd      	mov	sp, r7
 80137d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137d6:	4770      	bx	lr

080137d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80137d8:	b480      	push	{r7}
 80137da:	b085      	sub	sp, #20
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
 80137e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80137e6:	683b      	ldr	r3, [r7, #0]
 80137e8:	781b      	ldrb	r3, [r3, #0]
 80137ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80137ec:	683b      	ldr	r3, [r7, #0]
 80137ee:	785b      	ldrb	r3, [r3, #1]
 80137f0:	2b01      	cmp	r3, #1
 80137f2:	d128      	bne.n	8013846 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80137f4:	68bb      	ldr	r3, [r7, #8]
 80137f6:	015a      	lsls	r2, r3, #5
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	4413      	add	r3, r2
 80137fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	68ba      	ldr	r2, [r7, #8]
 8013804:	0151      	lsls	r1, r2, #5
 8013806:	68fa      	ldr	r2, [r7, #12]
 8013808:	440a      	add	r2, r1
 801380a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801380e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013812:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013814:	683b      	ldr	r3, [r7, #0]
 8013816:	791b      	ldrb	r3, [r3, #4]
 8013818:	2b03      	cmp	r3, #3
 801381a:	d003      	beq.n	8013824 <USB_EPClearStall+0x4c>
 801381c:	683b      	ldr	r3, [r7, #0]
 801381e:	791b      	ldrb	r3, [r3, #4]
 8013820:	2b02      	cmp	r3, #2
 8013822:	d138      	bne.n	8013896 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013824:	68bb      	ldr	r3, [r7, #8]
 8013826:	015a      	lsls	r2, r3, #5
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	4413      	add	r3, r2
 801382c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	68ba      	ldr	r2, [r7, #8]
 8013834:	0151      	lsls	r1, r2, #5
 8013836:	68fa      	ldr	r2, [r7, #12]
 8013838:	440a      	add	r2, r1
 801383a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801383e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013842:	6013      	str	r3, [r2, #0]
 8013844:	e027      	b.n	8013896 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013846:	68bb      	ldr	r3, [r7, #8]
 8013848:	015a      	lsls	r2, r3, #5
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	4413      	add	r3, r2
 801384e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	68ba      	ldr	r2, [r7, #8]
 8013856:	0151      	lsls	r1, r2, #5
 8013858:	68fa      	ldr	r2, [r7, #12]
 801385a:	440a      	add	r2, r1
 801385c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013860:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013864:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013866:	683b      	ldr	r3, [r7, #0]
 8013868:	791b      	ldrb	r3, [r3, #4]
 801386a:	2b03      	cmp	r3, #3
 801386c:	d003      	beq.n	8013876 <USB_EPClearStall+0x9e>
 801386e:	683b      	ldr	r3, [r7, #0]
 8013870:	791b      	ldrb	r3, [r3, #4]
 8013872:	2b02      	cmp	r3, #2
 8013874:	d10f      	bne.n	8013896 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013876:	68bb      	ldr	r3, [r7, #8]
 8013878:	015a      	lsls	r2, r3, #5
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	4413      	add	r3, r2
 801387e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	68ba      	ldr	r2, [r7, #8]
 8013886:	0151      	lsls	r1, r2, #5
 8013888:	68fa      	ldr	r2, [r7, #12]
 801388a:	440a      	add	r2, r1
 801388c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013894:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8013896:	2300      	movs	r3, #0
}
 8013898:	4618      	mov	r0, r3
 801389a:	3714      	adds	r7, #20
 801389c:	46bd      	mov	sp, r7
 801389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138a2:	4770      	bx	lr

080138a4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80138a4:	b480      	push	{r7}
 80138a6:	b085      	sub	sp, #20
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	6078      	str	r0, [r7, #4]
 80138ac:	460b      	mov	r3, r1
 80138ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	68fa      	ldr	r2, [r7, #12]
 80138be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80138c2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80138c6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80138c8:	68fb      	ldr	r3, [r7, #12]
 80138ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80138ce:	681a      	ldr	r2, [r3, #0]
 80138d0:	78fb      	ldrb	r3, [r7, #3]
 80138d2:	011b      	lsls	r3, r3, #4
 80138d4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80138d8:	68f9      	ldr	r1, [r7, #12]
 80138da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80138de:	4313      	orrs	r3, r2
 80138e0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80138e2:	2300      	movs	r3, #0
}
 80138e4:	4618      	mov	r0, r3
 80138e6:	3714      	adds	r7, #20
 80138e8:	46bd      	mov	sp, r7
 80138ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ee:	4770      	bx	lr

080138f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80138f0:	b480      	push	{r7}
 80138f2:	b085      	sub	sp, #20
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	68fa      	ldr	r2, [r7, #12]
 8013906:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801390a:	f023 0303 	bic.w	r3, r3, #3
 801390e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013916:	685b      	ldr	r3, [r3, #4]
 8013918:	68fa      	ldr	r2, [r7, #12]
 801391a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801391e:	f023 0302 	bic.w	r3, r3, #2
 8013922:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013924:	2300      	movs	r3, #0
}
 8013926:	4618      	mov	r0, r3
 8013928:	3714      	adds	r7, #20
 801392a:	46bd      	mov	sp, r7
 801392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013930:	4770      	bx	lr

08013932 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013932:	b480      	push	{r7}
 8013934:	b085      	sub	sp, #20
 8013936:	af00      	add	r7, sp, #0
 8013938:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801393a:	687b      	ldr	r3, [r7, #4]
 801393c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	68fa      	ldr	r2, [r7, #12]
 8013948:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801394c:	f023 0303 	bic.w	r3, r3, #3
 8013950:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013958:	685b      	ldr	r3, [r3, #4]
 801395a:	68fa      	ldr	r2, [r7, #12]
 801395c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013960:	f043 0302 	orr.w	r3, r3, #2
 8013964:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013966:	2300      	movs	r3, #0
}
 8013968:	4618      	mov	r0, r3
 801396a:	3714      	adds	r7, #20
 801396c:	46bd      	mov	sp, r7
 801396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013972:	4770      	bx	lr

08013974 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013974:	b480      	push	{r7}
 8013976:	b085      	sub	sp, #20
 8013978:	af00      	add	r7, sp, #0
 801397a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	695b      	ldr	r3, [r3, #20]
 8013980:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	699b      	ldr	r3, [r3, #24]
 8013986:	68fa      	ldr	r2, [r7, #12]
 8013988:	4013      	ands	r3, r2
 801398a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801398c:	68fb      	ldr	r3, [r7, #12]
}
 801398e:	4618      	mov	r0, r3
 8013990:	3714      	adds	r7, #20
 8013992:	46bd      	mov	sp, r7
 8013994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013998:	4770      	bx	lr

0801399a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801399a:	b480      	push	{r7}
 801399c:	b085      	sub	sp, #20
 801399e:	af00      	add	r7, sp, #0
 80139a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80139ac:	699b      	ldr	r3, [r3, #24]
 80139ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80139b6:	69db      	ldr	r3, [r3, #28]
 80139b8:	68ba      	ldr	r2, [r7, #8]
 80139ba:	4013      	ands	r3, r2
 80139bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80139be:	68bb      	ldr	r3, [r7, #8]
 80139c0:	0c1b      	lsrs	r3, r3, #16
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3714      	adds	r7, #20
 80139c6:	46bd      	mov	sp, r7
 80139c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139cc:	4770      	bx	lr

080139ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80139ce:	b480      	push	{r7}
 80139d0:	b085      	sub	sp, #20
 80139d2:	af00      	add	r7, sp, #0
 80139d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80139da:	68fb      	ldr	r3, [r7, #12]
 80139dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80139e0:	699b      	ldr	r3, [r3, #24]
 80139e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80139ea:	69db      	ldr	r3, [r3, #28]
 80139ec:	68ba      	ldr	r2, [r7, #8]
 80139ee:	4013      	ands	r3, r2
 80139f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80139f2:	68bb      	ldr	r3, [r7, #8]
 80139f4:	b29b      	uxth	r3, r3
}
 80139f6:	4618      	mov	r0, r3
 80139f8:	3714      	adds	r7, #20
 80139fa:	46bd      	mov	sp, r7
 80139fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a00:	4770      	bx	lr

08013a02 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013a02:	b480      	push	{r7}
 8013a04:	b085      	sub	sp, #20
 8013a06:	af00      	add	r7, sp, #0
 8013a08:	6078      	str	r0, [r7, #4]
 8013a0a:	460b      	mov	r3, r1
 8013a0c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8013a12:	78fb      	ldrb	r3, [r7, #3]
 8013a14:	015a      	lsls	r2, r3, #5
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	4413      	add	r3, r2
 8013a1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a1e:	689b      	ldr	r3, [r3, #8]
 8013a20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a28:	695b      	ldr	r3, [r3, #20]
 8013a2a:	68ba      	ldr	r2, [r7, #8]
 8013a2c:	4013      	ands	r3, r2
 8013a2e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013a30:	68bb      	ldr	r3, [r7, #8]
}
 8013a32:	4618      	mov	r0, r3
 8013a34:	3714      	adds	r7, #20
 8013a36:	46bd      	mov	sp, r7
 8013a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a3c:	4770      	bx	lr

08013a3e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013a3e:	b480      	push	{r7}
 8013a40:	b087      	sub	sp, #28
 8013a42:	af00      	add	r7, sp, #0
 8013a44:	6078      	str	r0, [r7, #4]
 8013a46:	460b      	mov	r3, r1
 8013a48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8013a4e:	697b      	ldr	r3, [r7, #20]
 8013a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a54:	691b      	ldr	r3, [r3, #16]
 8013a56:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013a60:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8013a62:	78fb      	ldrb	r3, [r7, #3]
 8013a64:	f003 030f 	and.w	r3, r3, #15
 8013a68:	68fa      	ldr	r2, [r7, #12]
 8013a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8013a6e:	01db      	lsls	r3, r3, #7
 8013a70:	b2db      	uxtb	r3, r3
 8013a72:	693a      	ldr	r2, [r7, #16]
 8013a74:	4313      	orrs	r3, r2
 8013a76:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8013a78:	78fb      	ldrb	r3, [r7, #3]
 8013a7a:	015a      	lsls	r2, r3, #5
 8013a7c:	697b      	ldr	r3, [r7, #20]
 8013a7e:	4413      	add	r3, r2
 8013a80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013a84:	689b      	ldr	r3, [r3, #8]
 8013a86:	693a      	ldr	r2, [r7, #16]
 8013a88:	4013      	ands	r3, r2
 8013a8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013a8c:	68bb      	ldr	r3, [r7, #8]
}
 8013a8e:	4618      	mov	r0, r3
 8013a90:	371c      	adds	r7, #28
 8013a92:	46bd      	mov	sp, r7
 8013a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a98:	4770      	bx	lr

08013a9a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013a9a:	b480      	push	{r7}
 8013a9c:	b083      	sub	sp, #12
 8013a9e:	af00      	add	r7, sp, #0
 8013aa0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	695b      	ldr	r3, [r3, #20]
 8013aa6:	f003 0301 	and.w	r3, r3, #1
}
 8013aaa:	4618      	mov	r0, r3
 8013aac:	370c      	adds	r7, #12
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab4:	4770      	bx	lr
	...

08013ab8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8013ab8:	b480      	push	{r7}
 8013aba:	b085      	sub	sp, #20
 8013abc:	af00      	add	r7, sp, #0
 8013abe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013aca:	681a      	ldr	r2, [r3, #0]
 8013acc:	68fb      	ldr	r3, [r7, #12]
 8013ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013ad2:	4619      	mov	r1, r3
 8013ad4:	4b09      	ldr	r3, [pc, #36]	; (8013afc <USB_ActivateSetup+0x44>)
 8013ad6:	4013      	ands	r3, r2
 8013ad8:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ae0:	685b      	ldr	r3, [r3, #4]
 8013ae2:	68fa      	ldr	r2, [r7, #12]
 8013ae4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013ae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013aec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013aee:	2300      	movs	r3, #0
}
 8013af0:	4618      	mov	r0, r3
 8013af2:	3714      	adds	r7, #20
 8013af4:	46bd      	mov	sp, r7
 8013af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013afa:	4770      	bx	lr
 8013afc:	fffff800 	.word	0xfffff800

08013b00 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8013b00:	b480      	push	{r7}
 8013b02:	b087      	sub	sp, #28
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	60f8      	str	r0, [r7, #12]
 8013b08:	460b      	mov	r3, r1
 8013b0a:	607a      	str	r2, [r7, #4]
 8013b0c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	333c      	adds	r3, #60	; 0x3c
 8013b16:	3304      	adds	r3, #4
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8013b1c:	693b      	ldr	r3, [r7, #16]
 8013b1e:	4a26      	ldr	r2, [pc, #152]	; (8013bb8 <USB_EP0_OutStart+0xb8>)
 8013b20:	4293      	cmp	r3, r2
 8013b22:	d90a      	bls.n	8013b3a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013b24:	697b      	ldr	r3, [r7, #20]
 8013b26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013b30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013b34:	d101      	bne.n	8013b3a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8013b36:	2300      	movs	r3, #0
 8013b38:	e037      	b.n	8013baa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8013b3a:	697b      	ldr	r3, [r7, #20]
 8013b3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b40:	461a      	mov	r2, r3
 8013b42:	2300      	movs	r3, #0
 8013b44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013b46:	697b      	ldr	r3, [r7, #20]
 8013b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b4c:	691b      	ldr	r3, [r3, #16]
 8013b4e:	697a      	ldr	r2, [r7, #20]
 8013b50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013b54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013b58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8013b5a:	697b      	ldr	r3, [r7, #20]
 8013b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b60:	691b      	ldr	r3, [r3, #16]
 8013b62:	697a      	ldr	r2, [r7, #20]
 8013b64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013b68:	f043 0318 	orr.w	r3, r3, #24
 8013b6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8013b6e:	697b      	ldr	r3, [r7, #20]
 8013b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b74:	691b      	ldr	r3, [r3, #16]
 8013b76:	697a      	ldr	r2, [r7, #20]
 8013b78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013b7c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8013b80:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8013b82:	7afb      	ldrb	r3, [r7, #11]
 8013b84:	2b01      	cmp	r3, #1
 8013b86:	d10f      	bne.n	8013ba8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8013b88:	697b      	ldr	r3, [r7, #20]
 8013b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b8e:	461a      	mov	r2, r3
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8013b94:	697b      	ldr	r3, [r7, #20]
 8013b96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	697a      	ldr	r2, [r7, #20]
 8013b9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013ba2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8013ba6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013ba8:	2300      	movs	r3, #0
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	371c      	adds	r7, #28
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb4:	4770      	bx	lr
 8013bb6:	bf00      	nop
 8013bb8:	4f54300a 	.word	0x4f54300a

08013bbc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8013bbc:	b480      	push	{r7}
 8013bbe:	b085      	sub	sp, #20
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013bc8:	68fb      	ldr	r3, [r7, #12]
 8013bca:	3301      	adds	r3, #1
 8013bcc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	4a13      	ldr	r2, [pc, #76]	; (8013c20 <USB_CoreReset+0x64>)
 8013bd2:	4293      	cmp	r3, r2
 8013bd4:	d901      	bls.n	8013bda <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8013bd6:	2303      	movs	r3, #3
 8013bd8:	e01b      	b.n	8013c12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	691b      	ldr	r3, [r3, #16]
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	daf2      	bge.n	8013bc8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8013be2:	2300      	movs	r3, #0
 8013be4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	691b      	ldr	r3, [r3, #16]
 8013bea:	f043 0201 	orr.w	r2, r3, #1
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013bf2:	68fb      	ldr	r3, [r7, #12]
 8013bf4:	3301      	adds	r3, #1
 8013bf6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	4a09      	ldr	r2, [pc, #36]	; (8013c20 <USB_CoreReset+0x64>)
 8013bfc:	4293      	cmp	r3, r2
 8013bfe:	d901      	bls.n	8013c04 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8013c00:	2303      	movs	r3, #3
 8013c02:	e006      	b.n	8013c12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	691b      	ldr	r3, [r3, #16]
 8013c08:	f003 0301 	and.w	r3, r3, #1
 8013c0c:	2b01      	cmp	r3, #1
 8013c0e:	d0f0      	beq.n	8013bf2 <USB_CoreReset+0x36>

  return HAL_OK;
 8013c10:	2300      	movs	r3, #0
}
 8013c12:	4618      	mov	r0, r3
 8013c14:	3714      	adds	r7, #20
 8013c16:	46bd      	mov	sp, r7
 8013c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c1c:	4770      	bx	lr
 8013c1e:	bf00      	nop
 8013c20:	00030d40 	.word	0x00030d40

08013c24 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8013c24:	b580      	push	{r7, lr}
 8013c26:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8013c28:	4904      	ldr	r1, [pc, #16]	; (8013c3c <MX_FATFS_Init+0x18>)
 8013c2a:	4805      	ldr	r0, [pc, #20]	; (8013c40 <MX_FATFS_Init+0x1c>)
 8013c2c:	f004 fe9c 	bl	8018968 <FATFS_LinkDriver>
 8013c30:	4603      	mov	r3, r0
 8013c32:	461a      	mov	r2, r3
 8013c34:	4b03      	ldr	r3, [pc, #12]	; (8013c44 <MX_FATFS_Init+0x20>)
 8013c36:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8013c38:	bf00      	nop
 8013c3a:	bd80      	pop	{r7, pc}
 8013c3c:	24001698 	.word	0x24001698
 8013c40:	0801dcb4 	.word	0x0801dcb4
 8013c44:	24001694 	.word	0x24001694

08013c48 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8013c48:	b480      	push	{r7}
 8013c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8013c4c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8013c4e:	4618      	mov	r0, r3
 8013c50:	46bd      	mov	sp, r7
 8013c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c56:	4770      	bx	lr

08013c58 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b082      	sub	sp, #8
 8013c5c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8013c5e:	2300      	movs	r3, #0
 8013c60:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8013c62:	f000 f885 	bl	8013d70 <BSP_SD_IsDetected>
 8013c66:	4603      	mov	r3, r0
 8013c68:	2b01      	cmp	r3, #1
 8013c6a:	d001      	beq.n	8013c70 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8013c6c:	2302      	movs	r3, #2
 8013c6e:	e012      	b.n	8013c96 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8013c70:	480b      	ldr	r0, [pc, #44]	; (8013ca0 <BSP_SD_Init+0x48>)
 8013c72:	f7f8 ff39 	bl	800cae8 <HAL_SD_Init>
 8013c76:	4603      	mov	r3, r0
 8013c78:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8013c7a:	79fb      	ldrb	r3, [r7, #7]
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d109      	bne.n	8013c94 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8013c80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8013c84:	4806      	ldr	r0, [pc, #24]	; (8013ca0 <BSP_SD_Init+0x48>)
 8013c86:	f7f9 fdef 	bl	800d868 <HAL_SD_ConfigWideBusOperation>
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d001      	beq.n	8013c94 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8013c90:	2301      	movs	r3, #1
 8013c92:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8013c94:	79fb      	ldrb	r3, [r7, #7]
}
 8013c96:	4618      	mov	r0, r3
 8013c98:	3708      	adds	r7, #8
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bd80      	pop	{r7, pc}
 8013c9e:	bf00      	nop
 8013ca0:	24000f30 	.word	0x24000f30

08013ca4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b086      	sub	sp, #24
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	60f8      	str	r0, [r7, #12]
 8013cac:	60b9      	str	r1, [r7, #8]
 8013cae:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8013cb0:	2300      	movs	r3, #0
 8013cb2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	68ba      	ldr	r2, [r7, #8]
 8013cb8:	68f9      	ldr	r1, [r7, #12]
 8013cba:	4806      	ldr	r0, [pc, #24]	; (8013cd4 <BSP_SD_ReadBlocks_DMA+0x30>)
 8013cbc:	f7f9 f834 	bl	800cd28 <HAL_SD_ReadBlocks_DMA>
 8013cc0:	4603      	mov	r3, r0
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d001      	beq.n	8013cca <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8013cc6:	2301      	movs	r3, #1
 8013cc8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ccc:	4618      	mov	r0, r3
 8013cce:	3718      	adds	r7, #24
 8013cd0:	46bd      	mov	sp, r7
 8013cd2:	bd80      	pop	{r7, pc}
 8013cd4:	24000f30 	.word	0x24000f30

08013cd8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8013cd8:	b580      	push	{r7, lr}
 8013cda:	b086      	sub	sp, #24
 8013cdc:	af00      	add	r7, sp, #0
 8013cde:	60f8      	str	r0, [r7, #12]
 8013ce0:	60b9      	str	r1, [r7, #8]
 8013ce2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	68ba      	ldr	r2, [r7, #8]
 8013cec:	68f9      	ldr	r1, [r7, #12]
 8013cee:	4806      	ldr	r0, [pc, #24]	; (8013d08 <BSP_SD_WriteBlocks_DMA+0x30>)
 8013cf0:	f7f9 f8c2 	bl	800ce78 <HAL_SD_WriteBlocks_DMA>
 8013cf4:	4603      	mov	r3, r0
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d001      	beq.n	8013cfe <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8013cfa:	2301      	movs	r3, #1
 8013cfc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	3718      	adds	r7, #24
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bd80      	pop	{r7, pc}
 8013d08:	24000f30 	.word	0x24000f30

08013d0c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8013d0c:	b580      	push	{r7, lr}
 8013d0e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8013d10:	4805      	ldr	r0, [pc, #20]	; (8013d28 <BSP_SD_GetCardState+0x1c>)
 8013d12:	f7f9 febb 	bl	800da8c <HAL_SD_GetCardState>
 8013d16:	4603      	mov	r3, r0
 8013d18:	2b04      	cmp	r3, #4
 8013d1a:	bf14      	ite	ne
 8013d1c:	2301      	movne	r3, #1
 8013d1e:	2300      	moveq	r3, #0
 8013d20:	b2db      	uxtb	r3, r3
}
 8013d22:	4618      	mov	r0, r3
 8013d24:	bd80      	pop	{r7, pc}
 8013d26:	bf00      	nop
 8013d28:	24000f30 	.word	0x24000f30

08013d2c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8013d2c:	b580      	push	{r7, lr}
 8013d2e:	b082      	sub	sp, #8
 8013d30:	af00      	add	r7, sp, #0
 8013d32:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 8013d34:	6879      	ldr	r1, [r7, #4]
 8013d36:	4803      	ldr	r0, [pc, #12]	; (8013d44 <BSP_SD_GetCardInfo+0x18>)
 8013d38:	f7f9 fd6a 	bl	800d810 <HAL_SD_GetCardInfo>
}
 8013d3c:	bf00      	nop
 8013d3e:	3708      	adds	r7, #8
 8013d40:	46bd      	mov	sp, r7
 8013d42:	bd80      	pop	{r7, pc}
 8013d44:	24000f30 	.word	0x24000f30

08013d48 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8013d48:	b580      	push	{r7, lr}
 8013d4a:	b082      	sub	sp, #8
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8013d50:	f000 f984 	bl	801405c <BSP_SD_WriteCpltCallback>
}
 8013d54:	bf00      	nop
 8013d56:	3708      	adds	r7, #8
 8013d58:	46bd      	mov	sp, r7
 8013d5a:	bd80      	pop	{r7, pc}

08013d5c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8013d5c:	b580      	push	{r7, lr}
 8013d5e:	b082      	sub	sp, #8
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8013d64:	f000 f986 	bl	8014074 <BSP_SD_ReadCpltCallback>
}
 8013d68:	bf00      	nop
 8013d6a:	3708      	adds	r7, #8
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	bd80      	pop	{r7, pc}

08013d70 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8013d70:	b480      	push	{r7}
 8013d72:	b083      	sub	sp, #12
 8013d74:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8013d76:	2301      	movs	r3, #1
 8013d78:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8013d7a:	79fb      	ldrb	r3, [r7, #7]
 8013d7c:	b2db      	uxtb	r3, r3
}
 8013d7e:	4618      	mov	r0, r3
 8013d80:	370c      	adds	r7, #12
 8013d82:	46bd      	mov	sp, r7
 8013d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d88:	4770      	bx	lr

08013d8a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8013d8a:	b580      	push	{r7, lr}
 8013d8c:	b084      	sub	sp, #16
 8013d8e:	af00      	add	r7, sp, #0
 8013d90:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8013d92:	f7ef fbef 	bl	8003574 <HAL_GetTick>
 8013d96:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8013d98:	e006      	b.n	8013da8 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013d9a:	f7ff ffb7 	bl	8013d0c <BSP_SD_GetCardState>
 8013d9e:	4603      	mov	r3, r0
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d101      	bne.n	8013da8 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8013da4:	2300      	movs	r3, #0
 8013da6:	e009      	b.n	8013dbc <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8013da8:	f7ef fbe4 	bl	8003574 <HAL_GetTick>
 8013dac:	4602      	mov	r2, r0
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	1ad3      	subs	r3, r2, r3
 8013db2:	687a      	ldr	r2, [r7, #4]
 8013db4:	429a      	cmp	r2, r3
 8013db6:	d8f0      	bhi.n	8013d9a <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8013db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013dbc:	4618      	mov	r0, r3
 8013dbe:	3710      	adds	r7, #16
 8013dc0:	46bd      	mov	sp, r7
 8013dc2:	bd80      	pop	{r7, pc}

08013dc4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8013dc4:	b580      	push	{r7, lr}
 8013dc6:	b082      	sub	sp, #8
 8013dc8:	af00      	add	r7, sp, #0
 8013dca:	4603      	mov	r3, r0
 8013dcc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8013dce:	4b0b      	ldr	r3, [pc, #44]	; (8013dfc <SD_CheckStatus+0x38>)
 8013dd0:	2201      	movs	r2, #1
 8013dd2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8013dd4:	f7ff ff9a 	bl	8013d0c <BSP_SD_GetCardState>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d107      	bne.n	8013dee <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8013dde:	4b07      	ldr	r3, [pc, #28]	; (8013dfc <SD_CheckStatus+0x38>)
 8013de0:	781b      	ldrb	r3, [r3, #0]
 8013de2:	b2db      	uxtb	r3, r3
 8013de4:	f023 0301 	bic.w	r3, r3, #1
 8013de8:	b2da      	uxtb	r2, r3
 8013dea:	4b04      	ldr	r3, [pc, #16]	; (8013dfc <SD_CheckStatus+0x38>)
 8013dec:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8013dee:	4b03      	ldr	r3, [pc, #12]	; (8013dfc <SD_CheckStatus+0x38>)
 8013df0:	781b      	ldrb	r3, [r3, #0]
 8013df2:	b2db      	uxtb	r3, r3
}
 8013df4:	4618      	mov	r0, r3
 8013df6:	3708      	adds	r7, #8
 8013df8:	46bd      	mov	sp, r7
 8013dfa:	bd80      	pop	{r7, pc}
 8013dfc:	2400000d 	.word	0x2400000d

08013e00 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b082      	sub	sp, #8
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	4603      	mov	r3, r0
 8013e08:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8013e0a:	f7ff ff25 	bl	8013c58 <BSP_SD_Init>
 8013e0e:	4603      	mov	r3, r0
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d107      	bne.n	8013e24 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8013e14:	79fb      	ldrb	r3, [r7, #7]
 8013e16:	4618      	mov	r0, r3
 8013e18:	f7ff ffd4 	bl	8013dc4 <SD_CheckStatus>
 8013e1c:	4603      	mov	r3, r0
 8013e1e:	461a      	mov	r2, r3
 8013e20:	4b04      	ldr	r3, [pc, #16]	; (8013e34 <SD_initialize+0x34>)
 8013e22:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8013e24:	4b03      	ldr	r3, [pc, #12]	; (8013e34 <SD_initialize+0x34>)
 8013e26:	781b      	ldrb	r3, [r3, #0]
 8013e28:	b2db      	uxtb	r3, r3
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3708      	adds	r7, #8
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	2400000d 	.word	0x2400000d

08013e38 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b082      	sub	sp, #8
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	4603      	mov	r3, r0
 8013e40:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8013e42:	79fb      	ldrb	r3, [r7, #7]
 8013e44:	4618      	mov	r0, r3
 8013e46:	f7ff ffbd 	bl	8013dc4 <SD_CheckStatus>
 8013e4a:	4603      	mov	r3, r0
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	3708      	adds	r7, #8
 8013e50:	46bd      	mov	sp, r7
 8013e52:	bd80      	pop	{r7, pc}

08013e54 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8013e54:	b580      	push	{r7, lr}
 8013e56:	b086      	sub	sp, #24
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	60b9      	str	r1, [r7, #8]
 8013e5c:	607a      	str	r2, [r7, #4]
 8013e5e:	603b      	str	r3, [r7, #0]
 8013e60:	4603      	mov	r3, r0
 8013e62:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013e64:	2301      	movs	r3, #1
 8013e66:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013e68:	f247 5030 	movw	r0, #30000	; 0x7530
 8013e6c:	f7ff ff8d 	bl	8013d8a <SD_CheckStatusWithTimeout>
 8013e70:	4603      	mov	r3, r0
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	da01      	bge.n	8013e7a <SD_read+0x26>
  {
    return res;
 8013e76:	7dfb      	ldrb	r3, [r7, #23]
 8013e78:	e03b      	b.n	8013ef2 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8013e7a:	683a      	ldr	r2, [r7, #0]
 8013e7c:	6879      	ldr	r1, [r7, #4]
 8013e7e:	68b8      	ldr	r0, [r7, #8]
 8013e80:	f7ff ff10 	bl	8013ca4 <BSP_SD_ReadBlocks_DMA>
 8013e84:	4603      	mov	r3, r0
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d132      	bne.n	8013ef0 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8013e8a:	4b1c      	ldr	r3, [pc, #112]	; (8013efc <SD_read+0xa8>)
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8013e90:	f7ef fb70 	bl	8003574 <HAL_GetTick>
 8013e94:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8013e96:	bf00      	nop
 8013e98:	4b18      	ldr	r3, [pc, #96]	; (8013efc <SD_read+0xa8>)
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d108      	bne.n	8013eb2 <SD_read+0x5e>
 8013ea0:	f7ef fb68 	bl	8003574 <HAL_GetTick>
 8013ea4:	4602      	mov	r2, r0
 8013ea6:	693b      	ldr	r3, [r7, #16]
 8013ea8:	1ad3      	subs	r3, r2, r3
 8013eaa:	f247 522f 	movw	r2, #29999	; 0x752f
 8013eae:	4293      	cmp	r3, r2
 8013eb0:	d9f2      	bls.n	8013e98 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8013eb2:	4b12      	ldr	r3, [pc, #72]	; (8013efc <SD_read+0xa8>)
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d102      	bne.n	8013ec0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8013eba:	2301      	movs	r3, #1
 8013ebc:	75fb      	strb	r3, [r7, #23]
 8013ebe:	e017      	b.n	8013ef0 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8013ec0:	4b0e      	ldr	r3, [pc, #56]	; (8013efc <SD_read+0xa8>)
 8013ec2:	2200      	movs	r2, #0
 8013ec4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8013ec6:	f7ef fb55 	bl	8003574 <HAL_GetTick>
 8013eca:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8013ecc:	e007      	b.n	8013ede <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013ece:	f7ff ff1d 	bl	8013d0c <BSP_SD_GetCardState>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d102      	bne.n	8013ede <SD_read+0x8a>
          {
            res = RES_OK;
 8013ed8:	2300      	movs	r3, #0
 8013eda:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8013edc:	e008      	b.n	8013ef0 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8013ede:	f7ef fb49 	bl	8003574 <HAL_GetTick>
 8013ee2:	4602      	mov	r2, r0
 8013ee4:	693b      	ldr	r3, [r7, #16]
 8013ee6:	1ad3      	subs	r3, r2, r3
 8013ee8:	f247 522f 	movw	r2, #29999	; 0x752f
 8013eec:	4293      	cmp	r3, r2
 8013eee:	d9ee      	bls.n	8013ece <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8013ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ef2:	4618      	mov	r0, r3
 8013ef4:	3718      	adds	r7, #24
 8013ef6:	46bd      	mov	sp, r7
 8013ef8:	bd80      	pop	{r7, pc}
 8013efa:	bf00      	nop
 8013efc:	240016a0 	.word	0x240016a0

08013f00 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8013f00:	b580      	push	{r7, lr}
 8013f02:	b086      	sub	sp, #24
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	60b9      	str	r1, [r7, #8]
 8013f08:	607a      	str	r2, [r7, #4]
 8013f0a:	603b      	str	r3, [r7, #0]
 8013f0c:	4603      	mov	r3, r0
 8013f0e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8013f10:	2301      	movs	r3, #1
 8013f12:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8013f14:	4b24      	ldr	r3, [pc, #144]	; (8013fa8 <SD_write+0xa8>)
 8013f16:	2200      	movs	r2, #0
 8013f18:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8013f1a:	f247 5030 	movw	r0, #30000	; 0x7530
 8013f1e:	f7ff ff34 	bl	8013d8a <SD_CheckStatusWithTimeout>
 8013f22:	4603      	mov	r3, r0
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	da01      	bge.n	8013f2c <SD_write+0x2c>
  {
    return res;
 8013f28:	7dfb      	ldrb	r3, [r7, #23]
 8013f2a:	e038      	b.n	8013f9e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8013f2c:	683a      	ldr	r2, [r7, #0]
 8013f2e:	6879      	ldr	r1, [r7, #4]
 8013f30:	68b8      	ldr	r0, [r7, #8]
 8013f32:	f7ff fed1 	bl	8013cd8 <BSP_SD_WriteBlocks_DMA>
 8013f36:	4603      	mov	r3, r0
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d12f      	bne.n	8013f9c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8013f3c:	f7ef fb1a 	bl	8003574 <HAL_GetTick>
 8013f40:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8013f42:	bf00      	nop
 8013f44:	4b18      	ldr	r3, [pc, #96]	; (8013fa8 <SD_write+0xa8>)
 8013f46:	681b      	ldr	r3, [r3, #0]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d108      	bne.n	8013f5e <SD_write+0x5e>
 8013f4c:	f7ef fb12 	bl	8003574 <HAL_GetTick>
 8013f50:	4602      	mov	r2, r0
 8013f52:	693b      	ldr	r3, [r7, #16]
 8013f54:	1ad3      	subs	r3, r2, r3
 8013f56:	f247 522f 	movw	r2, #29999	; 0x752f
 8013f5a:	4293      	cmp	r3, r2
 8013f5c:	d9f2      	bls.n	8013f44 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8013f5e:	4b12      	ldr	r3, [pc, #72]	; (8013fa8 <SD_write+0xa8>)
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d102      	bne.n	8013f6c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8013f66:	2301      	movs	r3, #1
 8013f68:	75fb      	strb	r3, [r7, #23]
 8013f6a:	e017      	b.n	8013f9c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8013f6c:	4b0e      	ldr	r3, [pc, #56]	; (8013fa8 <SD_write+0xa8>)
 8013f6e:	2200      	movs	r2, #0
 8013f70:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8013f72:	f7ef faff 	bl	8003574 <HAL_GetTick>
 8013f76:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8013f78:	e007      	b.n	8013f8a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8013f7a:	f7ff fec7 	bl	8013d0c <BSP_SD_GetCardState>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d102      	bne.n	8013f8a <SD_write+0x8a>
          {
            res = RES_OK;
 8013f84:	2300      	movs	r3, #0
 8013f86:	75fb      	strb	r3, [r7, #23]
            break;
 8013f88:	e008      	b.n	8013f9c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8013f8a:	f7ef faf3 	bl	8003574 <HAL_GetTick>
 8013f8e:	4602      	mov	r2, r0
 8013f90:	693b      	ldr	r3, [r7, #16]
 8013f92:	1ad3      	subs	r3, r2, r3
 8013f94:	f247 522f 	movw	r2, #29999	; 0x752f
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	d9ee      	bls.n	8013f7a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8013f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	3718      	adds	r7, #24
 8013fa2:	46bd      	mov	sp, r7
 8013fa4:	bd80      	pop	{r7, pc}
 8013fa6:	bf00      	nop
 8013fa8:	2400169c 	.word	0x2400169c

08013fac <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8013fac:	b580      	push	{r7, lr}
 8013fae:	b08c      	sub	sp, #48	; 0x30
 8013fb0:	af00      	add	r7, sp, #0
 8013fb2:	4603      	mov	r3, r0
 8013fb4:	603a      	str	r2, [r7, #0]
 8013fb6:	71fb      	strb	r3, [r7, #7]
 8013fb8:	460b      	mov	r3, r1
 8013fba:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8013fc2:	4b25      	ldr	r3, [pc, #148]	; (8014058 <SD_ioctl+0xac>)
 8013fc4:	781b      	ldrb	r3, [r3, #0]
 8013fc6:	b2db      	uxtb	r3, r3
 8013fc8:	f003 0301 	and.w	r3, r3, #1
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d001      	beq.n	8013fd4 <SD_ioctl+0x28>
 8013fd0:	2303      	movs	r3, #3
 8013fd2:	e03c      	b.n	801404e <SD_ioctl+0xa2>

  switch (cmd)
 8013fd4:	79bb      	ldrb	r3, [r7, #6]
 8013fd6:	2b03      	cmp	r3, #3
 8013fd8:	d834      	bhi.n	8014044 <SD_ioctl+0x98>
 8013fda:	a201      	add	r2, pc, #4	; (adr r2, 8013fe0 <SD_ioctl+0x34>)
 8013fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013fe0:	08013ff1 	.word	0x08013ff1
 8013fe4:	08013ff9 	.word	0x08013ff9
 8013fe8:	08014011 	.word	0x08014011
 8013fec:	0801402b 	.word	0x0801402b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8013ff6:	e028      	b.n	801404a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8013ff8:	f107 0308 	add.w	r3, r7, #8
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	f7ff fe95 	bl	8013d2c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014002:	6a3a      	ldr	r2, [r7, #32]
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014008:	2300      	movs	r3, #0
 801400a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801400e:	e01c      	b.n	801404a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014010:	f107 0308 	add.w	r3, r7, #8
 8014014:	4618      	mov	r0, r3
 8014016:	f7ff fe89 	bl	8013d2c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801401a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801401c:	b29a      	uxth	r2, r3
 801401e:	683b      	ldr	r3, [r7, #0]
 8014020:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8014022:	2300      	movs	r3, #0
 8014024:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014028:	e00f      	b.n	801404a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801402a:	f107 0308 	add.w	r3, r7, #8
 801402e:	4618      	mov	r0, r3
 8014030:	f7ff fe7c 	bl	8013d2c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014036:	0a5a      	lsrs	r2, r3, #9
 8014038:	683b      	ldr	r3, [r7, #0]
 801403a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801403c:	2300      	movs	r3, #0
 801403e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014042:	e002      	b.n	801404a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014044:	2304      	movs	r3, #4
 8014046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 801404a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801404e:	4618      	mov	r0, r3
 8014050:	3730      	adds	r7, #48	; 0x30
 8014052:	46bd      	mov	sp, r7
 8014054:	bd80      	pop	{r7, pc}
 8014056:	bf00      	nop
 8014058:	2400000d 	.word	0x2400000d

0801405c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 801405c:	b480      	push	{r7}
 801405e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8014060:	4b03      	ldr	r3, [pc, #12]	; (8014070 <BSP_SD_WriteCpltCallback+0x14>)
 8014062:	2201      	movs	r2, #1
 8014064:	601a      	str	r2, [r3, #0]
}
 8014066:	bf00      	nop
 8014068:	46bd      	mov	sp, r7
 801406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406e:	4770      	bx	lr
 8014070:	2400169c 	.word	0x2400169c

08014074 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014074:	b480      	push	{r7}
 8014076:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8014078:	4b03      	ldr	r3, [pc, #12]	; (8014088 <BSP_SD_ReadCpltCallback+0x14>)
 801407a:	2201      	movs	r2, #1
 801407c:	601a      	str	r2, [r3, #0]
}
 801407e:	bf00      	nop
 8014080:	46bd      	mov	sp, r7
 8014082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014086:	4770      	bx	lr
 8014088:	240016a0 	.word	0x240016a0

0801408c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801408c:	b580      	push	{r7, lr}
 801408e:	b084      	sub	sp, #16
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
 8014094:	460b      	mov	r3, r1
 8014096:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014098:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801409c:	f005 fa0a 	bl	80194b4 <USBD_static_malloc>
 80140a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d109      	bne.n	80140bc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	32b0      	adds	r2, #176	; 0xb0
 80140b2:	2100      	movs	r1, #0
 80140b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80140b8:	2302      	movs	r3, #2
 80140ba:	e0d4      	b.n	8014266 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80140bc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80140c0:	2100      	movs	r1, #0
 80140c2:	68f8      	ldr	r0, [r7, #12]
 80140c4:	f006 f99f 	bl	801a406 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	32b0      	adds	r2, #176	; 0xb0
 80140d2:	68f9      	ldr	r1, [r7, #12]
 80140d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	32b0      	adds	r2, #176	; 0xb0
 80140e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	7c1b      	ldrb	r3, [r3, #16]
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d138      	bne.n	8014166 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80140f4:	4b5e      	ldr	r3, [pc, #376]	; (8014270 <USBD_CDC_Init+0x1e4>)
 80140f6:	7819      	ldrb	r1, [r3, #0]
 80140f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80140fc:	2202      	movs	r2, #2
 80140fe:	6878      	ldr	r0, [r7, #4]
 8014100:	f005 f8b5 	bl	801926e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014104:	4b5a      	ldr	r3, [pc, #360]	; (8014270 <USBD_CDC_Init+0x1e4>)
 8014106:	781b      	ldrb	r3, [r3, #0]
 8014108:	f003 020f 	and.w	r2, r3, #15
 801410c:	6879      	ldr	r1, [r7, #4]
 801410e:	4613      	mov	r3, r2
 8014110:	009b      	lsls	r3, r3, #2
 8014112:	4413      	add	r3, r2
 8014114:	009b      	lsls	r3, r3, #2
 8014116:	440b      	add	r3, r1
 8014118:	3324      	adds	r3, #36	; 0x24
 801411a:	2201      	movs	r2, #1
 801411c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801411e:	4b55      	ldr	r3, [pc, #340]	; (8014274 <USBD_CDC_Init+0x1e8>)
 8014120:	7819      	ldrb	r1, [r3, #0]
 8014122:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014126:	2202      	movs	r2, #2
 8014128:	6878      	ldr	r0, [r7, #4]
 801412a:	f005 f8a0 	bl	801926e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801412e:	4b51      	ldr	r3, [pc, #324]	; (8014274 <USBD_CDC_Init+0x1e8>)
 8014130:	781b      	ldrb	r3, [r3, #0]
 8014132:	f003 020f 	and.w	r2, r3, #15
 8014136:	6879      	ldr	r1, [r7, #4]
 8014138:	4613      	mov	r3, r2
 801413a:	009b      	lsls	r3, r3, #2
 801413c:	4413      	add	r3, r2
 801413e:	009b      	lsls	r3, r3, #2
 8014140:	440b      	add	r3, r1
 8014142:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014146:	2201      	movs	r2, #1
 8014148:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801414a:	4b4b      	ldr	r3, [pc, #300]	; (8014278 <USBD_CDC_Init+0x1ec>)
 801414c:	781b      	ldrb	r3, [r3, #0]
 801414e:	f003 020f 	and.w	r2, r3, #15
 8014152:	6879      	ldr	r1, [r7, #4]
 8014154:	4613      	mov	r3, r2
 8014156:	009b      	lsls	r3, r3, #2
 8014158:	4413      	add	r3, r2
 801415a:	009b      	lsls	r3, r3, #2
 801415c:	440b      	add	r3, r1
 801415e:	3326      	adds	r3, #38	; 0x26
 8014160:	2210      	movs	r2, #16
 8014162:	801a      	strh	r2, [r3, #0]
 8014164:	e035      	b.n	80141d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014166:	4b42      	ldr	r3, [pc, #264]	; (8014270 <USBD_CDC_Init+0x1e4>)
 8014168:	7819      	ldrb	r1, [r3, #0]
 801416a:	2340      	movs	r3, #64	; 0x40
 801416c:	2202      	movs	r2, #2
 801416e:	6878      	ldr	r0, [r7, #4]
 8014170:	f005 f87d 	bl	801926e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014174:	4b3e      	ldr	r3, [pc, #248]	; (8014270 <USBD_CDC_Init+0x1e4>)
 8014176:	781b      	ldrb	r3, [r3, #0]
 8014178:	f003 020f 	and.w	r2, r3, #15
 801417c:	6879      	ldr	r1, [r7, #4]
 801417e:	4613      	mov	r3, r2
 8014180:	009b      	lsls	r3, r3, #2
 8014182:	4413      	add	r3, r2
 8014184:	009b      	lsls	r3, r3, #2
 8014186:	440b      	add	r3, r1
 8014188:	3324      	adds	r3, #36	; 0x24
 801418a:	2201      	movs	r2, #1
 801418c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801418e:	4b39      	ldr	r3, [pc, #228]	; (8014274 <USBD_CDC_Init+0x1e8>)
 8014190:	7819      	ldrb	r1, [r3, #0]
 8014192:	2340      	movs	r3, #64	; 0x40
 8014194:	2202      	movs	r2, #2
 8014196:	6878      	ldr	r0, [r7, #4]
 8014198:	f005 f869 	bl	801926e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801419c:	4b35      	ldr	r3, [pc, #212]	; (8014274 <USBD_CDC_Init+0x1e8>)
 801419e:	781b      	ldrb	r3, [r3, #0]
 80141a0:	f003 020f 	and.w	r2, r3, #15
 80141a4:	6879      	ldr	r1, [r7, #4]
 80141a6:	4613      	mov	r3, r2
 80141a8:	009b      	lsls	r3, r3, #2
 80141aa:	4413      	add	r3, r2
 80141ac:	009b      	lsls	r3, r3, #2
 80141ae:	440b      	add	r3, r1
 80141b0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80141b4:	2201      	movs	r2, #1
 80141b6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80141b8:	4b2f      	ldr	r3, [pc, #188]	; (8014278 <USBD_CDC_Init+0x1ec>)
 80141ba:	781b      	ldrb	r3, [r3, #0]
 80141bc:	f003 020f 	and.w	r2, r3, #15
 80141c0:	6879      	ldr	r1, [r7, #4]
 80141c2:	4613      	mov	r3, r2
 80141c4:	009b      	lsls	r3, r3, #2
 80141c6:	4413      	add	r3, r2
 80141c8:	009b      	lsls	r3, r3, #2
 80141ca:	440b      	add	r3, r1
 80141cc:	3326      	adds	r3, #38	; 0x26
 80141ce:	2210      	movs	r2, #16
 80141d0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80141d2:	4b29      	ldr	r3, [pc, #164]	; (8014278 <USBD_CDC_Init+0x1ec>)
 80141d4:	7819      	ldrb	r1, [r3, #0]
 80141d6:	2308      	movs	r3, #8
 80141d8:	2203      	movs	r2, #3
 80141da:	6878      	ldr	r0, [r7, #4]
 80141dc:	f005 f847 	bl	801926e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80141e0:	4b25      	ldr	r3, [pc, #148]	; (8014278 <USBD_CDC_Init+0x1ec>)
 80141e2:	781b      	ldrb	r3, [r3, #0]
 80141e4:	f003 020f 	and.w	r2, r3, #15
 80141e8:	6879      	ldr	r1, [r7, #4]
 80141ea:	4613      	mov	r3, r2
 80141ec:	009b      	lsls	r3, r3, #2
 80141ee:	4413      	add	r3, r2
 80141f0:	009b      	lsls	r3, r3, #2
 80141f2:	440b      	add	r3, r1
 80141f4:	3324      	adds	r3, #36	; 0x24
 80141f6:	2201      	movs	r2, #1
 80141f8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80141fa:	68fb      	ldr	r3, [r7, #12]
 80141fc:	2200      	movs	r2, #0
 80141fe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014208:	687a      	ldr	r2, [r7, #4]
 801420a:	33b0      	adds	r3, #176	; 0xb0
 801420c:	009b      	lsls	r3, r3, #2
 801420e:	4413      	add	r3, r2
 8014210:	685b      	ldr	r3, [r3, #4]
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	2200      	movs	r2, #0
 801421a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	2200      	movs	r2, #0
 8014222:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8014226:	68fb      	ldr	r3, [r7, #12]
 8014228:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 801422c:	2b00      	cmp	r3, #0
 801422e:	d101      	bne.n	8014234 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8014230:	2302      	movs	r3, #2
 8014232:	e018      	b.n	8014266 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	7c1b      	ldrb	r3, [r3, #16]
 8014238:	2b00      	cmp	r3, #0
 801423a:	d10a      	bne.n	8014252 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801423c:	4b0d      	ldr	r3, [pc, #52]	; (8014274 <USBD_CDC_Init+0x1e8>)
 801423e:	7819      	ldrb	r1, [r3, #0]
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014246:	f44f 7300 	mov.w	r3, #512	; 0x200
 801424a:	6878      	ldr	r0, [r7, #4]
 801424c:	f005 f8fe 	bl	801944c <USBD_LL_PrepareReceive>
 8014250:	e008      	b.n	8014264 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014252:	4b08      	ldr	r3, [pc, #32]	; (8014274 <USBD_CDC_Init+0x1e8>)
 8014254:	7819      	ldrb	r1, [r3, #0]
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801425c:	2340      	movs	r3, #64	; 0x40
 801425e:	6878      	ldr	r0, [r7, #4]
 8014260:	f005 f8f4 	bl	801944c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014264:	2300      	movs	r3, #0
}
 8014266:	4618      	mov	r0, r3
 8014268:	3710      	adds	r7, #16
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}
 801426e:	bf00      	nop
 8014270:	24000097 	.word	0x24000097
 8014274:	24000098 	.word	0x24000098
 8014278:	24000099 	.word	0x24000099

0801427c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b082      	sub	sp, #8
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]
 8014284:	460b      	mov	r3, r1
 8014286:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8014288:	4b3a      	ldr	r3, [pc, #232]	; (8014374 <USBD_CDC_DeInit+0xf8>)
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	4619      	mov	r1, r3
 801428e:	6878      	ldr	r0, [r7, #4]
 8014290:	f005 f813 	bl	80192ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014294:	4b37      	ldr	r3, [pc, #220]	; (8014374 <USBD_CDC_DeInit+0xf8>)
 8014296:	781b      	ldrb	r3, [r3, #0]
 8014298:	f003 020f 	and.w	r2, r3, #15
 801429c:	6879      	ldr	r1, [r7, #4]
 801429e:	4613      	mov	r3, r2
 80142a0:	009b      	lsls	r3, r3, #2
 80142a2:	4413      	add	r3, r2
 80142a4:	009b      	lsls	r3, r3, #2
 80142a6:	440b      	add	r3, r1
 80142a8:	3324      	adds	r3, #36	; 0x24
 80142aa:	2200      	movs	r2, #0
 80142ac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80142ae:	4b32      	ldr	r3, [pc, #200]	; (8014378 <USBD_CDC_DeInit+0xfc>)
 80142b0:	781b      	ldrb	r3, [r3, #0]
 80142b2:	4619      	mov	r1, r3
 80142b4:	6878      	ldr	r0, [r7, #4]
 80142b6:	f005 f800 	bl	80192ba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80142ba:	4b2f      	ldr	r3, [pc, #188]	; (8014378 <USBD_CDC_DeInit+0xfc>)
 80142bc:	781b      	ldrb	r3, [r3, #0]
 80142be:	f003 020f 	and.w	r2, r3, #15
 80142c2:	6879      	ldr	r1, [r7, #4]
 80142c4:	4613      	mov	r3, r2
 80142c6:	009b      	lsls	r3, r3, #2
 80142c8:	4413      	add	r3, r2
 80142ca:	009b      	lsls	r3, r3, #2
 80142cc:	440b      	add	r3, r1
 80142ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80142d2:	2200      	movs	r2, #0
 80142d4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80142d6:	4b29      	ldr	r3, [pc, #164]	; (801437c <USBD_CDC_DeInit+0x100>)
 80142d8:	781b      	ldrb	r3, [r3, #0]
 80142da:	4619      	mov	r1, r3
 80142dc:	6878      	ldr	r0, [r7, #4]
 80142de:	f004 ffec 	bl	80192ba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80142e2:	4b26      	ldr	r3, [pc, #152]	; (801437c <USBD_CDC_DeInit+0x100>)
 80142e4:	781b      	ldrb	r3, [r3, #0]
 80142e6:	f003 020f 	and.w	r2, r3, #15
 80142ea:	6879      	ldr	r1, [r7, #4]
 80142ec:	4613      	mov	r3, r2
 80142ee:	009b      	lsls	r3, r3, #2
 80142f0:	4413      	add	r3, r2
 80142f2:	009b      	lsls	r3, r3, #2
 80142f4:	440b      	add	r3, r1
 80142f6:	3324      	adds	r3, #36	; 0x24
 80142f8:	2200      	movs	r2, #0
 80142fa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80142fc:	4b1f      	ldr	r3, [pc, #124]	; (801437c <USBD_CDC_DeInit+0x100>)
 80142fe:	781b      	ldrb	r3, [r3, #0]
 8014300:	f003 020f 	and.w	r2, r3, #15
 8014304:	6879      	ldr	r1, [r7, #4]
 8014306:	4613      	mov	r3, r2
 8014308:	009b      	lsls	r3, r3, #2
 801430a:	4413      	add	r3, r2
 801430c:	009b      	lsls	r3, r3, #2
 801430e:	440b      	add	r3, r1
 8014310:	3326      	adds	r3, #38	; 0x26
 8014312:	2200      	movs	r2, #0
 8014314:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	32b0      	adds	r2, #176	; 0xb0
 8014320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014324:	2b00      	cmp	r3, #0
 8014326:	d01f      	beq.n	8014368 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801432e:	687a      	ldr	r2, [r7, #4]
 8014330:	33b0      	adds	r3, #176	; 0xb0
 8014332:	009b      	lsls	r3, r3, #2
 8014334:	4413      	add	r3, r2
 8014336:	685b      	ldr	r3, [r3, #4]
 8014338:	685b      	ldr	r3, [r3, #4]
 801433a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	32b0      	adds	r2, #176	; 0xb0
 8014346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801434a:	4618      	mov	r0, r3
 801434c:	f005 f8c0 	bl	80194d0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	32b0      	adds	r2, #176	; 0xb0
 801435a:	2100      	movs	r1, #0
 801435c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8014360:	687b      	ldr	r3, [r7, #4]
 8014362:	2200      	movs	r2, #0
 8014364:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8014368:	2300      	movs	r3, #0
}
 801436a:	4618      	mov	r0, r3
 801436c:	3708      	adds	r7, #8
 801436e:	46bd      	mov	sp, r7
 8014370:	bd80      	pop	{r7, pc}
 8014372:	bf00      	nop
 8014374:	24000097 	.word	0x24000097
 8014378:	24000098 	.word	0x24000098
 801437c:	24000099 	.word	0x24000099

08014380 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b086      	sub	sp, #24
 8014384:	af00      	add	r7, sp, #0
 8014386:	6078      	str	r0, [r7, #4]
 8014388:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	32b0      	adds	r2, #176	; 0xb0
 8014394:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014398:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801439a:	2300      	movs	r3, #0
 801439c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801439e:	2300      	movs	r3, #0
 80143a0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80143a2:	2300      	movs	r3, #0
 80143a4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80143a6:	693b      	ldr	r3, [r7, #16]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d101      	bne.n	80143b0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80143ac:	2303      	movs	r3, #3
 80143ae:	e0bf      	b.n	8014530 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80143b0:	683b      	ldr	r3, [r7, #0]
 80143b2:	781b      	ldrb	r3, [r3, #0]
 80143b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d050      	beq.n	801445e <USBD_CDC_Setup+0xde>
 80143bc:	2b20      	cmp	r3, #32
 80143be:	f040 80af 	bne.w	8014520 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80143c2:	683b      	ldr	r3, [r7, #0]
 80143c4:	88db      	ldrh	r3, [r3, #6]
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d03a      	beq.n	8014440 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80143ca:	683b      	ldr	r3, [r7, #0]
 80143cc:	781b      	ldrb	r3, [r3, #0]
 80143ce:	b25b      	sxtb	r3, r3
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	da1b      	bge.n	801440c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80143da:	687a      	ldr	r2, [r7, #4]
 80143dc:	33b0      	adds	r3, #176	; 0xb0
 80143de:	009b      	lsls	r3, r3, #2
 80143e0:	4413      	add	r3, r2
 80143e2:	685b      	ldr	r3, [r3, #4]
 80143e4:	689b      	ldr	r3, [r3, #8]
 80143e6:	683a      	ldr	r2, [r7, #0]
 80143e8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80143ea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80143ec:	683a      	ldr	r2, [r7, #0]
 80143ee:	88d2      	ldrh	r2, [r2, #6]
 80143f0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	88db      	ldrh	r3, [r3, #6]
 80143f6:	2b07      	cmp	r3, #7
 80143f8:	bf28      	it	cs
 80143fa:	2307      	movcs	r3, #7
 80143fc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80143fe:	693b      	ldr	r3, [r7, #16]
 8014400:	89fa      	ldrh	r2, [r7, #14]
 8014402:	4619      	mov	r1, r3
 8014404:	6878      	ldr	r0, [r7, #4]
 8014406:	f001 fd89 	bl	8015f1c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801440a:	e090      	b.n	801452e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801440c:	683b      	ldr	r3, [r7, #0]
 801440e:	785a      	ldrb	r2, [r3, #1]
 8014410:	693b      	ldr	r3, [r7, #16]
 8014412:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8014416:	683b      	ldr	r3, [r7, #0]
 8014418:	88db      	ldrh	r3, [r3, #6]
 801441a:	2b3f      	cmp	r3, #63	; 0x3f
 801441c:	d803      	bhi.n	8014426 <USBD_CDC_Setup+0xa6>
 801441e:	683b      	ldr	r3, [r7, #0]
 8014420:	88db      	ldrh	r3, [r3, #6]
 8014422:	b2da      	uxtb	r2, r3
 8014424:	e000      	b.n	8014428 <USBD_CDC_Setup+0xa8>
 8014426:	2240      	movs	r2, #64	; 0x40
 8014428:	693b      	ldr	r3, [r7, #16]
 801442a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801442e:	6939      	ldr	r1, [r7, #16]
 8014430:	693b      	ldr	r3, [r7, #16]
 8014432:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8014436:	461a      	mov	r2, r3
 8014438:	6878      	ldr	r0, [r7, #4]
 801443a:	f001 fd9b 	bl	8015f74 <USBD_CtlPrepareRx>
      break;
 801443e:	e076      	b.n	801452e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014446:	687a      	ldr	r2, [r7, #4]
 8014448:	33b0      	adds	r3, #176	; 0xb0
 801444a:	009b      	lsls	r3, r3, #2
 801444c:	4413      	add	r3, r2
 801444e:	685b      	ldr	r3, [r3, #4]
 8014450:	689b      	ldr	r3, [r3, #8]
 8014452:	683a      	ldr	r2, [r7, #0]
 8014454:	7850      	ldrb	r0, [r2, #1]
 8014456:	2200      	movs	r2, #0
 8014458:	6839      	ldr	r1, [r7, #0]
 801445a:	4798      	blx	r3
      break;
 801445c:	e067      	b.n	801452e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801445e:	683b      	ldr	r3, [r7, #0]
 8014460:	785b      	ldrb	r3, [r3, #1]
 8014462:	2b0b      	cmp	r3, #11
 8014464:	d851      	bhi.n	801450a <USBD_CDC_Setup+0x18a>
 8014466:	a201      	add	r2, pc, #4	; (adr r2, 801446c <USBD_CDC_Setup+0xec>)
 8014468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801446c:	0801449d 	.word	0x0801449d
 8014470:	08014519 	.word	0x08014519
 8014474:	0801450b 	.word	0x0801450b
 8014478:	0801450b 	.word	0x0801450b
 801447c:	0801450b 	.word	0x0801450b
 8014480:	0801450b 	.word	0x0801450b
 8014484:	0801450b 	.word	0x0801450b
 8014488:	0801450b 	.word	0x0801450b
 801448c:	0801450b 	.word	0x0801450b
 8014490:	0801450b 	.word	0x0801450b
 8014494:	080144c7 	.word	0x080144c7
 8014498:	080144f1 	.word	0x080144f1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80144a2:	b2db      	uxtb	r3, r3
 80144a4:	2b03      	cmp	r3, #3
 80144a6:	d107      	bne.n	80144b8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80144a8:	f107 030a 	add.w	r3, r7, #10
 80144ac:	2202      	movs	r2, #2
 80144ae:	4619      	mov	r1, r3
 80144b0:	6878      	ldr	r0, [r7, #4]
 80144b2:	f001 fd33 	bl	8015f1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80144b6:	e032      	b.n	801451e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80144b8:	6839      	ldr	r1, [r7, #0]
 80144ba:	6878      	ldr	r0, [r7, #4]
 80144bc:	f001 fcbd 	bl	8015e3a <USBD_CtlError>
            ret = USBD_FAIL;
 80144c0:	2303      	movs	r3, #3
 80144c2:	75fb      	strb	r3, [r7, #23]
          break;
 80144c4:	e02b      	b.n	801451e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80144cc:	b2db      	uxtb	r3, r3
 80144ce:	2b03      	cmp	r3, #3
 80144d0:	d107      	bne.n	80144e2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80144d2:	f107 030d 	add.w	r3, r7, #13
 80144d6:	2201      	movs	r2, #1
 80144d8:	4619      	mov	r1, r3
 80144da:	6878      	ldr	r0, [r7, #4]
 80144dc:	f001 fd1e 	bl	8015f1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80144e0:	e01d      	b.n	801451e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80144e2:	6839      	ldr	r1, [r7, #0]
 80144e4:	6878      	ldr	r0, [r7, #4]
 80144e6:	f001 fca8 	bl	8015e3a <USBD_CtlError>
            ret = USBD_FAIL;
 80144ea:	2303      	movs	r3, #3
 80144ec:	75fb      	strb	r3, [r7, #23]
          break;
 80144ee:	e016      	b.n	801451e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80144f6:	b2db      	uxtb	r3, r3
 80144f8:	2b03      	cmp	r3, #3
 80144fa:	d00f      	beq.n	801451c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80144fc:	6839      	ldr	r1, [r7, #0]
 80144fe:	6878      	ldr	r0, [r7, #4]
 8014500:	f001 fc9b 	bl	8015e3a <USBD_CtlError>
            ret = USBD_FAIL;
 8014504:	2303      	movs	r3, #3
 8014506:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8014508:	e008      	b.n	801451c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801450a:	6839      	ldr	r1, [r7, #0]
 801450c:	6878      	ldr	r0, [r7, #4]
 801450e:	f001 fc94 	bl	8015e3a <USBD_CtlError>
          ret = USBD_FAIL;
 8014512:	2303      	movs	r3, #3
 8014514:	75fb      	strb	r3, [r7, #23]
          break;
 8014516:	e002      	b.n	801451e <USBD_CDC_Setup+0x19e>
          break;
 8014518:	bf00      	nop
 801451a:	e008      	b.n	801452e <USBD_CDC_Setup+0x1ae>
          break;
 801451c:	bf00      	nop
      }
      break;
 801451e:	e006      	b.n	801452e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8014520:	6839      	ldr	r1, [r7, #0]
 8014522:	6878      	ldr	r0, [r7, #4]
 8014524:	f001 fc89 	bl	8015e3a <USBD_CtlError>
      ret = USBD_FAIL;
 8014528:	2303      	movs	r3, #3
 801452a:	75fb      	strb	r3, [r7, #23]
      break;
 801452c:	bf00      	nop
  }

  return (uint8_t)ret;
 801452e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014530:	4618      	mov	r0, r3
 8014532:	3718      	adds	r7, #24
 8014534:	46bd      	mov	sp, r7
 8014536:	bd80      	pop	{r7, pc}

08014538 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014538:	b580      	push	{r7, lr}
 801453a:	b084      	sub	sp, #16
 801453c:	af00      	add	r7, sp, #0
 801453e:	6078      	str	r0, [r7, #4]
 8014540:	460b      	mov	r3, r1
 8014542:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801454a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801454c:	687b      	ldr	r3, [r7, #4]
 801454e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	32b0      	adds	r2, #176	; 0xb0
 8014556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d101      	bne.n	8014562 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801455e:	2303      	movs	r3, #3
 8014560:	e065      	b.n	801462e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	32b0      	adds	r2, #176	; 0xb0
 801456c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014570:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014572:	78fb      	ldrb	r3, [r7, #3]
 8014574:	f003 020f 	and.w	r2, r3, #15
 8014578:	6879      	ldr	r1, [r7, #4]
 801457a:	4613      	mov	r3, r2
 801457c:	009b      	lsls	r3, r3, #2
 801457e:	4413      	add	r3, r2
 8014580:	009b      	lsls	r3, r3, #2
 8014582:	440b      	add	r3, r1
 8014584:	3318      	adds	r3, #24
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d02f      	beq.n	80145ec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801458c:	78fb      	ldrb	r3, [r7, #3]
 801458e:	f003 020f 	and.w	r2, r3, #15
 8014592:	6879      	ldr	r1, [r7, #4]
 8014594:	4613      	mov	r3, r2
 8014596:	009b      	lsls	r3, r3, #2
 8014598:	4413      	add	r3, r2
 801459a:	009b      	lsls	r3, r3, #2
 801459c:	440b      	add	r3, r1
 801459e:	3318      	adds	r3, #24
 80145a0:	681a      	ldr	r2, [r3, #0]
 80145a2:	78fb      	ldrb	r3, [r7, #3]
 80145a4:	f003 010f 	and.w	r1, r3, #15
 80145a8:	68f8      	ldr	r0, [r7, #12]
 80145aa:	460b      	mov	r3, r1
 80145ac:	00db      	lsls	r3, r3, #3
 80145ae:	440b      	add	r3, r1
 80145b0:	009b      	lsls	r3, r3, #2
 80145b2:	4403      	add	r3, r0
 80145b4:	3344      	adds	r3, #68	; 0x44
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	fbb2 f1f3 	udiv	r1, r2, r3
 80145bc:	fb01 f303 	mul.w	r3, r1, r3
 80145c0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	d112      	bne.n	80145ec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80145c6:	78fb      	ldrb	r3, [r7, #3]
 80145c8:	f003 020f 	and.w	r2, r3, #15
 80145cc:	6879      	ldr	r1, [r7, #4]
 80145ce:	4613      	mov	r3, r2
 80145d0:	009b      	lsls	r3, r3, #2
 80145d2:	4413      	add	r3, r2
 80145d4:	009b      	lsls	r3, r3, #2
 80145d6:	440b      	add	r3, r1
 80145d8:	3318      	adds	r3, #24
 80145da:	2200      	movs	r2, #0
 80145dc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80145de:	78f9      	ldrb	r1, [r7, #3]
 80145e0:	2300      	movs	r3, #0
 80145e2:	2200      	movs	r2, #0
 80145e4:	6878      	ldr	r0, [r7, #4]
 80145e6:	f004 ff10 	bl	801940a <USBD_LL_Transmit>
 80145ea:	e01f      	b.n	801462c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80145ec:	68bb      	ldr	r3, [r7, #8]
 80145ee:	2200      	movs	r2, #0
 80145f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80145fa:	687a      	ldr	r2, [r7, #4]
 80145fc:	33b0      	adds	r3, #176	; 0xb0
 80145fe:	009b      	lsls	r3, r3, #2
 8014600:	4413      	add	r3, r2
 8014602:	685b      	ldr	r3, [r3, #4]
 8014604:	691b      	ldr	r3, [r3, #16]
 8014606:	2b00      	cmp	r3, #0
 8014608:	d010      	beq.n	801462c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801460a:	687b      	ldr	r3, [r7, #4]
 801460c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014610:	687a      	ldr	r2, [r7, #4]
 8014612:	33b0      	adds	r3, #176	; 0xb0
 8014614:	009b      	lsls	r3, r3, #2
 8014616:	4413      	add	r3, r2
 8014618:	685b      	ldr	r3, [r3, #4]
 801461a:	691b      	ldr	r3, [r3, #16]
 801461c:	68ba      	ldr	r2, [r7, #8]
 801461e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8014622:	68ba      	ldr	r2, [r7, #8]
 8014624:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8014628:	78fa      	ldrb	r2, [r7, #3]
 801462a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801462c:	2300      	movs	r3, #0
}
 801462e:	4618      	mov	r0, r3
 8014630:	3710      	adds	r7, #16
 8014632:	46bd      	mov	sp, r7
 8014634:	bd80      	pop	{r7, pc}

08014636 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014636:	b580      	push	{r7, lr}
 8014638:	b084      	sub	sp, #16
 801463a:	af00      	add	r7, sp, #0
 801463c:	6078      	str	r0, [r7, #4]
 801463e:	460b      	mov	r3, r1
 8014640:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	32b0      	adds	r2, #176	; 0xb0
 801464c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014650:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	32b0      	adds	r2, #176	; 0xb0
 801465c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014660:	2b00      	cmp	r3, #0
 8014662:	d101      	bne.n	8014668 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8014664:	2303      	movs	r3, #3
 8014666:	e01a      	b.n	801469e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8014668:	78fb      	ldrb	r3, [r7, #3]
 801466a:	4619      	mov	r1, r3
 801466c:	6878      	ldr	r0, [r7, #4]
 801466e:	f004 ff0e 	bl	801948e <USBD_LL_GetRxDataSize>
 8014672:	4602      	mov	r2, r0
 8014674:	68fb      	ldr	r3, [r7, #12]
 8014676:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014680:	687a      	ldr	r2, [r7, #4]
 8014682:	33b0      	adds	r3, #176	; 0xb0
 8014684:	009b      	lsls	r3, r3, #2
 8014686:	4413      	add	r3, r2
 8014688:	685b      	ldr	r3, [r3, #4]
 801468a:	68db      	ldr	r3, [r3, #12]
 801468c:	68fa      	ldr	r2, [r7, #12]
 801468e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8014692:	68fa      	ldr	r2, [r7, #12]
 8014694:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8014698:	4611      	mov	r1, r2
 801469a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801469c:	2300      	movs	r3, #0
}
 801469e:	4618      	mov	r0, r3
 80146a0:	3710      	adds	r7, #16
 80146a2:	46bd      	mov	sp, r7
 80146a4:	bd80      	pop	{r7, pc}

080146a6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80146a6:	b580      	push	{r7, lr}
 80146a8:	b084      	sub	sp, #16
 80146aa:	af00      	add	r7, sp, #0
 80146ac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	32b0      	adds	r2, #176	; 0xb0
 80146b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80146bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d101      	bne.n	80146c8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80146c4:	2303      	movs	r3, #3
 80146c6:	e025      	b.n	8014714 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80146ce:	687a      	ldr	r2, [r7, #4]
 80146d0:	33b0      	adds	r3, #176	; 0xb0
 80146d2:	009b      	lsls	r3, r3, #2
 80146d4:	4413      	add	r3, r2
 80146d6:	685b      	ldr	r3, [r3, #4]
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d01a      	beq.n	8014712 <USBD_CDC_EP0_RxReady+0x6c>
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80146e2:	2bff      	cmp	r3, #255	; 0xff
 80146e4:	d015      	beq.n	8014712 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80146ec:	687a      	ldr	r2, [r7, #4]
 80146ee:	33b0      	adds	r3, #176	; 0xb0
 80146f0:	009b      	lsls	r3, r3, #2
 80146f2:	4413      	add	r3, r2
 80146f4:	685b      	ldr	r3, [r3, #4]
 80146f6:	689b      	ldr	r3, [r3, #8]
 80146f8:	68fa      	ldr	r2, [r7, #12]
 80146fa:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80146fe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8014700:	68fa      	ldr	r2, [r7, #12]
 8014702:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014706:	b292      	uxth	r2, r2
 8014708:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	22ff      	movs	r2, #255	; 0xff
 801470e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014712:	2300      	movs	r3, #0
}
 8014714:	4618      	mov	r0, r3
 8014716:	3710      	adds	r7, #16
 8014718:	46bd      	mov	sp, r7
 801471a:	bd80      	pop	{r7, pc}

0801471c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b086      	sub	sp, #24
 8014720:	af00      	add	r7, sp, #0
 8014722:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014724:	2182      	movs	r1, #130	; 0x82
 8014726:	4818      	ldr	r0, [pc, #96]	; (8014788 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014728:	f000 fd4f 	bl	80151ca <USBD_GetEpDesc>
 801472c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801472e:	2101      	movs	r1, #1
 8014730:	4815      	ldr	r0, [pc, #84]	; (8014788 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014732:	f000 fd4a 	bl	80151ca <USBD_GetEpDesc>
 8014736:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014738:	2181      	movs	r1, #129	; 0x81
 801473a:	4813      	ldr	r0, [pc, #76]	; (8014788 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801473c:	f000 fd45 	bl	80151ca <USBD_GetEpDesc>
 8014740:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014742:	697b      	ldr	r3, [r7, #20]
 8014744:	2b00      	cmp	r3, #0
 8014746:	d002      	beq.n	801474e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014748:	697b      	ldr	r3, [r7, #20]
 801474a:	2210      	movs	r2, #16
 801474c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801474e:	693b      	ldr	r3, [r7, #16]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d006      	beq.n	8014762 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014754:	693b      	ldr	r3, [r7, #16]
 8014756:	2200      	movs	r2, #0
 8014758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801475c:	711a      	strb	r2, [r3, #4]
 801475e:	2200      	movs	r2, #0
 8014760:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d006      	beq.n	8014776 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	2200      	movs	r2, #0
 801476c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014770:	711a      	strb	r2, [r3, #4]
 8014772:	2200      	movs	r2, #0
 8014774:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	2243      	movs	r2, #67	; 0x43
 801477a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801477c:	4b02      	ldr	r3, [pc, #8]	; (8014788 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801477e:	4618      	mov	r0, r3
 8014780:	3718      	adds	r7, #24
 8014782:	46bd      	mov	sp, r7
 8014784:	bd80      	pop	{r7, pc}
 8014786:	bf00      	nop
 8014788:	24000054 	.word	0x24000054

0801478c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801478c:	b580      	push	{r7, lr}
 801478e:	b086      	sub	sp, #24
 8014790:	af00      	add	r7, sp, #0
 8014792:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014794:	2182      	movs	r1, #130	; 0x82
 8014796:	4818      	ldr	r0, [pc, #96]	; (80147f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014798:	f000 fd17 	bl	80151ca <USBD_GetEpDesc>
 801479c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801479e:	2101      	movs	r1, #1
 80147a0:	4815      	ldr	r0, [pc, #84]	; (80147f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80147a2:	f000 fd12 	bl	80151ca <USBD_GetEpDesc>
 80147a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80147a8:	2181      	movs	r1, #129	; 0x81
 80147aa:	4813      	ldr	r0, [pc, #76]	; (80147f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80147ac:	f000 fd0d 	bl	80151ca <USBD_GetEpDesc>
 80147b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80147b2:	697b      	ldr	r3, [r7, #20]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d002      	beq.n	80147be <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80147b8:	697b      	ldr	r3, [r7, #20]
 80147ba:	2210      	movs	r2, #16
 80147bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80147be:	693b      	ldr	r3, [r7, #16]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d006      	beq.n	80147d2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80147c4:	693b      	ldr	r3, [r7, #16]
 80147c6:	2200      	movs	r2, #0
 80147c8:	711a      	strb	r2, [r3, #4]
 80147ca:	2200      	movs	r2, #0
 80147cc:	f042 0202 	orr.w	r2, r2, #2
 80147d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d006      	beq.n	80147e6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	2200      	movs	r2, #0
 80147dc:	711a      	strb	r2, [r3, #4]
 80147de:	2200      	movs	r2, #0
 80147e0:	f042 0202 	orr.w	r2, r2, #2
 80147e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	2243      	movs	r2, #67	; 0x43
 80147ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80147ec:	4b02      	ldr	r3, [pc, #8]	; (80147f8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80147ee:	4618      	mov	r0, r3
 80147f0:	3718      	adds	r7, #24
 80147f2:	46bd      	mov	sp, r7
 80147f4:	bd80      	pop	{r7, pc}
 80147f6:	bf00      	nop
 80147f8:	24000054 	.word	0x24000054

080147fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b086      	sub	sp, #24
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014804:	2182      	movs	r1, #130	; 0x82
 8014806:	4818      	ldr	r0, [pc, #96]	; (8014868 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014808:	f000 fcdf 	bl	80151ca <USBD_GetEpDesc>
 801480c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801480e:	2101      	movs	r1, #1
 8014810:	4815      	ldr	r0, [pc, #84]	; (8014868 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014812:	f000 fcda 	bl	80151ca <USBD_GetEpDesc>
 8014816:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014818:	2181      	movs	r1, #129	; 0x81
 801481a:	4813      	ldr	r0, [pc, #76]	; (8014868 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801481c:	f000 fcd5 	bl	80151ca <USBD_GetEpDesc>
 8014820:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014822:	697b      	ldr	r3, [r7, #20]
 8014824:	2b00      	cmp	r3, #0
 8014826:	d002      	beq.n	801482e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014828:	697b      	ldr	r3, [r7, #20]
 801482a:	2210      	movs	r2, #16
 801482c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801482e:	693b      	ldr	r3, [r7, #16]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d006      	beq.n	8014842 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014834:	693b      	ldr	r3, [r7, #16]
 8014836:	2200      	movs	r2, #0
 8014838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801483c:	711a      	strb	r2, [r3, #4]
 801483e:	2200      	movs	r2, #0
 8014840:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014842:	68fb      	ldr	r3, [r7, #12]
 8014844:	2b00      	cmp	r3, #0
 8014846:	d006      	beq.n	8014856 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	2200      	movs	r2, #0
 801484c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014850:	711a      	strb	r2, [r3, #4]
 8014852:	2200      	movs	r2, #0
 8014854:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	2243      	movs	r2, #67	; 0x43
 801485a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801485c:	4b02      	ldr	r3, [pc, #8]	; (8014868 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801485e:	4618      	mov	r0, r3
 8014860:	3718      	adds	r7, #24
 8014862:	46bd      	mov	sp, r7
 8014864:	bd80      	pop	{r7, pc}
 8014866:	bf00      	nop
 8014868:	24000054 	.word	0x24000054

0801486c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801486c:	b480      	push	{r7}
 801486e:	b083      	sub	sp, #12
 8014870:	af00      	add	r7, sp, #0
 8014872:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	220a      	movs	r2, #10
 8014878:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801487a:	4b03      	ldr	r3, [pc, #12]	; (8014888 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801487c:	4618      	mov	r0, r3
 801487e:	370c      	adds	r7, #12
 8014880:	46bd      	mov	sp, r7
 8014882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014886:	4770      	bx	lr
 8014888:	24000010 	.word	0x24000010

0801488c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801488c:	b480      	push	{r7}
 801488e:	b083      	sub	sp, #12
 8014890:	af00      	add	r7, sp, #0
 8014892:	6078      	str	r0, [r7, #4]
 8014894:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8014896:	683b      	ldr	r3, [r7, #0]
 8014898:	2b00      	cmp	r3, #0
 801489a:	d101      	bne.n	80148a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801489c:	2303      	movs	r3, #3
 801489e:	e009      	b.n	80148b4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80148a6:	687a      	ldr	r2, [r7, #4]
 80148a8:	33b0      	adds	r3, #176	; 0xb0
 80148aa:	009b      	lsls	r3, r3, #2
 80148ac:	4413      	add	r3, r2
 80148ae:	683a      	ldr	r2, [r7, #0]
 80148b0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80148b2:	2300      	movs	r3, #0
}
 80148b4:	4618      	mov	r0, r3
 80148b6:	370c      	adds	r7, #12
 80148b8:	46bd      	mov	sp, r7
 80148ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148be:	4770      	bx	lr

080148c0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80148c0:	b480      	push	{r7}
 80148c2:	b087      	sub	sp, #28
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	60f8      	str	r0, [r7, #12]
 80148c8:	60b9      	str	r1, [r7, #8]
 80148ca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	32b0      	adds	r2, #176	; 0xb0
 80148d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148da:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80148dc:	697b      	ldr	r3, [r7, #20]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d101      	bne.n	80148e6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80148e2:	2303      	movs	r3, #3
 80148e4:	e008      	b.n	80148f8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80148e6:	697b      	ldr	r3, [r7, #20]
 80148e8:	68ba      	ldr	r2, [r7, #8]
 80148ea:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80148ee:	697b      	ldr	r3, [r7, #20]
 80148f0:	687a      	ldr	r2, [r7, #4]
 80148f2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80148f6:	2300      	movs	r3, #0
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	371c      	adds	r7, #28
 80148fc:	46bd      	mov	sp, r7
 80148fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014902:	4770      	bx	lr

08014904 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014904:	b480      	push	{r7}
 8014906:	b085      	sub	sp, #20
 8014908:	af00      	add	r7, sp, #0
 801490a:	6078      	str	r0, [r7, #4]
 801490c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	32b0      	adds	r2, #176	; 0xb0
 8014918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801491c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d101      	bne.n	8014928 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8014924:	2303      	movs	r3, #3
 8014926:	e004      	b.n	8014932 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	683a      	ldr	r2, [r7, #0]
 801492c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8014930:	2300      	movs	r3, #0
}
 8014932:	4618      	mov	r0, r3
 8014934:	3714      	adds	r7, #20
 8014936:	46bd      	mov	sp, r7
 8014938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801493c:	4770      	bx	lr
	...

08014940 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014940:	b580      	push	{r7, lr}
 8014942:	b084      	sub	sp, #16
 8014944:	af00      	add	r7, sp, #0
 8014946:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	32b0      	adds	r2, #176	; 0xb0
 8014952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014956:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8014958:	2301      	movs	r3, #1
 801495a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801495c:	68bb      	ldr	r3, [r7, #8]
 801495e:	2b00      	cmp	r3, #0
 8014960:	d101      	bne.n	8014966 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014962:	2303      	movs	r3, #3
 8014964:	e025      	b.n	80149b2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8014966:	68bb      	ldr	r3, [r7, #8]
 8014968:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801496c:	2b00      	cmp	r3, #0
 801496e:	d11f      	bne.n	80149b0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014970:	68bb      	ldr	r3, [r7, #8]
 8014972:	2201      	movs	r2, #1
 8014974:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8014978:	4b10      	ldr	r3, [pc, #64]	; (80149bc <USBD_CDC_TransmitPacket+0x7c>)
 801497a:	781b      	ldrb	r3, [r3, #0]
 801497c:	f003 020f 	and.w	r2, r3, #15
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8014986:	6878      	ldr	r0, [r7, #4]
 8014988:	4613      	mov	r3, r2
 801498a:	009b      	lsls	r3, r3, #2
 801498c:	4413      	add	r3, r2
 801498e:	009b      	lsls	r3, r3, #2
 8014990:	4403      	add	r3, r0
 8014992:	3318      	adds	r3, #24
 8014994:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8014996:	4b09      	ldr	r3, [pc, #36]	; (80149bc <USBD_CDC_TransmitPacket+0x7c>)
 8014998:	7819      	ldrb	r1, [r3, #0]
 801499a:	68bb      	ldr	r3, [r7, #8]
 801499c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80149a0:	68bb      	ldr	r3, [r7, #8]
 80149a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80149a6:	6878      	ldr	r0, [r7, #4]
 80149a8:	f004 fd2f 	bl	801940a <USBD_LL_Transmit>

    ret = USBD_OK;
 80149ac:	2300      	movs	r3, #0
 80149ae:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80149b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80149b2:	4618      	mov	r0, r3
 80149b4:	3710      	adds	r7, #16
 80149b6:	46bd      	mov	sp, r7
 80149b8:	bd80      	pop	{r7, pc}
 80149ba:	bf00      	nop
 80149bc:	24000097 	.word	0x24000097

080149c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80149c0:	b580      	push	{r7, lr}
 80149c2:	b084      	sub	sp, #16
 80149c4:	af00      	add	r7, sp, #0
 80149c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	32b0      	adds	r2, #176	; 0xb0
 80149d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80149d6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	32b0      	adds	r2, #176	; 0xb0
 80149e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d101      	bne.n	80149ee <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80149ea:	2303      	movs	r3, #3
 80149ec:	e018      	b.n	8014a20 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	7c1b      	ldrb	r3, [r3, #16]
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d10a      	bne.n	8014a0c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80149f6:	4b0c      	ldr	r3, [pc, #48]	; (8014a28 <USBD_CDC_ReceivePacket+0x68>)
 80149f8:	7819      	ldrb	r1, [r3, #0]
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014a04:	6878      	ldr	r0, [r7, #4]
 8014a06:	f004 fd21 	bl	801944c <USBD_LL_PrepareReceive>
 8014a0a:	e008      	b.n	8014a1e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014a0c:	4b06      	ldr	r3, [pc, #24]	; (8014a28 <USBD_CDC_ReceivePacket+0x68>)
 8014a0e:	7819      	ldrb	r1, [r3, #0]
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014a16:	2340      	movs	r3, #64	; 0x40
 8014a18:	6878      	ldr	r0, [r7, #4]
 8014a1a:	f004 fd17 	bl	801944c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014a1e:	2300      	movs	r3, #0
}
 8014a20:	4618      	mov	r0, r3
 8014a22:	3710      	adds	r7, #16
 8014a24:	46bd      	mov	sp, r7
 8014a26:	bd80      	pop	{r7, pc}
 8014a28:	24000098 	.word	0x24000098

08014a2c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014a2c:	b580      	push	{r7, lr}
 8014a2e:	b086      	sub	sp, #24
 8014a30:	af00      	add	r7, sp, #0
 8014a32:	60f8      	str	r0, [r7, #12]
 8014a34:	60b9      	str	r1, [r7, #8]
 8014a36:	4613      	mov	r3, r2
 8014a38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d101      	bne.n	8014a44 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014a40:	2303      	movs	r3, #3
 8014a42:	e01f      	b.n	8014a84 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8014a44:	68fb      	ldr	r3, [r7, #12]
 8014a46:	2200      	movs	r2, #0
 8014a48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8014a4c:	68fb      	ldr	r3, [r7, #12]
 8014a4e:	2200      	movs	r2, #0
 8014a50:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	2200      	movs	r2, #0
 8014a58:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014a5c:	68bb      	ldr	r3, [r7, #8]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d003      	beq.n	8014a6a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	68ba      	ldr	r2, [r7, #8]
 8014a66:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	2201      	movs	r2, #1
 8014a6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014a72:	68fb      	ldr	r3, [r7, #12]
 8014a74:	79fa      	ldrb	r2, [r7, #7]
 8014a76:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014a78:	68f8      	ldr	r0, [r7, #12]
 8014a7a:	f004 fb8b 	bl	8019194 <USBD_LL_Init>
 8014a7e:	4603      	mov	r3, r0
 8014a80:	75fb      	strb	r3, [r7, #23]

  return ret;
 8014a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8014a84:	4618      	mov	r0, r3
 8014a86:	3718      	adds	r7, #24
 8014a88:	46bd      	mov	sp, r7
 8014a8a:	bd80      	pop	{r7, pc}

08014a8c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014a8c:	b580      	push	{r7, lr}
 8014a8e:	b084      	sub	sp, #16
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]
 8014a94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8014a96:	2300      	movs	r3, #0
 8014a98:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8014a9a:	683b      	ldr	r3, [r7, #0]
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	d101      	bne.n	8014aa4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014aa0:	2303      	movs	r3, #3
 8014aa2:	e025      	b.n	8014af0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	683a      	ldr	r2, [r7, #0]
 8014aa8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	32ae      	adds	r2, #174	; 0xae
 8014ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d00f      	beq.n	8014ae0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	32ae      	adds	r2, #174	; 0xae
 8014aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ad0:	f107 020e 	add.w	r2, r7, #14
 8014ad4:	4610      	mov	r0, r2
 8014ad6:	4798      	blx	r3
 8014ad8:	4602      	mov	r2, r0
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8014ae6:	1c5a      	adds	r2, r3, #1
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8014aee:	2300      	movs	r3, #0
}
 8014af0:	4618      	mov	r0, r3
 8014af2:	3710      	adds	r7, #16
 8014af4:	46bd      	mov	sp, r7
 8014af6:	bd80      	pop	{r7, pc}

08014af8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b082      	sub	sp, #8
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8014b00:	6878      	ldr	r0, [r7, #4]
 8014b02:	f004 fb99 	bl	8019238 <USBD_LL_Start>
 8014b06:	4603      	mov	r3, r0
}
 8014b08:	4618      	mov	r0, r3
 8014b0a:	3708      	adds	r7, #8
 8014b0c:	46bd      	mov	sp, r7
 8014b0e:	bd80      	pop	{r7, pc}

08014b10 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8014b10:	b480      	push	{r7}
 8014b12:	b083      	sub	sp, #12
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8014b18:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	370c      	adds	r7, #12
 8014b1e:	46bd      	mov	sp, r7
 8014b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b24:	4770      	bx	lr

08014b26 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014b26:	b580      	push	{r7, lr}
 8014b28:	b084      	sub	sp, #16
 8014b2a:	af00      	add	r7, sp, #0
 8014b2c:	6078      	str	r0, [r7, #4]
 8014b2e:	460b      	mov	r3, r1
 8014b30:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8014b32:	2300      	movs	r3, #0
 8014b34:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d009      	beq.n	8014b54 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	78fa      	ldrb	r2, [r7, #3]
 8014b4a:	4611      	mov	r1, r2
 8014b4c:	6878      	ldr	r0, [r7, #4]
 8014b4e:	4798      	blx	r3
 8014b50:	4603      	mov	r3, r0
 8014b52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8014b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b56:	4618      	mov	r0, r3
 8014b58:	3710      	adds	r7, #16
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	bd80      	pop	{r7, pc}

08014b5e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014b5e:	b580      	push	{r7, lr}
 8014b60:	b084      	sub	sp, #16
 8014b62:	af00      	add	r7, sp, #0
 8014b64:	6078      	str	r0, [r7, #4]
 8014b66:	460b      	mov	r3, r1
 8014b68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014b74:	685b      	ldr	r3, [r3, #4]
 8014b76:	78fa      	ldrb	r2, [r7, #3]
 8014b78:	4611      	mov	r1, r2
 8014b7a:	6878      	ldr	r0, [r7, #4]
 8014b7c:	4798      	blx	r3
 8014b7e:	4603      	mov	r3, r0
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d001      	beq.n	8014b88 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8014b84:	2303      	movs	r3, #3
 8014b86:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8014b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	3710      	adds	r7, #16
 8014b8e:	46bd      	mov	sp, r7
 8014b90:	bd80      	pop	{r7, pc}

08014b92 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8014b92:	b580      	push	{r7, lr}
 8014b94:	b084      	sub	sp, #16
 8014b96:	af00      	add	r7, sp, #0
 8014b98:	6078      	str	r0, [r7, #4]
 8014b9a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014ba2:	6839      	ldr	r1, [r7, #0]
 8014ba4:	4618      	mov	r0, r3
 8014ba6:	f001 f90e 	bl	8015dc6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	2201      	movs	r2, #1
 8014bae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8014bb8:	461a      	mov	r2, r3
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014bc6:	f003 031f 	and.w	r3, r3, #31
 8014bca:	2b02      	cmp	r3, #2
 8014bcc:	d01a      	beq.n	8014c04 <USBD_LL_SetupStage+0x72>
 8014bce:	2b02      	cmp	r3, #2
 8014bd0:	d822      	bhi.n	8014c18 <USBD_LL_SetupStage+0x86>
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d002      	beq.n	8014bdc <USBD_LL_SetupStage+0x4a>
 8014bd6:	2b01      	cmp	r3, #1
 8014bd8:	d00a      	beq.n	8014bf0 <USBD_LL_SetupStage+0x5e>
 8014bda:	e01d      	b.n	8014c18 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014be2:	4619      	mov	r1, r3
 8014be4:	6878      	ldr	r0, [r7, #4]
 8014be6:	f000 fb65 	bl	80152b4 <USBD_StdDevReq>
 8014bea:	4603      	mov	r3, r0
 8014bec:	73fb      	strb	r3, [r7, #15]
      break;
 8014bee:	e020      	b.n	8014c32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014bf6:	4619      	mov	r1, r3
 8014bf8:	6878      	ldr	r0, [r7, #4]
 8014bfa:	f000 fbcd 	bl	8015398 <USBD_StdItfReq>
 8014bfe:	4603      	mov	r3, r0
 8014c00:	73fb      	strb	r3, [r7, #15]
      break;
 8014c02:	e016      	b.n	8014c32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8014c0a:	4619      	mov	r1, r3
 8014c0c:	6878      	ldr	r0, [r7, #4]
 8014c0e:	f000 fc2f 	bl	8015470 <USBD_StdEPReq>
 8014c12:	4603      	mov	r3, r0
 8014c14:	73fb      	strb	r3, [r7, #15]
      break;
 8014c16:	e00c      	b.n	8014c32 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014c1e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8014c22:	b2db      	uxtb	r3, r3
 8014c24:	4619      	mov	r1, r3
 8014c26:	6878      	ldr	r0, [r7, #4]
 8014c28:	f004 fb66 	bl	80192f8 <USBD_LL_StallEP>
 8014c2c:	4603      	mov	r3, r0
 8014c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8014c30:	bf00      	nop
  }

  return ret;
 8014c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c34:	4618      	mov	r0, r3
 8014c36:	3710      	adds	r7, #16
 8014c38:	46bd      	mov	sp, r7
 8014c3a:	bd80      	pop	{r7, pc}

08014c3c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8014c3c:	b580      	push	{r7, lr}
 8014c3e:	b086      	sub	sp, #24
 8014c40:	af00      	add	r7, sp, #0
 8014c42:	60f8      	str	r0, [r7, #12]
 8014c44:	460b      	mov	r3, r1
 8014c46:	607a      	str	r2, [r7, #4]
 8014c48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8014c4e:	7afb      	ldrb	r3, [r7, #11]
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d16e      	bne.n	8014d32 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8014c5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8014c62:	2b03      	cmp	r3, #3
 8014c64:	f040 8098 	bne.w	8014d98 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8014c68:	693b      	ldr	r3, [r7, #16]
 8014c6a:	689a      	ldr	r2, [r3, #8]
 8014c6c:	693b      	ldr	r3, [r7, #16]
 8014c6e:	68db      	ldr	r3, [r3, #12]
 8014c70:	429a      	cmp	r2, r3
 8014c72:	d913      	bls.n	8014c9c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8014c74:	693b      	ldr	r3, [r7, #16]
 8014c76:	689a      	ldr	r2, [r3, #8]
 8014c78:	693b      	ldr	r3, [r7, #16]
 8014c7a:	68db      	ldr	r3, [r3, #12]
 8014c7c:	1ad2      	subs	r2, r2, r3
 8014c7e:	693b      	ldr	r3, [r7, #16]
 8014c80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8014c82:	693b      	ldr	r3, [r7, #16]
 8014c84:	68da      	ldr	r2, [r3, #12]
 8014c86:	693b      	ldr	r3, [r7, #16]
 8014c88:	689b      	ldr	r3, [r3, #8]
 8014c8a:	4293      	cmp	r3, r2
 8014c8c:	bf28      	it	cs
 8014c8e:	4613      	movcs	r3, r2
 8014c90:	461a      	mov	r2, r3
 8014c92:	6879      	ldr	r1, [r7, #4]
 8014c94:	68f8      	ldr	r0, [r7, #12]
 8014c96:	f001 f98a 	bl	8015fae <USBD_CtlContinueRx>
 8014c9a:	e07d      	b.n	8014d98 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8014ca2:	f003 031f 	and.w	r3, r3, #31
 8014ca6:	2b02      	cmp	r3, #2
 8014ca8:	d014      	beq.n	8014cd4 <USBD_LL_DataOutStage+0x98>
 8014caa:	2b02      	cmp	r3, #2
 8014cac:	d81d      	bhi.n	8014cea <USBD_LL_DataOutStage+0xae>
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d002      	beq.n	8014cb8 <USBD_LL_DataOutStage+0x7c>
 8014cb2:	2b01      	cmp	r3, #1
 8014cb4:	d003      	beq.n	8014cbe <USBD_LL_DataOutStage+0x82>
 8014cb6:	e018      	b.n	8014cea <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8014cb8:	2300      	movs	r3, #0
 8014cba:	75bb      	strb	r3, [r7, #22]
            break;
 8014cbc:	e018      	b.n	8014cf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8014cc4:	b2db      	uxtb	r3, r3
 8014cc6:	4619      	mov	r1, r3
 8014cc8:	68f8      	ldr	r0, [r7, #12]
 8014cca:	f000 fa64 	bl	8015196 <USBD_CoreFindIF>
 8014cce:	4603      	mov	r3, r0
 8014cd0:	75bb      	strb	r3, [r7, #22]
            break;
 8014cd2:	e00d      	b.n	8014cf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8014cda:	b2db      	uxtb	r3, r3
 8014cdc:	4619      	mov	r1, r3
 8014cde:	68f8      	ldr	r0, [r7, #12]
 8014ce0:	f000 fa66 	bl	80151b0 <USBD_CoreFindEP>
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	75bb      	strb	r3, [r7, #22]
            break;
 8014ce8:	e002      	b.n	8014cf0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8014cea:	2300      	movs	r3, #0
 8014cec:	75bb      	strb	r3, [r7, #22]
            break;
 8014cee:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8014cf0:	7dbb      	ldrb	r3, [r7, #22]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d119      	bne.n	8014d2a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014cf6:	68fb      	ldr	r3, [r7, #12]
 8014cf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014cfc:	b2db      	uxtb	r3, r3
 8014cfe:	2b03      	cmp	r3, #3
 8014d00:	d113      	bne.n	8014d2a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8014d02:	7dba      	ldrb	r2, [r7, #22]
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	32ae      	adds	r2, #174	; 0xae
 8014d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d0c:	691b      	ldr	r3, [r3, #16]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d00b      	beq.n	8014d2a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8014d12:	7dba      	ldrb	r2, [r7, #22]
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8014d1a:	7dba      	ldrb	r2, [r7, #22]
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	32ae      	adds	r2, #174	; 0xae
 8014d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d24:	691b      	ldr	r3, [r3, #16]
 8014d26:	68f8      	ldr	r0, [r7, #12]
 8014d28:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8014d2a:	68f8      	ldr	r0, [r7, #12]
 8014d2c:	f001 f950 	bl	8015fd0 <USBD_CtlSendStatus>
 8014d30:	e032      	b.n	8014d98 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8014d32:	7afb      	ldrb	r3, [r7, #11]
 8014d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014d38:	b2db      	uxtb	r3, r3
 8014d3a:	4619      	mov	r1, r3
 8014d3c:	68f8      	ldr	r0, [r7, #12]
 8014d3e:	f000 fa37 	bl	80151b0 <USBD_CoreFindEP>
 8014d42:	4603      	mov	r3, r0
 8014d44:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014d46:	7dbb      	ldrb	r3, [r7, #22]
 8014d48:	2bff      	cmp	r3, #255	; 0xff
 8014d4a:	d025      	beq.n	8014d98 <USBD_LL_DataOutStage+0x15c>
 8014d4c:	7dbb      	ldrb	r3, [r7, #22]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	d122      	bne.n	8014d98 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014d58:	b2db      	uxtb	r3, r3
 8014d5a:	2b03      	cmp	r3, #3
 8014d5c:	d117      	bne.n	8014d8e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8014d5e:	7dba      	ldrb	r2, [r7, #22]
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	32ae      	adds	r2, #174	; 0xae
 8014d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d68:	699b      	ldr	r3, [r3, #24]
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	d00f      	beq.n	8014d8e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8014d6e:	7dba      	ldrb	r2, [r7, #22]
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8014d76:	7dba      	ldrb	r2, [r7, #22]
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	32ae      	adds	r2, #174	; 0xae
 8014d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014d80:	699b      	ldr	r3, [r3, #24]
 8014d82:	7afa      	ldrb	r2, [r7, #11]
 8014d84:	4611      	mov	r1, r2
 8014d86:	68f8      	ldr	r0, [r7, #12]
 8014d88:	4798      	blx	r3
 8014d8a:	4603      	mov	r3, r0
 8014d8c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8014d8e:	7dfb      	ldrb	r3, [r7, #23]
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d001      	beq.n	8014d98 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8014d94:	7dfb      	ldrb	r3, [r7, #23]
 8014d96:	e000      	b.n	8014d9a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8014d98:	2300      	movs	r3, #0
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3718      	adds	r7, #24
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd80      	pop	{r7, pc}

08014da2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8014da2:	b580      	push	{r7, lr}
 8014da4:	b086      	sub	sp, #24
 8014da6:	af00      	add	r7, sp, #0
 8014da8:	60f8      	str	r0, [r7, #12]
 8014daa:	460b      	mov	r3, r1
 8014dac:	607a      	str	r2, [r7, #4]
 8014dae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8014db0:	7afb      	ldrb	r3, [r7, #11]
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d16f      	bne.n	8014e96 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	3314      	adds	r3, #20
 8014dba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8014dbc:	68fb      	ldr	r3, [r7, #12]
 8014dbe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8014dc2:	2b02      	cmp	r3, #2
 8014dc4:	d15a      	bne.n	8014e7c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8014dc6:	693b      	ldr	r3, [r7, #16]
 8014dc8:	689a      	ldr	r2, [r3, #8]
 8014dca:	693b      	ldr	r3, [r7, #16]
 8014dcc:	68db      	ldr	r3, [r3, #12]
 8014dce:	429a      	cmp	r2, r3
 8014dd0:	d914      	bls.n	8014dfc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8014dd2:	693b      	ldr	r3, [r7, #16]
 8014dd4:	689a      	ldr	r2, [r3, #8]
 8014dd6:	693b      	ldr	r3, [r7, #16]
 8014dd8:	68db      	ldr	r3, [r3, #12]
 8014dda:	1ad2      	subs	r2, r2, r3
 8014ddc:	693b      	ldr	r3, [r7, #16]
 8014dde:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8014de0:	693b      	ldr	r3, [r7, #16]
 8014de2:	689b      	ldr	r3, [r3, #8]
 8014de4:	461a      	mov	r2, r3
 8014de6:	6879      	ldr	r1, [r7, #4]
 8014de8:	68f8      	ldr	r0, [r7, #12]
 8014dea:	f001 f8b2 	bl	8015f52 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014dee:	2300      	movs	r3, #0
 8014df0:	2200      	movs	r2, #0
 8014df2:	2100      	movs	r1, #0
 8014df4:	68f8      	ldr	r0, [r7, #12]
 8014df6:	f004 fb29 	bl	801944c <USBD_LL_PrepareReceive>
 8014dfa:	e03f      	b.n	8014e7c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8014dfc:	693b      	ldr	r3, [r7, #16]
 8014dfe:	68da      	ldr	r2, [r3, #12]
 8014e00:	693b      	ldr	r3, [r7, #16]
 8014e02:	689b      	ldr	r3, [r3, #8]
 8014e04:	429a      	cmp	r2, r3
 8014e06:	d11c      	bne.n	8014e42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8014e08:	693b      	ldr	r3, [r7, #16]
 8014e0a:	685a      	ldr	r2, [r3, #4]
 8014e0c:	693b      	ldr	r3, [r7, #16]
 8014e0e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8014e10:	429a      	cmp	r2, r3
 8014e12:	d316      	bcc.n	8014e42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8014e14:	693b      	ldr	r3, [r7, #16]
 8014e16:	685a      	ldr	r2, [r3, #4]
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8014e1e:	429a      	cmp	r2, r3
 8014e20:	d20f      	bcs.n	8014e42 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8014e22:	2200      	movs	r2, #0
 8014e24:	2100      	movs	r1, #0
 8014e26:	68f8      	ldr	r0, [r7, #12]
 8014e28:	f001 f893 	bl	8015f52 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	2200      	movs	r2, #0
 8014e30:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014e34:	2300      	movs	r3, #0
 8014e36:	2200      	movs	r2, #0
 8014e38:	2100      	movs	r1, #0
 8014e3a:	68f8      	ldr	r0, [r7, #12]
 8014e3c:	f004 fb06 	bl	801944c <USBD_LL_PrepareReceive>
 8014e40:	e01c      	b.n	8014e7c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014e42:	68fb      	ldr	r3, [r7, #12]
 8014e44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014e48:	b2db      	uxtb	r3, r3
 8014e4a:	2b03      	cmp	r3, #3
 8014e4c:	d10f      	bne.n	8014e6e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014e54:	68db      	ldr	r3, [r3, #12]
 8014e56:	2b00      	cmp	r3, #0
 8014e58:	d009      	beq.n	8014e6e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014e68:	68db      	ldr	r3, [r3, #12]
 8014e6a:	68f8      	ldr	r0, [r7, #12]
 8014e6c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014e6e:	2180      	movs	r1, #128	; 0x80
 8014e70:	68f8      	ldr	r0, [r7, #12]
 8014e72:	f004 fa41 	bl	80192f8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8014e76:	68f8      	ldr	r0, [r7, #12]
 8014e78:	f001 f8bd 	bl	8015ff6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8014e7c:	68fb      	ldr	r3, [r7, #12]
 8014e7e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d03a      	beq.n	8014efc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8014e86:	68f8      	ldr	r0, [r7, #12]
 8014e88:	f7ff fe42 	bl	8014b10 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	2200      	movs	r2, #0
 8014e90:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8014e94:	e032      	b.n	8014efc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8014e96:	7afb      	ldrb	r3, [r7, #11]
 8014e98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014e9c:	b2db      	uxtb	r3, r3
 8014e9e:	4619      	mov	r1, r3
 8014ea0:	68f8      	ldr	r0, [r7, #12]
 8014ea2:	f000 f985 	bl	80151b0 <USBD_CoreFindEP>
 8014ea6:	4603      	mov	r3, r0
 8014ea8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8014eaa:	7dfb      	ldrb	r3, [r7, #23]
 8014eac:	2bff      	cmp	r3, #255	; 0xff
 8014eae:	d025      	beq.n	8014efc <USBD_LL_DataInStage+0x15a>
 8014eb0:	7dfb      	ldrb	r3, [r7, #23]
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d122      	bne.n	8014efc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014ebc:	b2db      	uxtb	r3, r3
 8014ebe:	2b03      	cmp	r3, #3
 8014ec0:	d11c      	bne.n	8014efc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8014ec2:	7dfa      	ldrb	r2, [r7, #23]
 8014ec4:	68fb      	ldr	r3, [r7, #12]
 8014ec6:	32ae      	adds	r2, #174	; 0xae
 8014ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ecc:	695b      	ldr	r3, [r3, #20]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d014      	beq.n	8014efc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8014ed2:	7dfa      	ldrb	r2, [r7, #23]
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8014eda:	7dfa      	ldrb	r2, [r7, #23]
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	32ae      	adds	r2, #174	; 0xae
 8014ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ee4:	695b      	ldr	r3, [r3, #20]
 8014ee6:	7afa      	ldrb	r2, [r7, #11]
 8014ee8:	4611      	mov	r1, r2
 8014eea:	68f8      	ldr	r0, [r7, #12]
 8014eec:	4798      	blx	r3
 8014eee:	4603      	mov	r3, r0
 8014ef0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8014ef2:	7dbb      	ldrb	r3, [r7, #22]
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d001      	beq.n	8014efc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8014ef8:	7dbb      	ldrb	r3, [r7, #22]
 8014efa:	e000      	b.n	8014efe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8014efc:	2300      	movs	r3, #0
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3718      	adds	r7, #24
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}

08014f06 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8014f06:	b580      	push	{r7, lr}
 8014f08:	b084      	sub	sp, #16
 8014f0a:	af00      	add	r7, sp, #0
 8014f0c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8014f0e:	2300      	movs	r3, #0
 8014f10:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	2201      	movs	r2, #1
 8014f16:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	2200      	movs	r2, #0
 8014f1e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	2200      	movs	r2, #0
 8014f26:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	2200      	movs	r2, #0
 8014f34:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d014      	beq.n	8014f6c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014f48:	685b      	ldr	r3, [r3, #4]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d00e      	beq.n	8014f6c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8014f54:	685b      	ldr	r3, [r3, #4]
 8014f56:	687a      	ldr	r2, [r7, #4]
 8014f58:	6852      	ldr	r2, [r2, #4]
 8014f5a:	b2d2      	uxtb	r2, r2
 8014f5c:	4611      	mov	r1, r2
 8014f5e:	6878      	ldr	r0, [r7, #4]
 8014f60:	4798      	blx	r3
 8014f62:	4603      	mov	r3, r0
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d001      	beq.n	8014f6c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8014f68:	2303      	movs	r3, #3
 8014f6a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014f6c:	2340      	movs	r3, #64	; 0x40
 8014f6e:	2200      	movs	r2, #0
 8014f70:	2100      	movs	r1, #0
 8014f72:	6878      	ldr	r0, [r7, #4]
 8014f74:	f004 f97b 	bl	801926e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	2201      	movs	r2, #1
 8014f7c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	2240      	movs	r2, #64	; 0x40
 8014f84:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014f88:	2340      	movs	r3, #64	; 0x40
 8014f8a:	2200      	movs	r2, #0
 8014f8c:	2180      	movs	r1, #128	; 0x80
 8014f8e:	6878      	ldr	r0, [r7, #4]
 8014f90:	f004 f96d 	bl	801926e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2201      	movs	r2, #1
 8014f98:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	2240      	movs	r2, #64	; 0x40
 8014f9e:	621a      	str	r2, [r3, #32]

  return ret;
 8014fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	3710      	adds	r7, #16
 8014fa6:	46bd      	mov	sp, r7
 8014fa8:	bd80      	pop	{r7, pc}

08014faa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8014faa:	b480      	push	{r7}
 8014fac:	b083      	sub	sp, #12
 8014fae:	af00      	add	r7, sp, #0
 8014fb0:	6078      	str	r0, [r7, #4]
 8014fb2:	460b      	mov	r3, r1
 8014fb4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	78fa      	ldrb	r2, [r7, #3]
 8014fba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8014fbc:	2300      	movs	r3, #0
}
 8014fbe:	4618      	mov	r0, r3
 8014fc0:	370c      	adds	r7, #12
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fc8:	4770      	bx	lr

08014fca <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8014fca:	b480      	push	{r7}
 8014fcc:	b083      	sub	sp, #12
 8014fce:	af00      	add	r7, sp, #0
 8014fd0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014fd8:	b2db      	uxtb	r3, r3
 8014fda:	2b04      	cmp	r3, #4
 8014fdc:	d006      	beq.n	8014fec <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014fe4:	b2da      	uxtb	r2, r3
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	2204      	movs	r2, #4
 8014ff0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8014ff4:	2300      	movs	r3, #0
}
 8014ff6:	4618      	mov	r0, r3
 8014ff8:	370c      	adds	r7, #12
 8014ffa:	46bd      	mov	sp, r7
 8014ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015000:	4770      	bx	lr

08015002 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8015002:	b480      	push	{r7}
 8015004:	b083      	sub	sp, #12
 8015006:	af00      	add	r7, sp, #0
 8015008:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015010:	b2db      	uxtb	r3, r3
 8015012:	2b04      	cmp	r3, #4
 8015014:	d106      	bne.n	8015024 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801501c:	b2da      	uxtb	r2, r3
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8015024:	2300      	movs	r3, #0
}
 8015026:	4618      	mov	r0, r3
 8015028:	370c      	adds	r7, #12
 801502a:	46bd      	mov	sp, r7
 801502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015030:	4770      	bx	lr

08015032 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8015032:	b580      	push	{r7, lr}
 8015034:	b082      	sub	sp, #8
 8015036:	af00      	add	r7, sp, #0
 8015038:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015040:	b2db      	uxtb	r3, r3
 8015042:	2b03      	cmp	r3, #3
 8015044:	d110      	bne.n	8015068 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801504c:	2b00      	cmp	r3, #0
 801504e:	d00b      	beq.n	8015068 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015056:	69db      	ldr	r3, [r3, #28]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d005      	beq.n	8015068 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015062:	69db      	ldr	r3, [r3, #28]
 8015064:	6878      	ldr	r0, [r7, #4]
 8015066:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8015068:	2300      	movs	r3, #0
}
 801506a:	4618      	mov	r0, r3
 801506c:	3708      	adds	r7, #8
 801506e:	46bd      	mov	sp, r7
 8015070:	bd80      	pop	{r7, pc}

08015072 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8015072:	b580      	push	{r7, lr}
 8015074:	b082      	sub	sp, #8
 8015076:	af00      	add	r7, sp, #0
 8015078:	6078      	str	r0, [r7, #4]
 801507a:	460b      	mov	r3, r1
 801507c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	32ae      	adds	r2, #174	; 0xae
 8015088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d101      	bne.n	8015094 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8015090:	2303      	movs	r3, #3
 8015092:	e01c      	b.n	80150ce <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801509a:	b2db      	uxtb	r3, r3
 801509c:	2b03      	cmp	r3, #3
 801509e:	d115      	bne.n	80150cc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	32ae      	adds	r2, #174	; 0xae
 80150aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80150ae:	6a1b      	ldr	r3, [r3, #32]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d00b      	beq.n	80150cc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	32ae      	adds	r2, #174	; 0xae
 80150be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80150c2:	6a1b      	ldr	r3, [r3, #32]
 80150c4:	78fa      	ldrb	r2, [r7, #3]
 80150c6:	4611      	mov	r1, r2
 80150c8:	6878      	ldr	r0, [r7, #4]
 80150ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80150cc:	2300      	movs	r3, #0
}
 80150ce:	4618      	mov	r0, r3
 80150d0:	3708      	adds	r7, #8
 80150d2:	46bd      	mov	sp, r7
 80150d4:	bd80      	pop	{r7, pc}

080150d6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80150d6:	b580      	push	{r7, lr}
 80150d8:	b082      	sub	sp, #8
 80150da:	af00      	add	r7, sp, #0
 80150dc:	6078      	str	r0, [r7, #4]
 80150de:	460b      	mov	r3, r1
 80150e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	32ae      	adds	r2, #174	; 0xae
 80150ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d101      	bne.n	80150f8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80150f4:	2303      	movs	r3, #3
 80150f6:	e01c      	b.n	8015132 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80150fe:	b2db      	uxtb	r3, r3
 8015100:	2b03      	cmp	r3, #3
 8015102:	d115      	bne.n	8015130 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	32ae      	adds	r2, #174	; 0xae
 801510e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015114:	2b00      	cmp	r3, #0
 8015116:	d00b      	beq.n	8015130 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	32ae      	adds	r2, #174	; 0xae
 8015122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015128:	78fa      	ldrb	r2, [r7, #3]
 801512a:	4611      	mov	r1, r2
 801512c:	6878      	ldr	r0, [r7, #4]
 801512e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8015130:	2300      	movs	r3, #0
}
 8015132:	4618      	mov	r0, r3
 8015134:	3708      	adds	r7, #8
 8015136:	46bd      	mov	sp, r7
 8015138:	bd80      	pop	{r7, pc}

0801513a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801513a:	b480      	push	{r7}
 801513c:	b083      	sub	sp, #12
 801513e:	af00      	add	r7, sp, #0
 8015140:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015142:	2300      	movs	r3, #0
}
 8015144:	4618      	mov	r0, r3
 8015146:	370c      	adds	r7, #12
 8015148:	46bd      	mov	sp, r7
 801514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514e:	4770      	bx	lr

08015150 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8015150:	b580      	push	{r7, lr}
 8015152:	b084      	sub	sp, #16
 8015154:	af00      	add	r7, sp, #0
 8015156:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8015158:	2300      	movs	r3, #0
 801515a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	2201      	movs	r2, #1
 8015160:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801516a:	2b00      	cmp	r3, #0
 801516c:	d00e      	beq.n	801518c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015174:	685b      	ldr	r3, [r3, #4]
 8015176:	687a      	ldr	r2, [r7, #4]
 8015178:	6852      	ldr	r2, [r2, #4]
 801517a:	b2d2      	uxtb	r2, r2
 801517c:	4611      	mov	r1, r2
 801517e:	6878      	ldr	r0, [r7, #4]
 8015180:	4798      	blx	r3
 8015182:	4603      	mov	r3, r0
 8015184:	2b00      	cmp	r3, #0
 8015186:	d001      	beq.n	801518c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8015188:	2303      	movs	r3, #3
 801518a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801518c:	7bfb      	ldrb	r3, [r7, #15]
}
 801518e:	4618      	mov	r0, r3
 8015190:	3710      	adds	r7, #16
 8015192:	46bd      	mov	sp, r7
 8015194:	bd80      	pop	{r7, pc}

08015196 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015196:	b480      	push	{r7}
 8015198:	b083      	sub	sp, #12
 801519a:	af00      	add	r7, sp, #0
 801519c:	6078      	str	r0, [r7, #4]
 801519e:	460b      	mov	r3, r1
 80151a0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80151a2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80151a4:	4618      	mov	r0, r3
 80151a6:	370c      	adds	r7, #12
 80151a8:	46bd      	mov	sp, r7
 80151aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151ae:	4770      	bx	lr

080151b0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80151b0:	b480      	push	{r7}
 80151b2:	b083      	sub	sp, #12
 80151b4:	af00      	add	r7, sp, #0
 80151b6:	6078      	str	r0, [r7, #4]
 80151b8:	460b      	mov	r3, r1
 80151ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80151bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80151be:	4618      	mov	r0, r3
 80151c0:	370c      	adds	r7, #12
 80151c2:	46bd      	mov	sp, r7
 80151c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151c8:	4770      	bx	lr

080151ca <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80151ca:	b580      	push	{r7, lr}
 80151cc:	b086      	sub	sp, #24
 80151ce:	af00      	add	r7, sp, #0
 80151d0:	6078      	str	r0, [r7, #4]
 80151d2:	460b      	mov	r3, r1
 80151d4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80151de:	2300      	movs	r3, #0
 80151e0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	885b      	ldrh	r3, [r3, #2]
 80151e6:	b29a      	uxth	r2, r3
 80151e8:	68fb      	ldr	r3, [r7, #12]
 80151ea:	781b      	ldrb	r3, [r3, #0]
 80151ec:	b29b      	uxth	r3, r3
 80151ee:	429a      	cmp	r2, r3
 80151f0:	d920      	bls.n	8015234 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	781b      	ldrb	r3, [r3, #0]
 80151f6:	b29b      	uxth	r3, r3
 80151f8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80151fa:	e013      	b.n	8015224 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80151fc:	f107 030a 	add.w	r3, r7, #10
 8015200:	4619      	mov	r1, r3
 8015202:	6978      	ldr	r0, [r7, #20]
 8015204:	f000 f81b 	bl	801523e <USBD_GetNextDesc>
 8015208:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801520a:	697b      	ldr	r3, [r7, #20]
 801520c:	785b      	ldrb	r3, [r3, #1]
 801520e:	2b05      	cmp	r3, #5
 8015210:	d108      	bne.n	8015224 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8015212:	697b      	ldr	r3, [r7, #20]
 8015214:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8015216:	693b      	ldr	r3, [r7, #16]
 8015218:	789b      	ldrb	r3, [r3, #2]
 801521a:	78fa      	ldrb	r2, [r7, #3]
 801521c:	429a      	cmp	r2, r3
 801521e:	d008      	beq.n	8015232 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8015220:	2300      	movs	r3, #0
 8015222:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	885b      	ldrh	r3, [r3, #2]
 8015228:	b29a      	uxth	r2, r3
 801522a:	897b      	ldrh	r3, [r7, #10]
 801522c:	429a      	cmp	r2, r3
 801522e:	d8e5      	bhi.n	80151fc <USBD_GetEpDesc+0x32>
 8015230:	e000      	b.n	8015234 <USBD_GetEpDesc+0x6a>
          break;
 8015232:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8015234:	693b      	ldr	r3, [r7, #16]
}
 8015236:	4618      	mov	r0, r3
 8015238:	3718      	adds	r7, #24
 801523a:	46bd      	mov	sp, r7
 801523c:	bd80      	pop	{r7, pc}

0801523e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801523e:	b480      	push	{r7}
 8015240:	b085      	sub	sp, #20
 8015242:	af00      	add	r7, sp, #0
 8015244:	6078      	str	r0, [r7, #4]
 8015246:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801524c:	683b      	ldr	r3, [r7, #0]
 801524e:	881a      	ldrh	r2, [r3, #0]
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	781b      	ldrb	r3, [r3, #0]
 8015254:	b29b      	uxth	r3, r3
 8015256:	4413      	add	r3, r2
 8015258:	b29a      	uxth	r2, r3
 801525a:	683b      	ldr	r3, [r7, #0]
 801525c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801525e:	68fb      	ldr	r3, [r7, #12]
 8015260:	781b      	ldrb	r3, [r3, #0]
 8015262:	461a      	mov	r2, r3
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	4413      	add	r3, r2
 8015268:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801526a:	68fb      	ldr	r3, [r7, #12]
}
 801526c:	4618      	mov	r0, r3
 801526e:	3714      	adds	r7, #20
 8015270:	46bd      	mov	sp, r7
 8015272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015276:	4770      	bx	lr

08015278 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8015278:	b480      	push	{r7}
 801527a:	b087      	sub	sp, #28
 801527c:	af00      	add	r7, sp, #0
 801527e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8015284:	697b      	ldr	r3, [r7, #20]
 8015286:	781b      	ldrb	r3, [r3, #0]
 8015288:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801528a:	697b      	ldr	r3, [r7, #20]
 801528c:	3301      	adds	r3, #1
 801528e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8015290:	697b      	ldr	r3, [r7, #20]
 8015292:	781b      	ldrb	r3, [r3, #0]
 8015294:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8015296:	8a3b      	ldrh	r3, [r7, #16]
 8015298:	021b      	lsls	r3, r3, #8
 801529a:	b21a      	sxth	r2, r3
 801529c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80152a0:	4313      	orrs	r3, r2
 80152a2:	b21b      	sxth	r3, r3
 80152a4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80152a6:	89fb      	ldrh	r3, [r7, #14]
}
 80152a8:	4618      	mov	r0, r3
 80152aa:	371c      	adds	r7, #28
 80152ac:	46bd      	mov	sp, r7
 80152ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b2:	4770      	bx	lr

080152b4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80152b4:	b580      	push	{r7, lr}
 80152b6:	b084      	sub	sp, #16
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
 80152bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80152be:	2300      	movs	r3, #0
 80152c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80152c2:	683b      	ldr	r3, [r7, #0]
 80152c4:	781b      	ldrb	r3, [r3, #0]
 80152c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80152ca:	2b40      	cmp	r3, #64	; 0x40
 80152cc:	d005      	beq.n	80152da <USBD_StdDevReq+0x26>
 80152ce:	2b40      	cmp	r3, #64	; 0x40
 80152d0:	d857      	bhi.n	8015382 <USBD_StdDevReq+0xce>
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d00f      	beq.n	80152f6 <USBD_StdDevReq+0x42>
 80152d6:	2b20      	cmp	r3, #32
 80152d8:	d153      	bne.n	8015382 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	32ae      	adds	r2, #174	; 0xae
 80152e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152e8:	689b      	ldr	r3, [r3, #8]
 80152ea:	6839      	ldr	r1, [r7, #0]
 80152ec:	6878      	ldr	r0, [r7, #4]
 80152ee:	4798      	blx	r3
 80152f0:	4603      	mov	r3, r0
 80152f2:	73fb      	strb	r3, [r7, #15]
      break;
 80152f4:	e04a      	b.n	801538c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80152f6:	683b      	ldr	r3, [r7, #0]
 80152f8:	785b      	ldrb	r3, [r3, #1]
 80152fa:	2b09      	cmp	r3, #9
 80152fc:	d83b      	bhi.n	8015376 <USBD_StdDevReq+0xc2>
 80152fe:	a201      	add	r2, pc, #4	; (adr r2, 8015304 <USBD_StdDevReq+0x50>)
 8015300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015304:	08015359 	.word	0x08015359
 8015308:	0801536d 	.word	0x0801536d
 801530c:	08015377 	.word	0x08015377
 8015310:	08015363 	.word	0x08015363
 8015314:	08015377 	.word	0x08015377
 8015318:	08015337 	.word	0x08015337
 801531c:	0801532d 	.word	0x0801532d
 8015320:	08015377 	.word	0x08015377
 8015324:	0801534f 	.word	0x0801534f
 8015328:	08015341 	.word	0x08015341
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801532c:	6839      	ldr	r1, [r7, #0]
 801532e:	6878      	ldr	r0, [r7, #4]
 8015330:	f000 fa3c 	bl	80157ac <USBD_GetDescriptor>
          break;
 8015334:	e024      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8015336:	6839      	ldr	r1, [r7, #0]
 8015338:	6878      	ldr	r0, [r7, #4]
 801533a:	f000 fba1 	bl	8015a80 <USBD_SetAddress>
          break;
 801533e:	e01f      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8015340:	6839      	ldr	r1, [r7, #0]
 8015342:	6878      	ldr	r0, [r7, #4]
 8015344:	f000 fbe0 	bl	8015b08 <USBD_SetConfig>
 8015348:	4603      	mov	r3, r0
 801534a:	73fb      	strb	r3, [r7, #15]
          break;
 801534c:	e018      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801534e:	6839      	ldr	r1, [r7, #0]
 8015350:	6878      	ldr	r0, [r7, #4]
 8015352:	f000 fc83 	bl	8015c5c <USBD_GetConfig>
          break;
 8015356:	e013      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8015358:	6839      	ldr	r1, [r7, #0]
 801535a:	6878      	ldr	r0, [r7, #4]
 801535c:	f000 fcb4 	bl	8015cc8 <USBD_GetStatus>
          break;
 8015360:	e00e      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8015362:	6839      	ldr	r1, [r7, #0]
 8015364:	6878      	ldr	r0, [r7, #4]
 8015366:	f000 fce3 	bl	8015d30 <USBD_SetFeature>
          break;
 801536a:	e009      	b.n	8015380 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801536c:	6839      	ldr	r1, [r7, #0]
 801536e:	6878      	ldr	r0, [r7, #4]
 8015370:	f000 fd07 	bl	8015d82 <USBD_ClrFeature>
          break;
 8015374:	e004      	b.n	8015380 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8015376:	6839      	ldr	r1, [r7, #0]
 8015378:	6878      	ldr	r0, [r7, #4]
 801537a:	f000 fd5e 	bl	8015e3a <USBD_CtlError>
          break;
 801537e:	bf00      	nop
      }
      break;
 8015380:	e004      	b.n	801538c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8015382:	6839      	ldr	r1, [r7, #0]
 8015384:	6878      	ldr	r0, [r7, #4]
 8015386:	f000 fd58 	bl	8015e3a <USBD_CtlError>
      break;
 801538a:	bf00      	nop
  }

  return ret;
 801538c:	7bfb      	ldrb	r3, [r7, #15]
}
 801538e:	4618      	mov	r0, r3
 8015390:	3710      	adds	r7, #16
 8015392:	46bd      	mov	sp, r7
 8015394:	bd80      	pop	{r7, pc}
 8015396:	bf00      	nop

08015398 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015398:	b580      	push	{r7, lr}
 801539a:	b084      	sub	sp, #16
 801539c:	af00      	add	r7, sp, #0
 801539e:	6078      	str	r0, [r7, #4]
 80153a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80153a2:	2300      	movs	r3, #0
 80153a4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80153a6:	683b      	ldr	r3, [r7, #0]
 80153a8:	781b      	ldrb	r3, [r3, #0]
 80153aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80153ae:	2b40      	cmp	r3, #64	; 0x40
 80153b0:	d005      	beq.n	80153be <USBD_StdItfReq+0x26>
 80153b2:	2b40      	cmp	r3, #64	; 0x40
 80153b4:	d852      	bhi.n	801545c <USBD_StdItfReq+0xc4>
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d001      	beq.n	80153be <USBD_StdItfReq+0x26>
 80153ba:	2b20      	cmp	r3, #32
 80153bc:	d14e      	bne.n	801545c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80153c4:	b2db      	uxtb	r3, r3
 80153c6:	3b01      	subs	r3, #1
 80153c8:	2b02      	cmp	r3, #2
 80153ca:	d840      	bhi.n	801544e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80153cc:	683b      	ldr	r3, [r7, #0]
 80153ce:	889b      	ldrh	r3, [r3, #4]
 80153d0:	b2db      	uxtb	r3, r3
 80153d2:	2b01      	cmp	r3, #1
 80153d4:	d836      	bhi.n	8015444 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80153d6:	683b      	ldr	r3, [r7, #0]
 80153d8:	889b      	ldrh	r3, [r3, #4]
 80153da:	b2db      	uxtb	r3, r3
 80153dc:	4619      	mov	r1, r3
 80153de:	6878      	ldr	r0, [r7, #4]
 80153e0:	f7ff fed9 	bl	8015196 <USBD_CoreFindIF>
 80153e4:	4603      	mov	r3, r0
 80153e6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80153e8:	7bbb      	ldrb	r3, [r7, #14]
 80153ea:	2bff      	cmp	r3, #255	; 0xff
 80153ec:	d01d      	beq.n	801542a <USBD_StdItfReq+0x92>
 80153ee:	7bbb      	ldrb	r3, [r7, #14]
 80153f0:	2b00      	cmp	r3, #0
 80153f2:	d11a      	bne.n	801542a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80153f4:	7bba      	ldrb	r2, [r7, #14]
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	32ae      	adds	r2, #174	; 0xae
 80153fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80153fe:	689b      	ldr	r3, [r3, #8]
 8015400:	2b00      	cmp	r3, #0
 8015402:	d00f      	beq.n	8015424 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8015404:	7bba      	ldrb	r2, [r7, #14]
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801540c:	7bba      	ldrb	r2, [r7, #14]
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	32ae      	adds	r2, #174	; 0xae
 8015412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015416:	689b      	ldr	r3, [r3, #8]
 8015418:	6839      	ldr	r1, [r7, #0]
 801541a:	6878      	ldr	r0, [r7, #4]
 801541c:	4798      	blx	r3
 801541e:	4603      	mov	r3, r0
 8015420:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8015422:	e004      	b.n	801542e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8015424:	2303      	movs	r3, #3
 8015426:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8015428:	e001      	b.n	801542e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801542a:	2303      	movs	r3, #3
 801542c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801542e:	683b      	ldr	r3, [r7, #0]
 8015430:	88db      	ldrh	r3, [r3, #6]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d110      	bne.n	8015458 <USBD_StdItfReq+0xc0>
 8015436:	7bfb      	ldrb	r3, [r7, #15]
 8015438:	2b00      	cmp	r3, #0
 801543a:	d10d      	bne.n	8015458 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801543c:	6878      	ldr	r0, [r7, #4]
 801543e:	f000 fdc7 	bl	8015fd0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8015442:	e009      	b.n	8015458 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8015444:	6839      	ldr	r1, [r7, #0]
 8015446:	6878      	ldr	r0, [r7, #4]
 8015448:	f000 fcf7 	bl	8015e3a <USBD_CtlError>
          break;
 801544c:	e004      	b.n	8015458 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801544e:	6839      	ldr	r1, [r7, #0]
 8015450:	6878      	ldr	r0, [r7, #4]
 8015452:	f000 fcf2 	bl	8015e3a <USBD_CtlError>
          break;
 8015456:	e000      	b.n	801545a <USBD_StdItfReq+0xc2>
          break;
 8015458:	bf00      	nop
      }
      break;
 801545a:	e004      	b.n	8015466 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801545c:	6839      	ldr	r1, [r7, #0]
 801545e:	6878      	ldr	r0, [r7, #4]
 8015460:	f000 fceb 	bl	8015e3a <USBD_CtlError>
      break;
 8015464:	bf00      	nop
  }

  return ret;
 8015466:	7bfb      	ldrb	r3, [r7, #15]
}
 8015468:	4618      	mov	r0, r3
 801546a:	3710      	adds	r7, #16
 801546c:	46bd      	mov	sp, r7
 801546e:	bd80      	pop	{r7, pc}

08015470 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b084      	sub	sp, #16
 8015474:	af00      	add	r7, sp, #0
 8015476:	6078      	str	r0, [r7, #4]
 8015478:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801547a:	2300      	movs	r3, #0
 801547c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801547e:	683b      	ldr	r3, [r7, #0]
 8015480:	889b      	ldrh	r3, [r3, #4]
 8015482:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015484:	683b      	ldr	r3, [r7, #0]
 8015486:	781b      	ldrb	r3, [r3, #0]
 8015488:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801548c:	2b40      	cmp	r3, #64	; 0x40
 801548e:	d007      	beq.n	80154a0 <USBD_StdEPReq+0x30>
 8015490:	2b40      	cmp	r3, #64	; 0x40
 8015492:	f200 817f 	bhi.w	8015794 <USBD_StdEPReq+0x324>
 8015496:	2b00      	cmp	r3, #0
 8015498:	d02a      	beq.n	80154f0 <USBD_StdEPReq+0x80>
 801549a:	2b20      	cmp	r3, #32
 801549c:	f040 817a 	bne.w	8015794 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80154a0:	7bbb      	ldrb	r3, [r7, #14]
 80154a2:	4619      	mov	r1, r3
 80154a4:	6878      	ldr	r0, [r7, #4]
 80154a6:	f7ff fe83 	bl	80151b0 <USBD_CoreFindEP>
 80154aa:	4603      	mov	r3, r0
 80154ac:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80154ae:	7b7b      	ldrb	r3, [r7, #13]
 80154b0:	2bff      	cmp	r3, #255	; 0xff
 80154b2:	f000 8174 	beq.w	801579e <USBD_StdEPReq+0x32e>
 80154b6:	7b7b      	ldrb	r3, [r7, #13]
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	f040 8170 	bne.w	801579e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80154be:	7b7a      	ldrb	r2, [r7, #13]
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80154c6:	7b7a      	ldrb	r2, [r7, #13]
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	32ae      	adds	r2, #174	; 0xae
 80154cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80154d0:	689b      	ldr	r3, [r3, #8]
 80154d2:	2b00      	cmp	r3, #0
 80154d4:	f000 8163 	beq.w	801579e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80154d8:	7b7a      	ldrb	r2, [r7, #13]
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	32ae      	adds	r2, #174	; 0xae
 80154de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80154e2:	689b      	ldr	r3, [r3, #8]
 80154e4:	6839      	ldr	r1, [r7, #0]
 80154e6:	6878      	ldr	r0, [r7, #4]
 80154e8:	4798      	blx	r3
 80154ea:	4603      	mov	r3, r0
 80154ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80154ee:	e156      	b.n	801579e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80154f0:	683b      	ldr	r3, [r7, #0]
 80154f2:	785b      	ldrb	r3, [r3, #1]
 80154f4:	2b03      	cmp	r3, #3
 80154f6:	d008      	beq.n	801550a <USBD_StdEPReq+0x9a>
 80154f8:	2b03      	cmp	r3, #3
 80154fa:	f300 8145 	bgt.w	8015788 <USBD_StdEPReq+0x318>
 80154fe:	2b00      	cmp	r3, #0
 8015500:	f000 809b 	beq.w	801563a <USBD_StdEPReq+0x1ca>
 8015504:	2b01      	cmp	r3, #1
 8015506:	d03c      	beq.n	8015582 <USBD_StdEPReq+0x112>
 8015508:	e13e      	b.n	8015788 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015510:	b2db      	uxtb	r3, r3
 8015512:	2b02      	cmp	r3, #2
 8015514:	d002      	beq.n	801551c <USBD_StdEPReq+0xac>
 8015516:	2b03      	cmp	r3, #3
 8015518:	d016      	beq.n	8015548 <USBD_StdEPReq+0xd8>
 801551a:	e02c      	b.n	8015576 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801551c:	7bbb      	ldrb	r3, [r7, #14]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d00d      	beq.n	801553e <USBD_StdEPReq+0xce>
 8015522:	7bbb      	ldrb	r3, [r7, #14]
 8015524:	2b80      	cmp	r3, #128	; 0x80
 8015526:	d00a      	beq.n	801553e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015528:	7bbb      	ldrb	r3, [r7, #14]
 801552a:	4619      	mov	r1, r3
 801552c:	6878      	ldr	r0, [r7, #4]
 801552e:	f003 fee3 	bl	80192f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015532:	2180      	movs	r1, #128	; 0x80
 8015534:	6878      	ldr	r0, [r7, #4]
 8015536:	f003 fedf 	bl	80192f8 <USBD_LL_StallEP>
 801553a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801553c:	e020      	b.n	8015580 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801553e:	6839      	ldr	r1, [r7, #0]
 8015540:	6878      	ldr	r0, [r7, #4]
 8015542:	f000 fc7a 	bl	8015e3a <USBD_CtlError>
              break;
 8015546:	e01b      	b.n	8015580 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015548:	683b      	ldr	r3, [r7, #0]
 801554a:	885b      	ldrh	r3, [r3, #2]
 801554c:	2b00      	cmp	r3, #0
 801554e:	d10e      	bne.n	801556e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8015550:	7bbb      	ldrb	r3, [r7, #14]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d00b      	beq.n	801556e <USBD_StdEPReq+0xfe>
 8015556:	7bbb      	ldrb	r3, [r7, #14]
 8015558:	2b80      	cmp	r3, #128	; 0x80
 801555a:	d008      	beq.n	801556e <USBD_StdEPReq+0xfe>
 801555c:	683b      	ldr	r3, [r7, #0]
 801555e:	88db      	ldrh	r3, [r3, #6]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d104      	bne.n	801556e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8015564:	7bbb      	ldrb	r3, [r7, #14]
 8015566:	4619      	mov	r1, r3
 8015568:	6878      	ldr	r0, [r7, #4]
 801556a:	f003 fec5 	bl	80192f8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f000 fd2e 	bl	8015fd0 <USBD_CtlSendStatus>

              break;
 8015574:	e004      	b.n	8015580 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8015576:	6839      	ldr	r1, [r7, #0]
 8015578:	6878      	ldr	r0, [r7, #4]
 801557a:	f000 fc5e 	bl	8015e3a <USBD_CtlError>
              break;
 801557e:	bf00      	nop
          }
          break;
 8015580:	e107      	b.n	8015792 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015588:	b2db      	uxtb	r3, r3
 801558a:	2b02      	cmp	r3, #2
 801558c:	d002      	beq.n	8015594 <USBD_StdEPReq+0x124>
 801558e:	2b03      	cmp	r3, #3
 8015590:	d016      	beq.n	80155c0 <USBD_StdEPReq+0x150>
 8015592:	e04b      	b.n	801562c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015594:	7bbb      	ldrb	r3, [r7, #14]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d00d      	beq.n	80155b6 <USBD_StdEPReq+0x146>
 801559a:	7bbb      	ldrb	r3, [r7, #14]
 801559c:	2b80      	cmp	r3, #128	; 0x80
 801559e:	d00a      	beq.n	80155b6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80155a0:	7bbb      	ldrb	r3, [r7, #14]
 80155a2:	4619      	mov	r1, r3
 80155a4:	6878      	ldr	r0, [r7, #4]
 80155a6:	f003 fea7 	bl	80192f8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80155aa:	2180      	movs	r1, #128	; 0x80
 80155ac:	6878      	ldr	r0, [r7, #4]
 80155ae:	f003 fea3 	bl	80192f8 <USBD_LL_StallEP>
 80155b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80155b4:	e040      	b.n	8015638 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80155b6:	6839      	ldr	r1, [r7, #0]
 80155b8:	6878      	ldr	r0, [r7, #4]
 80155ba:	f000 fc3e 	bl	8015e3a <USBD_CtlError>
              break;
 80155be:	e03b      	b.n	8015638 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80155c0:	683b      	ldr	r3, [r7, #0]
 80155c2:	885b      	ldrh	r3, [r3, #2]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d136      	bne.n	8015636 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80155c8:	7bbb      	ldrb	r3, [r7, #14]
 80155ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d004      	beq.n	80155dc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80155d2:	7bbb      	ldrb	r3, [r7, #14]
 80155d4:	4619      	mov	r1, r3
 80155d6:	6878      	ldr	r0, [r7, #4]
 80155d8:	f003 fead 	bl	8019336 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80155dc:	6878      	ldr	r0, [r7, #4]
 80155de:	f000 fcf7 	bl	8015fd0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80155e2:	7bbb      	ldrb	r3, [r7, #14]
 80155e4:	4619      	mov	r1, r3
 80155e6:	6878      	ldr	r0, [r7, #4]
 80155e8:	f7ff fde2 	bl	80151b0 <USBD_CoreFindEP>
 80155ec:	4603      	mov	r3, r0
 80155ee:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80155f0:	7b7b      	ldrb	r3, [r7, #13]
 80155f2:	2bff      	cmp	r3, #255	; 0xff
 80155f4:	d01f      	beq.n	8015636 <USBD_StdEPReq+0x1c6>
 80155f6:	7b7b      	ldrb	r3, [r7, #13]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d11c      	bne.n	8015636 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80155fc:	7b7a      	ldrb	r2, [r7, #13]
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8015604:	7b7a      	ldrb	r2, [r7, #13]
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	32ae      	adds	r2, #174	; 0xae
 801560a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801560e:	689b      	ldr	r3, [r3, #8]
 8015610:	2b00      	cmp	r3, #0
 8015612:	d010      	beq.n	8015636 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8015614:	7b7a      	ldrb	r2, [r7, #13]
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	32ae      	adds	r2, #174	; 0xae
 801561a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801561e:	689b      	ldr	r3, [r3, #8]
 8015620:	6839      	ldr	r1, [r7, #0]
 8015622:	6878      	ldr	r0, [r7, #4]
 8015624:	4798      	blx	r3
 8015626:	4603      	mov	r3, r0
 8015628:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801562a:	e004      	b.n	8015636 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801562c:	6839      	ldr	r1, [r7, #0]
 801562e:	6878      	ldr	r0, [r7, #4]
 8015630:	f000 fc03 	bl	8015e3a <USBD_CtlError>
              break;
 8015634:	e000      	b.n	8015638 <USBD_StdEPReq+0x1c8>
              break;
 8015636:	bf00      	nop
          }
          break;
 8015638:	e0ab      	b.n	8015792 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015640:	b2db      	uxtb	r3, r3
 8015642:	2b02      	cmp	r3, #2
 8015644:	d002      	beq.n	801564c <USBD_StdEPReq+0x1dc>
 8015646:	2b03      	cmp	r3, #3
 8015648:	d032      	beq.n	80156b0 <USBD_StdEPReq+0x240>
 801564a:	e097      	b.n	801577c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801564c:	7bbb      	ldrb	r3, [r7, #14]
 801564e:	2b00      	cmp	r3, #0
 8015650:	d007      	beq.n	8015662 <USBD_StdEPReq+0x1f2>
 8015652:	7bbb      	ldrb	r3, [r7, #14]
 8015654:	2b80      	cmp	r3, #128	; 0x80
 8015656:	d004      	beq.n	8015662 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8015658:	6839      	ldr	r1, [r7, #0]
 801565a:	6878      	ldr	r0, [r7, #4]
 801565c:	f000 fbed 	bl	8015e3a <USBD_CtlError>
                break;
 8015660:	e091      	b.n	8015786 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015662:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015666:	2b00      	cmp	r3, #0
 8015668:	da0b      	bge.n	8015682 <USBD_StdEPReq+0x212>
 801566a:	7bbb      	ldrb	r3, [r7, #14]
 801566c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015670:	4613      	mov	r3, r2
 8015672:	009b      	lsls	r3, r3, #2
 8015674:	4413      	add	r3, r2
 8015676:	009b      	lsls	r3, r3, #2
 8015678:	3310      	adds	r3, #16
 801567a:	687a      	ldr	r2, [r7, #4]
 801567c:	4413      	add	r3, r2
 801567e:	3304      	adds	r3, #4
 8015680:	e00b      	b.n	801569a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015682:	7bbb      	ldrb	r3, [r7, #14]
 8015684:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015688:	4613      	mov	r3, r2
 801568a:	009b      	lsls	r3, r3, #2
 801568c:	4413      	add	r3, r2
 801568e:	009b      	lsls	r3, r3, #2
 8015690:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015694:	687a      	ldr	r2, [r7, #4]
 8015696:	4413      	add	r3, r2
 8015698:	3304      	adds	r3, #4
 801569a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801569c:	68bb      	ldr	r3, [r7, #8]
 801569e:	2200      	movs	r2, #0
 80156a0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80156a2:	68bb      	ldr	r3, [r7, #8]
 80156a4:	2202      	movs	r2, #2
 80156a6:	4619      	mov	r1, r3
 80156a8:	6878      	ldr	r0, [r7, #4]
 80156aa:	f000 fc37 	bl	8015f1c <USBD_CtlSendData>
              break;
 80156ae:	e06a      	b.n	8015786 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80156b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	da11      	bge.n	80156dc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80156b8:	7bbb      	ldrb	r3, [r7, #14]
 80156ba:	f003 020f 	and.w	r2, r3, #15
 80156be:	6879      	ldr	r1, [r7, #4]
 80156c0:	4613      	mov	r3, r2
 80156c2:	009b      	lsls	r3, r3, #2
 80156c4:	4413      	add	r3, r2
 80156c6:	009b      	lsls	r3, r3, #2
 80156c8:	440b      	add	r3, r1
 80156ca:	3324      	adds	r3, #36	; 0x24
 80156cc:	881b      	ldrh	r3, [r3, #0]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d117      	bne.n	8015702 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80156d2:	6839      	ldr	r1, [r7, #0]
 80156d4:	6878      	ldr	r0, [r7, #4]
 80156d6:	f000 fbb0 	bl	8015e3a <USBD_CtlError>
                  break;
 80156da:	e054      	b.n	8015786 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80156dc:	7bbb      	ldrb	r3, [r7, #14]
 80156de:	f003 020f 	and.w	r2, r3, #15
 80156e2:	6879      	ldr	r1, [r7, #4]
 80156e4:	4613      	mov	r3, r2
 80156e6:	009b      	lsls	r3, r3, #2
 80156e8:	4413      	add	r3, r2
 80156ea:	009b      	lsls	r3, r3, #2
 80156ec:	440b      	add	r3, r1
 80156ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80156f2:	881b      	ldrh	r3, [r3, #0]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d104      	bne.n	8015702 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80156f8:	6839      	ldr	r1, [r7, #0]
 80156fa:	6878      	ldr	r0, [r7, #4]
 80156fc:	f000 fb9d 	bl	8015e3a <USBD_CtlError>
                  break;
 8015700:	e041      	b.n	8015786 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015702:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015706:	2b00      	cmp	r3, #0
 8015708:	da0b      	bge.n	8015722 <USBD_StdEPReq+0x2b2>
 801570a:	7bbb      	ldrb	r3, [r7, #14]
 801570c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015710:	4613      	mov	r3, r2
 8015712:	009b      	lsls	r3, r3, #2
 8015714:	4413      	add	r3, r2
 8015716:	009b      	lsls	r3, r3, #2
 8015718:	3310      	adds	r3, #16
 801571a:	687a      	ldr	r2, [r7, #4]
 801571c:	4413      	add	r3, r2
 801571e:	3304      	adds	r3, #4
 8015720:	e00b      	b.n	801573a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015722:	7bbb      	ldrb	r3, [r7, #14]
 8015724:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015728:	4613      	mov	r3, r2
 801572a:	009b      	lsls	r3, r3, #2
 801572c:	4413      	add	r3, r2
 801572e:	009b      	lsls	r3, r3, #2
 8015730:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015734:	687a      	ldr	r2, [r7, #4]
 8015736:	4413      	add	r3, r2
 8015738:	3304      	adds	r3, #4
 801573a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801573c:	7bbb      	ldrb	r3, [r7, #14]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d002      	beq.n	8015748 <USBD_StdEPReq+0x2d8>
 8015742:	7bbb      	ldrb	r3, [r7, #14]
 8015744:	2b80      	cmp	r3, #128	; 0x80
 8015746:	d103      	bne.n	8015750 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8015748:	68bb      	ldr	r3, [r7, #8]
 801574a:	2200      	movs	r2, #0
 801574c:	601a      	str	r2, [r3, #0]
 801574e:	e00e      	b.n	801576e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8015750:	7bbb      	ldrb	r3, [r7, #14]
 8015752:	4619      	mov	r1, r3
 8015754:	6878      	ldr	r0, [r7, #4]
 8015756:	f003 fe0d 	bl	8019374 <USBD_LL_IsStallEP>
 801575a:	4603      	mov	r3, r0
 801575c:	2b00      	cmp	r3, #0
 801575e:	d003      	beq.n	8015768 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8015760:	68bb      	ldr	r3, [r7, #8]
 8015762:	2201      	movs	r2, #1
 8015764:	601a      	str	r2, [r3, #0]
 8015766:	e002      	b.n	801576e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8015768:	68bb      	ldr	r3, [r7, #8]
 801576a:	2200      	movs	r2, #0
 801576c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801576e:	68bb      	ldr	r3, [r7, #8]
 8015770:	2202      	movs	r2, #2
 8015772:	4619      	mov	r1, r3
 8015774:	6878      	ldr	r0, [r7, #4]
 8015776:	f000 fbd1 	bl	8015f1c <USBD_CtlSendData>
              break;
 801577a:	e004      	b.n	8015786 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801577c:	6839      	ldr	r1, [r7, #0]
 801577e:	6878      	ldr	r0, [r7, #4]
 8015780:	f000 fb5b 	bl	8015e3a <USBD_CtlError>
              break;
 8015784:	bf00      	nop
          }
          break;
 8015786:	e004      	b.n	8015792 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8015788:	6839      	ldr	r1, [r7, #0]
 801578a:	6878      	ldr	r0, [r7, #4]
 801578c:	f000 fb55 	bl	8015e3a <USBD_CtlError>
          break;
 8015790:	bf00      	nop
      }
      break;
 8015792:	e005      	b.n	80157a0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8015794:	6839      	ldr	r1, [r7, #0]
 8015796:	6878      	ldr	r0, [r7, #4]
 8015798:	f000 fb4f 	bl	8015e3a <USBD_CtlError>
      break;
 801579c:	e000      	b.n	80157a0 <USBD_StdEPReq+0x330>
      break;
 801579e:	bf00      	nop
  }

  return ret;
 80157a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	3710      	adds	r7, #16
 80157a6:	46bd      	mov	sp, r7
 80157a8:	bd80      	pop	{r7, pc}
	...

080157ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80157ac:	b580      	push	{r7, lr}
 80157ae:	b084      	sub	sp, #16
 80157b0:	af00      	add	r7, sp, #0
 80157b2:	6078      	str	r0, [r7, #4]
 80157b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80157b6:	2300      	movs	r3, #0
 80157b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80157ba:	2300      	movs	r3, #0
 80157bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80157be:	2300      	movs	r3, #0
 80157c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80157c2:	683b      	ldr	r3, [r7, #0]
 80157c4:	885b      	ldrh	r3, [r3, #2]
 80157c6:	0a1b      	lsrs	r3, r3, #8
 80157c8:	b29b      	uxth	r3, r3
 80157ca:	3b01      	subs	r3, #1
 80157cc:	2b06      	cmp	r3, #6
 80157ce:	f200 8128 	bhi.w	8015a22 <USBD_GetDescriptor+0x276>
 80157d2:	a201      	add	r2, pc, #4	; (adr r2, 80157d8 <USBD_GetDescriptor+0x2c>)
 80157d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157d8:	080157f5 	.word	0x080157f5
 80157dc:	0801580d 	.word	0x0801580d
 80157e0:	0801584d 	.word	0x0801584d
 80157e4:	08015a23 	.word	0x08015a23
 80157e8:	08015a23 	.word	0x08015a23
 80157ec:	080159c3 	.word	0x080159c3
 80157f0:	080159ef 	.word	0x080159ef
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	687a      	ldr	r2, [r7, #4]
 80157fe:	7c12      	ldrb	r2, [r2, #16]
 8015800:	f107 0108 	add.w	r1, r7, #8
 8015804:	4610      	mov	r0, r2
 8015806:	4798      	blx	r3
 8015808:	60f8      	str	r0, [r7, #12]
      break;
 801580a:	e112      	b.n	8015a32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	7c1b      	ldrb	r3, [r3, #16]
 8015810:	2b00      	cmp	r3, #0
 8015812:	d10d      	bne.n	8015830 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801581a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801581c:	f107 0208 	add.w	r2, r7, #8
 8015820:	4610      	mov	r0, r2
 8015822:	4798      	blx	r3
 8015824:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015826:	68fb      	ldr	r3, [r7, #12]
 8015828:	3301      	adds	r3, #1
 801582a:	2202      	movs	r2, #2
 801582c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801582e:	e100      	b.n	8015a32 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015838:	f107 0208 	add.w	r2, r7, #8
 801583c:	4610      	mov	r0, r2
 801583e:	4798      	blx	r3
 8015840:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	3301      	adds	r3, #1
 8015846:	2202      	movs	r2, #2
 8015848:	701a      	strb	r2, [r3, #0]
      break;
 801584a:	e0f2      	b.n	8015a32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801584c:	683b      	ldr	r3, [r7, #0]
 801584e:	885b      	ldrh	r3, [r3, #2]
 8015850:	b2db      	uxtb	r3, r3
 8015852:	2b05      	cmp	r3, #5
 8015854:	f200 80ac 	bhi.w	80159b0 <USBD_GetDescriptor+0x204>
 8015858:	a201      	add	r2, pc, #4	; (adr r2, 8015860 <USBD_GetDescriptor+0xb4>)
 801585a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801585e:	bf00      	nop
 8015860:	08015879 	.word	0x08015879
 8015864:	080158ad 	.word	0x080158ad
 8015868:	080158e1 	.word	0x080158e1
 801586c:	08015915 	.word	0x08015915
 8015870:	08015949 	.word	0x08015949
 8015874:	0801597d 	.word	0x0801597d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8015878:	687b      	ldr	r3, [r7, #4]
 801587a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801587e:	685b      	ldr	r3, [r3, #4]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d00b      	beq.n	801589c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801588a:	685b      	ldr	r3, [r3, #4]
 801588c:	687a      	ldr	r2, [r7, #4]
 801588e:	7c12      	ldrb	r2, [r2, #16]
 8015890:	f107 0108 	add.w	r1, r7, #8
 8015894:	4610      	mov	r0, r2
 8015896:	4798      	blx	r3
 8015898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801589a:	e091      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801589c:	6839      	ldr	r1, [r7, #0]
 801589e:	6878      	ldr	r0, [r7, #4]
 80158a0:	f000 facb 	bl	8015e3a <USBD_CtlError>
            err++;
 80158a4:	7afb      	ldrb	r3, [r7, #11]
 80158a6:	3301      	adds	r3, #1
 80158a8:	72fb      	strb	r3, [r7, #11]
          break;
 80158aa:	e089      	b.n	80159c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80158b2:	689b      	ldr	r3, [r3, #8]
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d00b      	beq.n	80158d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80158be:	689b      	ldr	r3, [r3, #8]
 80158c0:	687a      	ldr	r2, [r7, #4]
 80158c2:	7c12      	ldrb	r2, [r2, #16]
 80158c4:	f107 0108 	add.w	r1, r7, #8
 80158c8:	4610      	mov	r0, r2
 80158ca:	4798      	blx	r3
 80158cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80158ce:	e077      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80158d0:	6839      	ldr	r1, [r7, #0]
 80158d2:	6878      	ldr	r0, [r7, #4]
 80158d4:	f000 fab1 	bl	8015e3a <USBD_CtlError>
            err++;
 80158d8:	7afb      	ldrb	r3, [r7, #11]
 80158da:	3301      	adds	r3, #1
 80158dc:	72fb      	strb	r3, [r7, #11]
          break;
 80158de:	e06f      	b.n	80159c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80158e6:	68db      	ldr	r3, [r3, #12]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d00b      	beq.n	8015904 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80158f2:	68db      	ldr	r3, [r3, #12]
 80158f4:	687a      	ldr	r2, [r7, #4]
 80158f6:	7c12      	ldrb	r2, [r2, #16]
 80158f8:	f107 0108 	add.w	r1, r7, #8
 80158fc:	4610      	mov	r0, r2
 80158fe:	4798      	blx	r3
 8015900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015902:	e05d      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015904:	6839      	ldr	r1, [r7, #0]
 8015906:	6878      	ldr	r0, [r7, #4]
 8015908:	f000 fa97 	bl	8015e3a <USBD_CtlError>
            err++;
 801590c:	7afb      	ldrb	r3, [r7, #11]
 801590e:	3301      	adds	r3, #1
 8015910:	72fb      	strb	r3, [r7, #11]
          break;
 8015912:	e055      	b.n	80159c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801591a:	691b      	ldr	r3, [r3, #16]
 801591c:	2b00      	cmp	r3, #0
 801591e:	d00b      	beq.n	8015938 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015926:	691b      	ldr	r3, [r3, #16]
 8015928:	687a      	ldr	r2, [r7, #4]
 801592a:	7c12      	ldrb	r2, [r2, #16]
 801592c:	f107 0108 	add.w	r1, r7, #8
 8015930:	4610      	mov	r0, r2
 8015932:	4798      	blx	r3
 8015934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015936:	e043      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015938:	6839      	ldr	r1, [r7, #0]
 801593a:	6878      	ldr	r0, [r7, #4]
 801593c:	f000 fa7d 	bl	8015e3a <USBD_CtlError>
            err++;
 8015940:	7afb      	ldrb	r3, [r7, #11]
 8015942:	3301      	adds	r3, #1
 8015944:	72fb      	strb	r3, [r7, #11]
          break;
 8015946:	e03b      	b.n	80159c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801594e:	695b      	ldr	r3, [r3, #20]
 8015950:	2b00      	cmp	r3, #0
 8015952:	d00b      	beq.n	801596c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801595a:	695b      	ldr	r3, [r3, #20]
 801595c:	687a      	ldr	r2, [r7, #4]
 801595e:	7c12      	ldrb	r2, [r2, #16]
 8015960:	f107 0108 	add.w	r1, r7, #8
 8015964:	4610      	mov	r0, r2
 8015966:	4798      	blx	r3
 8015968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801596a:	e029      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801596c:	6839      	ldr	r1, [r7, #0]
 801596e:	6878      	ldr	r0, [r7, #4]
 8015970:	f000 fa63 	bl	8015e3a <USBD_CtlError>
            err++;
 8015974:	7afb      	ldrb	r3, [r7, #11]
 8015976:	3301      	adds	r3, #1
 8015978:	72fb      	strb	r3, [r7, #11]
          break;
 801597a:	e021      	b.n	80159c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801597c:	687b      	ldr	r3, [r7, #4]
 801597e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015982:	699b      	ldr	r3, [r3, #24]
 8015984:	2b00      	cmp	r3, #0
 8015986:	d00b      	beq.n	80159a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801598e:	699b      	ldr	r3, [r3, #24]
 8015990:	687a      	ldr	r2, [r7, #4]
 8015992:	7c12      	ldrb	r2, [r2, #16]
 8015994:	f107 0108 	add.w	r1, r7, #8
 8015998:	4610      	mov	r0, r2
 801599a:	4798      	blx	r3
 801599c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801599e:	e00f      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80159a0:	6839      	ldr	r1, [r7, #0]
 80159a2:	6878      	ldr	r0, [r7, #4]
 80159a4:	f000 fa49 	bl	8015e3a <USBD_CtlError>
            err++;
 80159a8:	7afb      	ldrb	r3, [r7, #11]
 80159aa:	3301      	adds	r3, #1
 80159ac:	72fb      	strb	r3, [r7, #11]
          break;
 80159ae:	e007      	b.n	80159c0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80159b0:	6839      	ldr	r1, [r7, #0]
 80159b2:	6878      	ldr	r0, [r7, #4]
 80159b4:	f000 fa41 	bl	8015e3a <USBD_CtlError>
          err++;
 80159b8:	7afb      	ldrb	r3, [r7, #11]
 80159ba:	3301      	adds	r3, #1
 80159bc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80159be:	bf00      	nop
      }
      break;
 80159c0:	e037      	b.n	8015a32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	7c1b      	ldrb	r3, [r3, #16]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d109      	bne.n	80159de <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80159d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80159d2:	f107 0208 	add.w	r2, r7, #8
 80159d6:	4610      	mov	r0, r2
 80159d8:	4798      	blx	r3
 80159da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80159dc:	e029      	b.n	8015a32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80159de:	6839      	ldr	r1, [r7, #0]
 80159e0:	6878      	ldr	r0, [r7, #4]
 80159e2:	f000 fa2a 	bl	8015e3a <USBD_CtlError>
        err++;
 80159e6:	7afb      	ldrb	r3, [r7, #11]
 80159e8:	3301      	adds	r3, #1
 80159ea:	72fb      	strb	r3, [r7, #11]
      break;
 80159ec:	e021      	b.n	8015a32 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	7c1b      	ldrb	r3, [r3, #16]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d10d      	bne.n	8015a12 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80159fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80159fe:	f107 0208 	add.w	r2, r7, #8
 8015a02:	4610      	mov	r0, r2
 8015a04:	4798      	blx	r3
 8015a06:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015a08:	68fb      	ldr	r3, [r7, #12]
 8015a0a:	3301      	adds	r3, #1
 8015a0c:	2207      	movs	r2, #7
 8015a0e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015a10:	e00f      	b.n	8015a32 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015a12:	6839      	ldr	r1, [r7, #0]
 8015a14:	6878      	ldr	r0, [r7, #4]
 8015a16:	f000 fa10 	bl	8015e3a <USBD_CtlError>
        err++;
 8015a1a:	7afb      	ldrb	r3, [r7, #11]
 8015a1c:	3301      	adds	r3, #1
 8015a1e:	72fb      	strb	r3, [r7, #11]
      break;
 8015a20:	e007      	b.n	8015a32 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8015a22:	6839      	ldr	r1, [r7, #0]
 8015a24:	6878      	ldr	r0, [r7, #4]
 8015a26:	f000 fa08 	bl	8015e3a <USBD_CtlError>
      err++;
 8015a2a:	7afb      	ldrb	r3, [r7, #11]
 8015a2c:	3301      	adds	r3, #1
 8015a2e:	72fb      	strb	r3, [r7, #11]
      break;
 8015a30:	bf00      	nop
  }

  if (err != 0U)
 8015a32:	7afb      	ldrb	r3, [r7, #11]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d11e      	bne.n	8015a76 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8015a38:	683b      	ldr	r3, [r7, #0]
 8015a3a:	88db      	ldrh	r3, [r3, #6]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	d016      	beq.n	8015a6e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8015a40:	893b      	ldrh	r3, [r7, #8]
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	d00e      	beq.n	8015a64 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8015a46:	683b      	ldr	r3, [r7, #0]
 8015a48:	88da      	ldrh	r2, [r3, #6]
 8015a4a:	893b      	ldrh	r3, [r7, #8]
 8015a4c:	4293      	cmp	r3, r2
 8015a4e:	bf28      	it	cs
 8015a50:	4613      	movcs	r3, r2
 8015a52:	b29b      	uxth	r3, r3
 8015a54:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8015a56:	893b      	ldrh	r3, [r7, #8]
 8015a58:	461a      	mov	r2, r3
 8015a5a:	68f9      	ldr	r1, [r7, #12]
 8015a5c:	6878      	ldr	r0, [r7, #4]
 8015a5e:	f000 fa5d 	bl	8015f1c <USBD_CtlSendData>
 8015a62:	e009      	b.n	8015a78 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8015a64:	6839      	ldr	r1, [r7, #0]
 8015a66:	6878      	ldr	r0, [r7, #4]
 8015a68:	f000 f9e7 	bl	8015e3a <USBD_CtlError>
 8015a6c:	e004      	b.n	8015a78 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8015a6e:	6878      	ldr	r0, [r7, #4]
 8015a70:	f000 faae 	bl	8015fd0 <USBD_CtlSendStatus>
 8015a74:	e000      	b.n	8015a78 <USBD_GetDescriptor+0x2cc>
    return;
 8015a76:	bf00      	nop
  }
}
 8015a78:	3710      	adds	r7, #16
 8015a7a:	46bd      	mov	sp, r7
 8015a7c:	bd80      	pop	{r7, pc}
 8015a7e:	bf00      	nop

08015a80 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015a80:	b580      	push	{r7, lr}
 8015a82:	b084      	sub	sp, #16
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	6078      	str	r0, [r7, #4]
 8015a88:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8015a8a:	683b      	ldr	r3, [r7, #0]
 8015a8c:	889b      	ldrh	r3, [r3, #4]
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	d131      	bne.n	8015af6 <USBD_SetAddress+0x76>
 8015a92:	683b      	ldr	r3, [r7, #0]
 8015a94:	88db      	ldrh	r3, [r3, #6]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d12d      	bne.n	8015af6 <USBD_SetAddress+0x76>
 8015a9a:	683b      	ldr	r3, [r7, #0]
 8015a9c:	885b      	ldrh	r3, [r3, #2]
 8015a9e:	2b7f      	cmp	r3, #127	; 0x7f
 8015aa0:	d829      	bhi.n	8015af6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8015aa2:	683b      	ldr	r3, [r7, #0]
 8015aa4:	885b      	ldrh	r3, [r3, #2]
 8015aa6:	b2db      	uxtb	r3, r3
 8015aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015aac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015ab4:	b2db      	uxtb	r3, r3
 8015ab6:	2b03      	cmp	r3, #3
 8015ab8:	d104      	bne.n	8015ac4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8015aba:	6839      	ldr	r1, [r7, #0]
 8015abc:	6878      	ldr	r0, [r7, #4]
 8015abe:	f000 f9bc 	bl	8015e3a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015ac2:	e01d      	b.n	8015b00 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	7bfa      	ldrb	r2, [r7, #15]
 8015ac8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8015acc:	7bfb      	ldrb	r3, [r7, #15]
 8015ace:	4619      	mov	r1, r3
 8015ad0:	6878      	ldr	r0, [r7, #4]
 8015ad2:	f003 fc7b 	bl	80193cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8015ad6:	6878      	ldr	r0, [r7, #4]
 8015ad8:	f000 fa7a 	bl	8015fd0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8015adc:	7bfb      	ldrb	r3, [r7, #15]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d004      	beq.n	8015aec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	2202      	movs	r2, #2
 8015ae6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015aea:	e009      	b.n	8015b00 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8015aec:	687b      	ldr	r3, [r7, #4]
 8015aee:	2201      	movs	r2, #1
 8015af0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015af4:	e004      	b.n	8015b00 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8015af6:	6839      	ldr	r1, [r7, #0]
 8015af8:	6878      	ldr	r0, [r7, #4]
 8015afa:	f000 f99e 	bl	8015e3a <USBD_CtlError>
  }
}
 8015afe:	bf00      	nop
 8015b00:	bf00      	nop
 8015b02:	3710      	adds	r7, #16
 8015b04:	46bd      	mov	sp, r7
 8015b06:	bd80      	pop	{r7, pc}

08015b08 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015b08:	b580      	push	{r7, lr}
 8015b0a:	b084      	sub	sp, #16
 8015b0c:	af00      	add	r7, sp, #0
 8015b0e:	6078      	str	r0, [r7, #4]
 8015b10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8015b12:	2300      	movs	r3, #0
 8015b14:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8015b16:	683b      	ldr	r3, [r7, #0]
 8015b18:	885b      	ldrh	r3, [r3, #2]
 8015b1a:	b2da      	uxtb	r2, r3
 8015b1c:	4b4e      	ldr	r3, [pc, #312]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b1e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8015b20:	4b4d      	ldr	r3, [pc, #308]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b22:	781b      	ldrb	r3, [r3, #0]
 8015b24:	2b01      	cmp	r3, #1
 8015b26:	d905      	bls.n	8015b34 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8015b28:	6839      	ldr	r1, [r7, #0]
 8015b2a:	6878      	ldr	r0, [r7, #4]
 8015b2c:	f000 f985 	bl	8015e3a <USBD_CtlError>
    return USBD_FAIL;
 8015b30:	2303      	movs	r3, #3
 8015b32:	e08c      	b.n	8015c4e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015b3a:	b2db      	uxtb	r3, r3
 8015b3c:	2b02      	cmp	r3, #2
 8015b3e:	d002      	beq.n	8015b46 <USBD_SetConfig+0x3e>
 8015b40:	2b03      	cmp	r3, #3
 8015b42:	d029      	beq.n	8015b98 <USBD_SetConfig+0x90>
 8015b44:	e075      	b.n	8015c32 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8015b46:	4b44      	ldr	r3, [pc, #272]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b48:	781b      	ldrb	r3, [r3, #0]
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d020      	beq.n	8015b90 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8015b4e:	4b42      	ldr	r3, [pc, #264]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b50:	781b      	ldrb	r3, [r3, #0]
 8015b52:	461a      	mov	r2, r3
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8015b58:	4b3f      	ldr	r3, [pc, #252]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b5a:	781b      	ldrb	r3, [r3, #0]
 8015b5c:	4619      	mov	r1, r3
 8015b5e:	6878      	ldr	r0, [r7, #4]
 8015b60:	f7fe ffe1 	bl	8014b26 <USBD_SetClassConfig>
 8015b64:	4603      	mov	r3, r0
 8015b66:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8015b68:	7bfb      	ldrb	r3, [r7, #15]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d008      	beq.n	8015b80 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8015b6e:	6839      	ldr	r1, [r7, #0]
 8015b70:	6878      	ldr	r0, [r7, #4]
 8015b72:	f000 f962 	bl	8015e3a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	2202      	movs	r2, #2
 8015b7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8015b7e:	e065      	b.n	8015c4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8015b80:	6878      	ldr	r0, [r7, #4]
 8015b82:	f000 fa25 	bl	8015fd0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	2203      	movs	r2, #3
 8015b8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8015b8e:	e05d      	b.n	8015c4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8015b90:	6878      	ldr	r0, [r7, #4]
 8015b92:	f000 fa1d 	bl	8015fd0 <USBD_CtlSendStatus>
      break;
 8015b96:	e059      	b.n	8015c4c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8015b98:	4b2f      	ldr	r3, [pc, #188]	; (8015c58 <USBD_SetConfig+0x150>)
 8015b9a:	781b      	ldrb	r3, [r3, #0]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d112      	bne.n	8015bc6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	2202      	movs	r2, #2
 8015ba4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8015ba8:	4b2b      	ldr	r3, [pc, #172]	; (8015c58 <USBD_SetConfig+0x150>)
 8015baa:	781b      	ldrb	r3, [r3, #0]
 8015bac:	461a      	mov	r2, r3
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015bb2:	4b29      	ldr	r3, [pc, #164]	; (8015c58 <USBD_SetConfig+0x150>)
 8015bb4:	781b      	ldrb	r3, [r3, #0]
 8015bb6:	4619      	mov	r1, r3
 8015bb8:	6878      	ldr	r0, [r7, #4]
 8015bba:	f7fe ffd0 	bl	8014b5e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8015bbe:	6878      	ldr	r0, [r7, #4]
 8015bc0:	f000 fa06 	bl	8015fd0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8015bc4:	e042      	b.n	8015c4c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8015bc6:	4b24      	ldr	r3, [pc, #144]	; (8015c58 <USBD_SetConfig+0x150>)
 8015bc8:	781b      	ldrb	r3, [r3, #0]
 8015bca:	461a      	mov	r2, r3
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	685b      	ldr	r3, [r3, #4]
 8015bd0:	429a      	cmp	r2, r3
 8015bd2:	d02a      	beq.n	8015c2a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	685b      	ldr	r3, [r3, #4]
 8015bd8:	b2db      	uxtb	r3, r3
 8015bda:	4619      	mov	r1, r3
 8015bdc:	6878      	ldr	r0, [r7, #4]
 8015bde:	f7fe ffbe 	bl	8014b5e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8015be2:	4b1d      	ldr	r3, [pc, #116]	; (8015c58 <USBD_SetConfig+0x150>)
 8015be4:	781b      	ldrb	r3, [r3, #0]
 8015be6:	461a      	mov	r2, r3
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8015bec:	4b1a      	ldr	r3, [pc, #104]	; (8015c58 <USBD_SetConfig+0x150>)
 8015bee:	781b      	ldrb	r3, [r3, #0]
 8015bf0:	4619      	mov	r1, r3
 8015bf2:	6878      	ldr	r0, [r7, #4]
 8015bf4:	f7fe ff97 	bl	8014b26 <USBD_SetClassConfig>
 8015bf8:	4603      	mov	r3, r0
 8015bfa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8015bfc:	7bfb      	ldrb	r3, [r7, #15]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d00f      	beq.n	8015c22 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8015c02:	6839      	ldr	r1, [r7, #0]
 8015c04:	6878      	ldr	r0, [r7, #4]
 8015c06:	f000 f918 	bl	8015e3a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	685b      	ldr	r3, [r3, #4]
 8015c0e:	b2db      	uxtb	r3, r3
 8015c10:	4619      	mov	r1, r3
 8015c12:	6878      	ldr	r0, [r7, #4]
 8015c14:	f7fe ffa3 	bl	8014b5e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	2202      	movs	r2, #2
 8015c1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8015c20:	e014      	b.n	8015c4c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8015c22:	6878      	ldr	r0, [r7, #4]
 8015c24:	f000 f9d4 	bl	8015fd0 <USBD_CtlSendStatus>
      break;
 8015c28:	e010      	b.n	8015c4c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8015c2a:	6878      	ldr	r0, [r7, #4]
 8015c2c:	f000 f9d0 	bl	8015fd0 <USBD_CtlSendStatus>
      break;
 8015c30:	e00c      	b.n	8015c4c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8015c32:	6839      	ldr	r1, [r7, #0]
 8015c34:	6878      	ldr	r0, [r7, #4]
 8015c36:	f000 f900 	bl	8015e3a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015c3a:	4b07      	ldr	r3, [pc, #28]	; (8015c58 <USBD_SetConfig+0x150>)
 8015c3c:	781b      	ldrb	r3, [r3, #0]
 8015c3e:	4619      	mov	r1, r3
 8015c40:	6878      	ldr	r0, [r7, #4]
 8015c42:	f7fe ff8c 	bl	8014b5e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8015c46:	2303      	movs	r3, #3
 8015c48:	73fb      	strb	r3, [r7, #15]
      break;
 8015c4a:	bf00      	nop
  }

  return ret;
 8015c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c4e:	4618      	mov	r0, r3
 8015c50:	3710      	adds	r7, #16
 8015c52:	46bd      	mov	sp, r7
 8015c54:	bd80      	pop	{r7, pc}
 8015c56:	bf00      	nop
 8015c58:	240016a4 	.word	0x240016a4

08015c5c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015c5c:	b580      	push	{r7, lr}
 8015c5e:	b082      	sub	sp, #8
 8015c60:	af00      	add	r7, sp, #0
 8015c62:	6078      	str	r0, [r7, #4]
 8015c64:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8015c66:	683b      	ldr	r3, [r7, #0]
 8015c68:	88db      	ldrh	r3, [r3, #6]
 8015c6a:	2b01      	cmp	r3, #1
 8015c6c:	d004      	beq.n	8015c78 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8015c6e:	6839      	ldr	r1, [r7, #0]
 8015c70:	6878      	ldr	r0, [r7, #4]
 8015c72:	f000 f8e2 	bl	8015e3a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8015c76:	e023      	b.n	8015cc0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015c7e:	b2db      	uxtb	r3, r3
 8015c80:	2b02      	cmp	r3, #2
 8015c82:	dc02      	bgt.n	8015c8a <USBD_GetConfig+0x2e>
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	dc03      	bgt.n	8015c90 <USBD_GetConfig+0x34>
 8015c88:	e015      	b.n	8015cb6 <USBD_GetConfig+0x5a>
 8015c8a:	2b03      	cmp	r3, #3
 8015c8c:	d00b      	beq.n	8015ca6 <USBD_GetConfig+0x4a>
 8015c8e:	e012      	b.n	8015cb6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	2200      	movs	r2, #0
 8015c94:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	3308      	adds	r3, #8
 8015c9a:	2201      	movs	r2, #1
 8015c9c:	4619      	mov	r1, r3
 8015c9e:	6878      	ldr	r0, [r7, #4]
 8015ca0:	f000 f93c 	bl	8015f1c <USBD_CtlSendData>
        break;
 8015ca4:	e00c      	b.n	8015cc0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	3304      	adds	r3, #4
 8015caa:	2201      	movs	r2, #1
 8015cac:	4619      	mov	r1, r3
 8015cae:	6878      	ldr	r0, [r7, #4]
 8015cb0:	f000 f934 	bl	8015f1c <USBD_CtlSendData>
        break;
 8015cb4:	e004      	b.n	8015cc0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8015cb6:	6839      	ldr	r1, [r7, #0]
 8015cb8:	6878      	ldr	r0, [r7, #4]
 8015cba:	f000 f8be 	bl	8015e3a <USBD_CtlError>
        break;
 8015cbe:	bf00      	nop
}
 8015cc0:	bf00      	nop
 8015cc2:	3708      	adds	r7, #8
 8015cc4:	46bd      	mov	sp, r7
 8015cc6:	bd80      	pop	{r7, pc}

08015cc8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b082      	sub	sp, #8
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	6078      	str	r0, [r7, #4]
 8015cd0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015cd8:	b2db      	uxtb	r3, r3
 8015cda:	3b01      	subs	r3, #1
 8015cdc:	2b02      	cmp	r3, #2
 8015cde:	d81e      	bhi.n	8015d1e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8015ce0:	683b      	ldr	r3, [r7, #0]
 8015ce2:	88db      	ldrh	r3, [r3, #6]
 8015ce4:	2b02      	cmp	r3, #2
 8015ce6:	d004      	beq.n	8015cf2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8015ce8:	6839      	ldr	r1, [r7, #0]
 8015cea:	6878      	ldr	r0, [r7, #4]
 8015cec:	f000 f8a5 	bl	8015e3a <USBD_CtlError>
        break;
 8015cf0:	e01a      	b.n	8015d28 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	2201      	movs	r2, #1
 8015cf6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d005      	beq.n	8015d0e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	68db      	ldr	r3, [r3, #12]
 8015d06:	f043 0202 	orr.w	r2, r3, #2
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	330c      	adds	r3, #12
 8015d12:	2202      	movs	r2, #2
 8015d14:	4619      	mov	r1, r3
 8015d16:	6878      	ldr	r0, [r7, #4]
 8015d18:	f000 f900 	bl	8015f1c <USBD_CtlSendData>
      break;
 8015d1c:	e004      	b.n	8015d28 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8015d1e:	6839      	ldr	r1, [r7, #0]
 8015d20:	6878      	ldr	r0, [r7, #4]
 8015d22:	f000 f88a 	bl	8015e3a <USBD_CtlError>
      break;
 8015d26:	bf00      	nop
  }
}
 8015d28:	bf00      	nop
 8015d2a:	3708      	adds	r7, #8
 8015d2c:	46bd      	mov	sp, r7
 8015d2e:	bd80      	pop	{r7, pc}

08015d30 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015d30:	b580      	push	{r7, lr}
 8015d32:	b082      	sub	sp, #8
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
 8015d38:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015d3a:	683b      	ldr	r3, [r7, #0]
 8015d3c:	885b      	ldrh	r3, [r3, #2]
 8015d3e:	2b01      	cmp	r3, #1
 8015d40:	d107      	bne.n	8015d52 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	2201      	movs	r2, #1
 8015d46:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8015d4a:	6878      	ldr	r0, [r7, #4]
 8015d4c:	f000 f940 	bl	8015fd0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8015d50:	e013      	b.n	8015d7a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8015d52:	683b      	ldr	r3, [r7, #0]
 8015d54:	885b      	ldrh	r3, [r3, #2]
 8015d56:	2b02      	cmp	r3, #2
 8015d58:	d10b      	bne.n	8015d72 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8015d5a:	683b      	ldr	r3, [r7, #0]
 8015d5c:	889b      	ldrh	r3, [r3, #4]
 8015d5e:	0a1b      	lsrs	r3, r3, #8
 8015d60:	b29b      	uxth	r3, r3
 8015d62:	b2da      	uxtb	r2, r3
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8015d6a:	6878      	ldr	r0, [r7, #4]
 8015d6c:	f000 f930 	bl	8015fd0 <USBD_CtlSendStatus>
}
 8015d70:	e003      	b.n	8015d7a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8015d72:	6839      	ldr	r1, [r7, #0]
 8015d74:	6878      	ldr	r0, [r7, #4]
 8015d76:	f000 f860 	bl	8015e3a <USBD_CtlError>
}
 8015d7a:	bf00      	nop
 8015d7c:	3708      	adds	r7, #8
 8015d7e:	46bd      	mov	sp, r7
 8015d80:	bd80      	pop	{r7, pc}

08015d82 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015d82:	b580      	push	{r7, lr}
 8015d84:	b082      	sub	sp, #8
 8015d86:	af00      	add	r7, sp, #0
 8015d88:	6078      	str	r0, [r7, #4]
 8015d8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015d92:	b2db      	uxtb	r3, r3
 8015d94:	3b01      	subs	r3, #1
 8015d96:	2b02      	cmp	r3, #2
 8015d98:	d80b      	bhi.n	8015db2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8015d9a:	683b      	ldr	r3, [r7, #0]
 8015d9c:	885b      	ldrh	r3, [r3, #2]
 8015d9e:	2b01      	cmp	r3, #1
 8015da0:	d10c      	bne.n	8015dbc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	2200      	movs	r2, #0
 8015da6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8015daa:	6878      	ldr	r0, [r7, #4]
 8015dac:	f000 f910 	bl	8015fd0 <USBD_CtlSendStatus>
      }
      break;
 8015db0:	e004      	b.n	8015dbc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8015db2:	6839      	ldr	r1, [r7, #0]
 8015db4:	6878      	ldr	r0, [r7, #4]
 8015db6:	f000 f840 	bl	8015e3a <USBD_CtlError>
      break;
 8015dba:	e000      	b.n	8015dbe <USBD_ClrFeature+0x3c>
      break;
 8015dbc:	bf00      	nop
  }
}
 8015dbe:	bf00      	nop
 8015dc0:	3708      	adds	r7, #8
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	bd80      	pop	{r7, pc}

08015dc6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8015dc6:	b580      	push	{r7, lr}
 8015dc8:	b084      	sub	sp, #16
 8015dca:	af00      	add	r7, sp, #0
 8015dcc:	6078      	str	r0, [r7, #4]
 8015dce:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8015dd0:	683b      	ldr	r3, [r7, #0]
 8015dd2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	781a      	ldrb	r2, [r3, #0]
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	3301      	adds	r3, #1
 8015de0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	781a      	ldrb	r2, [r3, #0]
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8015dea:	68fb      	ldr	r3, [r7, #12]
 8015dec:	3301      	adds	r3, #1
 8015dee:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8015df0:	68f8      	ldr	r0, [r7, #12]
 8015df2:	f7ff fa41 	bl	8015278 <SWAPBYTE>
 8015df6:	4603      	mov	r3, r0
 8015df8:	461a      	mov	r2, r3
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	3301      	adds	r3, #1
 8015e02:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	3301      	adds	r3, #1
 8015e08:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8015e0a:	68f8      	ldr	r0, [r7, #12]
 8015e0c:	f7ff fa34 	bl	8015278 <SWAPBYTE>
 8015e10:	4603      	mov	r3, r0
 8015e12:	461a      	mov	r2, r3
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	3301      	adds	r3, #1
 8015e1c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8015e1e:	68fb      	ldr	r3, [r7, #12]
 8015e20:	3301      	adds	r3, #1
 8015e22:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8015e24:	68f8      	ldr	r0, [r7, #12]
 8015e26:	f7ff fa27 	bl	8015278 <SWAPBYTE>
 8015e2a:	4603      	mov	r3, r0
 8015e2c:	461a      	mov	r2, r3
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	80da      	strh	r2, [r3, #6]
}
 8015e32:	bf00      	nop
 8015e34:	3710      	adds	r7, #16
 8015e36:	46bd      	mov	sp, r7
 8015e38:	bd80      	pop	{r7, pc}

08015e3a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015e3a:	b580      	push	{r7, lr}
 8015e3c:	b082      	sub	sp, #8
 8015e3e:	af00      	add	r7, sp, #0
 8015e40:	6078      	str	r0, [r7, #4]
 8015e42:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015e44:	2180      	movs	r1, #128	; 0x80
 8015e46:	6878      	ldr	r0, [r7, #4]
 8015e48:	f003 fa56 	bl	80192f8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015e4c:	2100      	movs	r1, #0
 8015e4e:	6878      	ldr	r0, [r7, #4]
 8015e50:	f003 fa52 	bl	80192f8 <USBD_LL_StallEP>
}
 8015e54:	bf00      	nop
 8015e56:	3708      	adds	r7, #8
 8015e58:	46bd      	mov	sp, r7
 8015e5a:	bd80      	pop	{r7, pc}

08015e5c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8015e5c:	b580      	push	{r7, lr}
 8015e5e:	b086      	sub	sp, #24
 8015e60:	af00      	add	r7, sp, #0
 8015e62:	60f8      	str	r0, [r7, #12]
 8015e64:	60b9      	str	r1, [r7, #8]
 8015e66:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8015e68:	2300      	movs	r3, #0
 8015e6a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d036      	beq.n	8015ee0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8015e72:	68fb      	ldr	r3, [r7, #12]
 8015e74:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8015e76:	6938      	ldr	r0, [r7, #16]
 8015e78:	f000 f836 	bl	8015ee8 <USBD_GetLen>
 8015e7c:	4603      	mov	r3, r0
 8015e7e:	3301      	adds	r3, #1
 8015e80:	b29b      	uxth	r3, r3
 8015e82:	005b      	lsls	r3, r3, #1
 8015e84:	b29a      	uxth	r2, r3
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8015e8a:	7dfb      	ldrb	r3, [r7, #23]
 8015e8c:	68ba      	ldr	r2, [r7, #8]
 8015e8e:	4413      	add	r3, r2
 8015e90:	687a      	ldr	r2, [r7, #4]
 8015e92:	7812      	ldrb	r2, [r2, #0]
 8015e94:	701a      	strb	r2, [r3, #0]
  idx++;
 8015e96:	7dfb      	ldrb	r3, [r7, #23]
 8015e98:	3301      	adds	r3, #1
 8015e9a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8015e9c:	7dfb      	ldrb	r3, [r7, #23]
 8015e9e:	68ba      	ldr	r2, [r7, #8]
 8015ea0:	4413      	add	r3, r2
 8015ea2:	2203      	movs	r2, #3
 8015ea4:	701a      	strb	r2, [r3, #0]
  idx++;
 8015ea6:	7dfb      	ldrb	r3, [r7, #23]
 8015ea8:	3301      	adds	r3, #1
 8015eaa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8015eac:	e013      	b.n	8015ed6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8015eae:	7dfb      	ldrb	r3, [r7, #23]
 8015eb0:	68ba      	ldr	r2, [r7, #8]
 8015eb2:	4413      	add	r3, r2
 8015eb4:	693a      	ldr	r2, [r7, #16]
 8015eb6:	7812      	ldrb	r2, [r2, #0]
 8015eb8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8015eba:	693b      	ldr	r3, [r7, #16]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	613b      	str	r3, [r7, #16]
    idx++;
 8015ec0:	7dfb      	ldrb	r3, [r7, #23]
 8015ec2:	3301      	adds	r3, #1
 8015ec4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8015ec6:	7dfb      	ldrb	r3, [r7, #23]
 8015ec8:	68ba      	ldr	r2, [r7, #8]
 8015eca:	4413      	add	r3, r2
 8015ecc:	2200      	movs	r2, #0
 8015ece:	701a      	strb	r2, [r3, #0]
    idx++;
 8015ed0:	7dfb      	ldrb	r3, [r7, #23]
 8015ed2:	3301      	adds	r3, #1
 8015ed4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8015ed6:	693b      	ldr	r3, [r7, #16]
 8015ed8:	781b      	ldrb	r3, [r3, #0]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d1e7      	bne.n	8015eae <USBD_GetString+0x52>
 8015ede:	e000      	b.n	8015ee2 <USBD_GetString+0x86>
    return;
 8015ee0:	bf00      	nop
  }
}
 8015ee2:	3718      	adds	r7, #24
 8015ee4:	46bd      	mov	sp, r7
 8015ee6:	bd80      	pop	{r7, pc}

08015ee8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8015ee8:	b480      	push	{r7}
 8015eea:	b085      	sub	sp, #20
 8015eec:	af00      	add	r7, sp, #0
 8015eee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8015ef0:	2300      	movs	r3, #0
 8015ef2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8015ef8:	e005      	b.n	8015f06 <USBD_GetLen+0x1e>
  {
    len++;
 8015efa:	7bfb      	ldrb	r3, [r7, #15]
 8015efc:	3301      	adds	r3, #1
 8015efe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8015f00:	68bb      	ldr	r3, [r7, #8]
 8015f02:	3301      	adds	r3, #1
 8015f04:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8015f06:	68bb      	ldr	r3, [r7, #8]
 8015f08:	781b      	ldrb	r3, [r3, #0]
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d1f5      	bne.n	8015efa <USBD_GetLen+0x12>
  }

  return len;
 8015f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f10:	4618      	mov	r0, r3
 8015f12:	3714      	adds	r7, #20
 8015f14:	46bd      	mov	sp, r7
 8015f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f1a:	4770      	bx	lr

08015f1c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8015f1c:	b580      	push	{r7, lr}
 8015f1e:	b084      	sub	sp, #16
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	60f8      	str	r0, [r7, #12]
 8015f24:	60b9      	str	r1, [r7, #8]
 8015f26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	2202      	movs	r2, #2
 8015f2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	687a      	ldr	r2, [r7, #4]
 8015f34:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	687a      	ldr	r2, [r7, #4]
 8015f3a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015f3c:	687b      	ldr	r3, [r7, #4]
 8015f3e:	68ba      	ldr	r2, [r7, #8]
 8015f40:	2100      	movs	r1, #0
 8015f42:	68f8      	ldr	r0, [r7, #12]
 8015f44:	f003 fa61 	bl	801940a <USBD_LL_Transmit>

  return USBD_OK;
 8015f48:	2300      	movs	r3, #0
}
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	3710      	adds	r7, #16
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	bd80      	pop	{r7, pc}

08015f52 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015f52:	b580      	push	{r7, lr}
 8015f54:	b084      	sub	sp, #16
 8015f56:	af00      	add	r7, sp, #0
 8015f58:	60f8      	str	r0, [r7, #12]
 8015f5a:	60b9      	str	r1, [r7, #8]
 8015f5c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	68ba      	ldr	r2, [r7, #8]
 8015f62:	2100      	movs	r1, #0
 8015f64:	68f8      	ldr	r0, [r7, #12]
 8015f66:	f003 fa50 	bl	801940a <USBD_LL_Transmit>

  return USBD_OK;
 8015f6a:	2300      	movs	r3, #0
}
 8015f6c:	4618      	mov	r0, r3
 8015f6e:	3710      	adds	r7, #16
 8015f70:	46bd      	mov	sp, r7
 8015f72:	bd80      	pop	{r7, pc}

08015f74 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	b084      	sub	sp, #16
 8015f78:	af00      	add	r7, sp, #0
 8015f7a:	60f8      	str	r0, [r7, #12]
 8015f7c:	60b9      	str	r1, [r7, #8]
 8015f7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	2203      	movs	r2, #3
 8015f84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	687a      	ldr	r2, [r7, #4]
 8015f8c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8015f90:	68fb      	ldr	r3, [r7, #12]
 8015f92:	687a      	ldr	r2, [r7, #4]
 8015f94:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	68ba      	ldr	r2, [r7, #8]
 8015f9c:	2100      	movs	r1, #0
 8015f9e:	68f8      	ldr	r0, [r7, #12]
 8015fa0:	f003 fa54 	bl	801944c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015fa4:	2300      	movs	r3, #0
}
 8015fa6:	4618      	mov	r0, r3
 8015fa8:	3710      	adds	r7, #16
 8015faa:	46bd      	mov	sp, r7
 8015fac:	bd80      	pop	{r7, pc}

08015fae <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8015fae:	b580      	push	{r7, lr}
 8015fb0:	b084      	sub	sp, #16
 8015fb2:	af00      	add	r7, sp, #0
 8015fb4:	60f8      	str	r0, [r7, #12]
 8015fb6:	60b9      	str	r1, [r7, #8]
 8015fb8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	68ba      	ldr	r2, [r7, #8]
 8015fbe:	2100      	movs	r1, #0
 8015fc0:	68f8      	ldr	r0, [r7, #12]
 8015fc2:	f003 fa43 	bl	801944c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8015fc6:	2300      	movs	r3, #0
}
 8015fc8:	4618      	mov	r0, r3
 8015fca:	3710      	adds	r7, #16
 8015fcc:	46bd      	mov	sp, r7
 8015fce:	bd80      	pop	{r7, pc}

08015fd0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8015fd0:	b580      	push	{r7, lr}
 8015fd2:	b082      	sub	sp, #8
 8015fd4:	af00      	add	r7, sp, #0
 8015fd6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	2204      	movs	r2, #4
 8015fdc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	2200      	movs	r2, #0
 8015fe4:	2100      	movs	r1, #0
 8015fe6:	6878      	ldr	r0, [r7, #4]
 8015fe8:	f003 fa0f 	bl	801940a <USBD_LL_Transmit>

  return USBD_OK;
 8015fec:	2300      	movs	r3, #0
}
 8015fee:	4618      	mov	r0, r3
 8015ff0:	3708      	adds	r7, #8
 8015ff2:	46bd      	mov	sp, r7
 8015ff4:	bd80      	pop	{r7, pc}

08015ff6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8015ff6:	b580      	push	{r7, lr}
 8015ff8:	b082      	sub	sp, #8
 8015ffa:	af00      	add	r7, sp, #0
 8015ffc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	2205      	movs	r2, #5
 8016002:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016006:	2300      	movs	r3, #0
 8016008:	2200      	movs	r2, #0
 801600a:	2100      	movs	r1, #0
 801600c:	6878      	ldr	r0, [r7, #4]
 801600e:	f003 fa1d 	bl	801944c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016012:	2300      	movs	r3, #0
}
 8016014:	4618      	mov	r0, r3
 8016016:	3708      	adds	r7, #8
 8016018:	46bd      	mov	sp, r7
 801601a:	bd80      	pop	{r7, pc}

0801601c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801601c:	b580      	push	{r7, lr}
 801601e:	b084      	sub	sp, #16
 8016020:	af00      	add	r7, sp, #0
 8016022:	4603      	mov	r3, r0
 8016024:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8016026:	79fb      	ldrb	r3, [r7, #7]
 8016028:	4a08      	ldr	r2, [pc, #32]	; (801604c <disk_status+0x30>)
 801602a:	009b      	lsls	r3, r3, #2
 801602c:	4413      	add	r3, r2
 801602e:	685b      	ldr	r3, [r3, #4]
 8016030:	685b      	ldr	r3, [r3, #4]
 8016032:	79fa      	ldrb	r2, [r7, #7]
 8016034:	4905      	ldr	r1, [pc, #20]	; (801604c <disk_status+0x30>)
 8016036:	440a      	add	r2, r1
 8016038:	7a12      	ldrb	r2, [r2, #8]
 801603a:	4610      	mov	r0, r2
 801603c:	4798      	blx	r3
 801603e:	4603      	mov	r3, r0
 8016040:	73fb      	strb	r3, [r7, #15]
  return stat;
 8016042:	7bfb      	ldrb	r3, [r7, #15]
}
 8016044:	4618      	mov	r0, r3
 8016046:	3710      	adds	r7, #16
 8016048:	46bd      	mov	sp, r7
 801604a:	bd80      	pop	{r7, pc}
 801604c:	240018d0 	.word	0x240018d0

08016050 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8016050:	b580      	push	{r7, lr}
 8016052:	b084      	sub	sp, #16
 8016054:	af00      	add	r7, sp, #0
 8016056:	4603      	mov	r3, r0
 8016058:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801605a:	2300      	movs	r3, #0
 801605c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801605e:	79fb      	ldrb	r3, [r7, #7]
 8016060:	4a0d      	ldr	r2, [pc, #52]	; (8016098 <disk_initialize+0x48>)
 8016062:	5cd3      	ldrb	r3, [r2, r3]
 8016064:	2b00      	cmp	r3, #0
 8016066:	d111      	bne.n	801608c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8016068:	79fb      	ldrb	r3, [r7, #7]
 801606a:	4a0b      	ldr	r2, [pc, #44]	; (8016098 <disk_initialize+0x48>)
 801606c:	2101      	movs	r1, #1
 801606e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8016070:	79fb      	ldrb	r3, [r7, #7]
 8016072:	4a09      	ldr	r2, [pc, #36]	; (8016098 <disk_initialize+0x48>)
 8016074:	009b      	lsls	r3, r3, #2
 8016076:	4413      	add	r3, r2
 8016078:	685b      	ldr	r3, [r3, #4]
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	79fa      	ldrb	r2, [r7, #7]
 801607e:	4906      	ldr	r1, [pc, #24]	; (8016098 <disk_initialize+0x48>)
 8016080:	440a      	add	r2, r1
 8016082:	7a12      	ldrb	r2, [r2, #8]
 8016084:	4610      	mov	r0, r2
 8016086:	4798      	blx	r3
 8016088:	4603      	mov	r3, r0
 801608a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801608c:	7bfb      	ldrb	r3, [r7, #15]
}
 801608e:	4618      	mov	r0, r3
 8016090:	3710      	adds	r7, #16
 8016092:	46bd      	mov	sp, r7
 8016094:	bd80      	pop	{r7, pc}
 8016096:	bf00      	nop
 8016098:	240018d0 	.word	0x240018d0

0801609c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801609c:	b590      	push	{r4, r7, lr}
 801609e:	b087      	sub	sp, #28
 80160a0:	af00      	add	r7, sp, #0
 80160a2:	60b9      	str	r1, [r7, #8]
 80160a4:	607a      	str	r2, [r7, #4]
 80160a6:	603b      	str	r3, [r7, #0]
 80160a8:	4603      	mov	r3, r0
 80160aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80160ac:	7bfb      	ldrb	r3, [r7, #15]
 80160ae:	4a0a      	ldr	r2, [pc, #40]	; (80160d8 <disk_read+0x3c>)
 80160b0:	009b      	lsls	r3, r3, #2
 80160b2:	4413      	add	r3, r2
 80160b4:	685b      	ldr	r3, [r3, #4]
 80160b6:	689c      	ldr	r4, [r3, #8]
 80160b8:	7bfb      	ldrb	r3, [r7, #15]
 80160ba:	4a07      	ldr	r2, [pc, #28]	; (80160d8 <disk_read+0x3c>)
 80160bc:	4413      	add	r3, r2
 80160be:	7a18      	ldrb	r0, [r3, #8]
 80160c0:	683b      	ldr	r3, [r7, #0]
 80160c2:	687a      	ldr	r2, [r7, #4]
 80160c4:	68b9      	ldr	r1, [r7, #8]
 80160c6:	47a0      	blx	r4
 80160c8:	4603      	mov	r3, r0
 80160ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80160cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80160ce:	4618      	mov	r0, r3
 80160d0:	371c      	adds	r7, #28
 80160d2:	46bd      	mov	sp, r7
 80160d4:	bd90      	pop	{r4, r7, pc}
 80160d6:	bf00      	nop
 80160d8:	240018d0 	.word	0x240018d0

080160dc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80160dc:	b590      	push	{r4, r7, lr}
 80160de:	b087      	sub	sp, #28
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	60b9      	str	r1, [r7, #8]
 80160e4:	607a      	str	r2, [r7, #4]
 80160e6:	603b      	str	r3, [r7, #0]
 80160e8:	4603      	mov	r3, r0
 80160ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80160ec:	7bfb      	ldrb	r3, [r7, #15]
 80160ee:	4a0a      	ldr	r2, [pc, #40]	; (8016118 <disk_write+0x3c>)
 80160f0:	009b      	lsls	r3, r3, #2
 80160f2:	4413      	add	r3, r2
 80160f4:	685b      	ldr	r3, [r3, #4]
 80160f6:	68dc      	ldr	r4, [r3, #12]
 80160f8:	7bfb      	ldrb	r3, [r7, #15]
 80160fa:	4a07      	ldr	r2, [pc, #28]	; (8016118 <disk_write+0x3c>)
 80160fc:	4413      	add	r3, r2
 80160fe:	7a18      	ldrb	r0, [r3, #8]
 8016100:	683b      	ldr	r3, [r7, #0]
 8016102:	687a      	ldr	r2, [r7, #4]
 8016104:	68b9      	ldr	r1, [r7, #8]
 8016106:	47a0      	blx	r4
 8016108:	4603      	mov	r3, r0
 801610a:	75fb      	strb	r3, [r7, #23]
  return res;
 801610c:	7dfb      	ldrb	r3, [r7, #23]
}
 801610e:	4618      	mov	r0, r3
 8016110:	371c      	adds	r7, #28
 8016112:	46bd      	mov	sp, r7
 8016114:	bd90      	pop	{r4, r7, pc}
 8016116:	bf00      	nop
 8016118:	240018d0 	.word	0x240018d0

0801611c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801611c:	b580      	push	{r7, lr}
 801611e:	b084      	sub	sp, #16
 8016120:	af00      	add	r7, sp, #0
 8016122:	4603      	mov	r3, r0
 8016124:	603a      	str	r2, [r7, #0]
 8016126:	71fb      	strb	r3, [r7, #7]
 8016128:	460b      	mov	r3, r1
 801612a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801612c:	79fb      	ldrb	r3, [r7, #7]
 801612e:	4a09      	ldr	r2, [pc, #36]	; (8016154 <disk_ioctl+0x38>)
 8016130:	009b      	lsls	r3, r3, #2
 8016132:	4413      	add	r3, r2
 8016134:	685b      	ldr	r3, [r3, #4]
 8016136:	691b      	ldr	r3, [r3, #16]
 8016138:	79fa      	ldrb	r2, [r7, #7]
 801613a:	4906      	ldr	r1, [pc, #24]	; (8016154 <disk_ioctl+0x38>)
 801613c:	440a      	add	r2, r1
 801613e:	7a10      	ldrb	r0, [r2, #8]
 8016140:	79b9      	ldrb	r1, [r7, #6]
 8016142:	683a      	ldr	r2, [r7, #0]
 8016144:	4798      	blx	r3
 8016146:	4603      	mov	r3, r0
 8016148:	73fb      	strb	r3, [r7, #15]
  return res;
 801614a:	7bfb      	ldrb	r3, [r7, #15]
}
 801614c:	4618      	mov	r0, r3
 801614e:	3710      	adds	r7, #16
 8016150:	46bd      	mov	sp, r7
 8016152:	bd80      	pop	{r7, pc}
 8016154:	240018d0 	.word	0x240018d0

08016158 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8016158:	b480      	push	{r7}
 801615a:	b085      	sub	sp, #20
 801615c:	af00      	add	r7, sp, #0
 801615e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	3301      	adds	r3, #1
 8016164:	781b      	ldrb	r3, [r3, #0]
 8016166:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8016168:	89fb      	ldrh	r3, [r7, #14]
 801616a:	021b      	lsls	r3, r3, #8
 801616c:	b21a      	sxth	r2, r3
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	781b      	ldrb	r3, [r3, #0]
 8016172:	b21b      	sxth	r3, r3
 8016174:	4313      	orrs	r3, r2
 8016176:	b21b      	sxth	r3, r3
 8016178:	81fb      	strh	r3, [r7, #14]
	return rv;
 801617a:	89fb      	ldrh	r3, [r7, #14]
}
 801617c:	4618      	mov	r0, r3
 801617e:	3714      	adds	r7, #20
 8016180:	46bd      	mov	sp, r7
 8016182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016186:	4770      	bx	lr

08016188 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8016188:	b480      	push	{r7}
 801618a:	b085      	sub	sp, #20
 801618c:	af00      	add	r7, sp, #0
 801618e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	3303      	adds	r3, #3
 8016194:	781b      	ldrb	r3, [r3, #0]
 8016196:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8016198:	68fb      	ldr	r3, [r7, #12]
 801619a:	021b      	lsls	r3, r3, #8
 801619c:	687a      	ldr	r2, [r7, #4]
 801619e:	3202      	adds	r2, #2
 80161a0:	7812      	ldrb	r2, [r2, #0]
 80161a2:	4313      	orrs	r3, r2
 80161a4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80161a6:	68fb      	ldr	r3, [r7, #12]
 80161a8:	021b      	lsls	r3, r3, #8
 80161aa:	687a      	ldr	r2, [r7, #4]
 80161ac:	3201      	adds	r2, #1
 80161ae:	7812      	ldrb	r2, [r2, #0]
 80161b0:	4313      	orrs	r3, r2
 80161b2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80161b4:	68fb      	ldr	r3, [r7, #12]
 80161b6:	021b      	lsls	r3, r3, #8
 80161b8:	687a      	ldr	r2, [r7, #4]
 80161ba:	7812      	ldrb	r2, [r2, #0]
 80161bc:	4313      	orrs	r3, r2
 80161be:	60fb      	str	r3, [r7, #12]
	return rv;
 80161c0:	68fb      	ldr	r3, [r7, #12]
}
 80161c2:	4618      	mov	r0, r3
 80161c4:	3714      	adds	r7, #20
 80161c6:	46bd      	mov	sp, r7
 80161c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161cc:	4770      	bx	lr

080161ce <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80161ce:	b480      	push	{r7}
 80161d0:	b083      	sub	sp, #12
 80161d2:	af00      	add	r7, sp, #0
 80161d4:	6078      	str	r0, [r7, #4]
 80161d6:	460b      	mov	r3, r1
 80161d8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	1c5a      	adds	r2, r3, #1
 80161de:	607a      	str	r2, [r7, #4]
 80161e0:	887a      	ldrh	r2, [r7, #2]
 80161e2:	b2d2      	uxtb	r2, r2
 80161e4:	701a      	strb	r2, [r3, #0]
 80161e6:	887b      	ldrh	r3, [r7, #2]
 80161e8:	0a1b      	lsrs	r3, r3, #8
 80161ea:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	1c5a      	adds	r2, r3, #1
 80161f0:	607a      	str	r2, [r7, #4]
 80161f2:	887a      	ldrh	r2, [r7, #2]
 80161f4:	b2d2      	uxtb	r2, r2
 80161f6:	701a      	strb	r2, [r3, #0]
}
 80161f8:	bf00      	nop
 80161fa:	370c      	adds	r7, #12
 80161fc:	46bd      	mov	sp, r7
 80161fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016202:	4770      	bx	lr

08016204 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8016204:	b480      	push	{r7}
 8016206:	b083      	sub	sp, #12
 8016208:	af00      	add	r7, sp, #0
 801620a:	6078      	str	r0, [r7, #4]
 801620c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	1c5a      	adds	r2, r3, #1
 8016212:	607a      	str	r2, [r7, #4]
 8016214:	683a      	ldr	r2, [r7, #0]
 8016216:	b2d2      	uxtb	r2, r2
 8016218:	701a      	strb	r2, [r3, #0]
 801621a:	683b      	ldr	r3, [r7, #0]
 801621c:	0a1b      	lsrs	r3, r3, #8
 801621e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	1c5a      	adds	r2, r3, #1
 8016224:	607a      	str	r2, [r7, #4]
 8016226:	683a      	ldr	r2, [r7, #0]
 8016228:	b2d2      	uxtb	r2, r2
 801622a:	701a      	strb	r2, [r3, #0]
 801622c:	683b      	ldr	r3, [r7, #0]
 801622e:	0a1b      	lsrs	r3, r3, #8
 8016230:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	1c5a      	adds	r2, r3, #1
 8016236:	607a      	str	r2, [r7, #4]
 8016238:	683a      	ldr	r2, [r7, #0]
 801623a:	b2d2      	uxtb	r2, r2
 801623c:	701a      	strb	r2, [r3, #0]
 801623e:	683b      	ldr	r3, [r7, #0]
 8016240:	0a1b      	lsrs	r3, r3, #8
 8016242:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	1c5a      	adds	r2, r3, #1
 8016248:	607a      	str	r2, [r7, #4]
 801624a:	683a      	ldr	r2, [r7, #0]
 801624c:	b2d2      	uxtb	r2, r2
 801624e:	701a      	strb	r2, [r3, #0]
}
 8016250:	bf00      	nop
 8016252:	370c      	adds	r7, #12
 8016254:	46bd      	mov	sp, r7
 8016256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801625a:	4770      	bx	lr

0801625c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801625c:	b480      	push	{r7}
 801625e:	b087      	sub	sp, #28
 8016260:	af00      	add	r7, sp, #0
 8016262:	60f8      	str	r0, [r7, #12]
 8016264:	60b9      	str	r1, [r7, #8]
 8016266:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8016268:	68fb      	ldr	r3, [r7, #12]
 801626a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801626c:	68bb      	ldr	r3, [r7, #8]
 801626e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d00d      	beq.n	8016292 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8016276:	693a      	ldr	r2, [r7, #16]
 8016278:	1c53      	adds	r3, r2, #1
 801627a:	613b      	str	r3, [r7, #16]
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	1c59      	adds	r1, r3, #1
 8016280:	6179      	str	r1, [r7, #20]
 8016282:	7812      	ldrb	r2, [r2, #0]
 8016284:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	3b01      	subs	r3, #1
 801628a:	607b      	str	r3, [r7, #4]
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d1f1      	bne.n	8016276 <mem_cpy+0x1a>
	}
}
 8016292:	bf00      	nop
 8016294:	371c      	adds	r7, #28
 8016296:	46bd      	mov	sp, r7
 8016298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801629c:	4770      	bx	lr

0801629e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801629e:	b480      	push	{r7}
 80162a0:	b087      	sub	sp, #28
 80162a2:	af00      	add	r7, sp, #0
 80162a4:	60f8      	str	r0, [r7, #12]
 80162a6:	60b9      	str	r1, [r7, #8]
 80162a8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80162aa:	68fb      	ldr	r3, [r7, #12]
 80162ac:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80162ae:	697b      	ldr	r3, [r7, #20]
 80162b0:	1c5a      	adds	r2, r3, #1
 80162b2:	617a      	str	r2, [r7, #20]
 80162b4:	68ba      	ldr	r2, [r7, #8]
 80162b6:	b2d2      	uxtb	r2, r2
 80162b8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	3b01      	subs	r3, #1
 80162be:	607b      	str	r3, [r7, #4]
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d1f3      	bne.n	80162ae <mem_set+0x10>
}
 80162c6:	bf00      	nop
 80162c8:	bf00      	nop
 80162ca:	371c      	adds	r7, #28
 80162cc:	46bd      	mov	sp, r7
 80162ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162d2:	4770      	bx	lr

080162d4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80162d4:	b480      	push	{r7}
 80162d6:	b089      	sub	sp, #36	; 0x24
 80162d8:	af00      	add	r7, sp, #0
 80162da:	60f8      	str	r0, [r7, #12]
 80162dc:	60b9      	str	r1, [r7, #8]
 80162de:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	61fb      	str	r3, [r7, #28]
 80162e4:	68bb      	ldr	r3, [r7, #8]
 80162e6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80162e8:	2300      	movs	r3, #0
 80162ea:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80162ec:	69fb      	ldr	r3, [r7, #28]
 80162ee:	1c5a      	adds	r2, r3, #1
 80162f0:	61fa      	str	r2, [r7, #28]
 80162f2:	781b      	ldrb	r3, [r3, #0]
 80162f4:	4619      	mov	r1, r3
 80162f6:	69bb      	ldr	r3, [r7, #24]
 80162f8:	1c5a      	adds	r2, r3, #1
 80162fa:	61ba      	str	r2, [r7, #24]
 80162fc:	781b      	ldrb	r3, [r3, #0]
 80162fe:	1acb      	subs	r3, r1, r3
 8016300:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	3b01      	subs	r3, #1
 8016306:	607b      	str	r3, [r7, #4]
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	2b00      	cmp	r3, #0
 801630c:	d002      	beq.n	8016314 <mem_cmp+0x40>
 801630e:	697b      	ldr	r3, [r7, #20]
 8016310:	2b00      	cmp	r3, #0
 8016312:	d0eb      	beq.n	80162ec <mem_cmp+0x18>

	return r;
 8016314:	697b      	ldr	r3, [r7, #20]
}
 8016316:	4618      	mov	r0, r3
 8016318:	3724      	adds	r7, #36	; 0x24
 801631a:	46bd      	mov	sp, r7
 801631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016320:	4770      	bx	lr

08016322 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8016322:	b480      	push	{r7}
 8016324:	b083      	sub	sp, #12
 8016326:	af00      	add	r7, sp, #0
 8016328:	6078      	str	r0, [r7, #4]
 801632a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801632c:	e002      	b.n	8016334 <chk_chr+0x12>
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	3301      	adds	r3, #1
 8016332:	607b      	str	r3, [r7, #4]
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	781b      	ldrb	r3, [r3, #0]
 8016338:	2b00      	cmp	r3, #0
 801633a:	d005      	beq.n	8016348 <chk_chr+0x26>
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	781b      	ldrb	r3, [r3, #0]
 8016340:	461a      	mov	r2, r3
 8016342:	683b      	ldr	r3, [r7, #0]
 8016344:	4293      	cmp	r3, r2
 8016346:	d1f2      	bne.n	801632e <chk_chr+0xc>
	return *str;
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	781b      	ldrb	r3, [r3, #0]
}
 801634c:	4618      	mov	r0, r3
 801634e:	370c      	adds	r7, #12
 8016350:	46bd      	mov	sp, r7
 8016352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016356:	4770      	bx	lr

08016358 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8016358:	b480      	push	{r7}
 801635a:	b085      	sub	sp, #20
 801635c:	af00      	add	r7, sp, #0
 801635e:	6078      	str	r0, [r7, #4]
 8016360:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8016362:	2300      	movs	r3, #0
 8016364:	60bb      	str	r3, [r7, #8]
 8016366:	68bb      	ldr	r3, [r7, #8]
 8016368:	60fb      	str	r3, [r7, #12]
 801636a:	e029      	b.n	80163c0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801636c:	4a27      	ldr	r2, [pc, #156]	; (801640c <chk_lock+0xb4>)
 801636e:	68fb      	ldr	r3, [r7, #12]
 8016370:	011b      	lsls	r3, r3, #4
 8016372:	4413      	add	r3, r2
 8016374:	681b      	ldr	r3, [r3, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d01d      	beq.n	80163b6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801637a:	4a24      	ldr	r2, [pc, #144]	; (801640c <chk_lock+0xb4>)
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	011b      	lsls	r3, r3, #4
 8016380:	4413      	add	r3, r2
 8016382:	681a      	ldr	r2, [r3, #0]
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	681b      	ldr	r3, [r3, #0]
 8016388:	429a      	cmp	r2, r3
 801638a:	d116      	bne.n	80163ba <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801638c:	4a1f      	ldr	r2, [pc, #124]	; (801640c <chk_lock+0xb4>)
 801638e:	68fb      	ldr	r3, [r7, #12]
 8016390:	011b      	lsls	r3, r3, #4
 8016392:	4413      	add	r3, r2
 8016394:	3304      	adds	r3, #4
 8016396:	681a      	ldr	r2, [r3, #0]
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801639c:	429a      	cmp	r2, r3
 801639e:	d10c      	bne.n	80163ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80163a0:	4a1a      	ldr	r2, [pc, #104]	; (801640c <chk_lock+0xb4>)
 80163a2:	68fb      	ldr	r3, [r7, #12]
 80163a4:	011b      	lsls	r3, r3, #4
 80163a6:	4413      	add	r3, r2
 80163a8:	3308      	adds	r3, #8
 80163aa:	681a      	ldr	r2, [r3, #0]
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80163b0:	429a      	cmp	r2, r3
 80163b2:	d102      	bne.n	80163ba <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80163b4:	e007      	b.n	80163c6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80163b6:	2301      	movs	r3, #1
 80163b8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80163ba:	68fb      	ldr	r3, [r7, #12]
 80163bc:	3301      	adds	r3, #1
 80163be:	60fb      	str	r3, [r7, #12]
 80163c0:	68fb      	ldr	r3, [r7, #12]
 80163c2:	2b01      	cmp	r3, #1
 80163c4:	d9d2      	bls.n	801636c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	2b02      	cmp	r3, #2
 80163ca:	d109      	bne.n	80163e0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d102      	bne.n	80163d8 <chk_lock+0x80>
 80163d2:	683b      	ldr	r3, [r7, #0]
 80163d4:	2b02      	cmp	r3, #2
 80163d6:	d101      	bne.n	80163dc <chk_lock+0x84>
 80163d8:	2300      	movs	r3, #0
 80163da:	e010      	b.n	80163fe <chk_lock+0xa6>
 80163dc:	2312      	movs	r3, #18
 80163de:	e00e      	b.n	80163fe <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80163e0:	683b      	ldr	r3, [r7, #0]
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d108      	bne.n	80163f8 <chk_lock+0xa0>
 80163e6:	4a09      	ldr	r2, [pc, #36]	; (801640c <chk_lock+0xb4>)
 80163e8:	68fb      	ldr	r3, [r7, #12]
 80163ea:	011b      	lsls	r3, r3, #4
 80163ec:	4413      	add	r3, r2
 80163ee:	330c      	adds	r3, #12
 80163f0:	881b      	ldrh	r3, [r3, #0]
 80163f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80163f6:	d101      	bne.n	80163fc <chk_lock+0xa4>
 80163f8:	2310      	movs	r3, #16
 80163fa:	e000      	b.n	80163fe <chk_lock+0xa6>
 80163fc:	2300      	movs	r3, #0
}
 80163fe:	4618      	mov	r0, r3
 8016400:	3714      	adds	r7, #20
 8016402:	46bd      	mov	sp, r7
 8016404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016408:	4770      	bx	lr
 801640a:	bf00      	nop
 801640c:	240016b0 	.word	0x240016b0

08016410 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8016410:	b480      	push	{r7}
 8016412:	b083      	sub	sp, #12
 8016414:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8016416:	2300      	movs	r3, #0
 8016418:	607b      	str	r3, [r7, #4]
 801641a:	e002      	b.n	8016422 <enq_lock+0x12>
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	3301      	adds	r3, #1
 8016420:	607b      	str	r3, [r7, #4]
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	2b01      	cmp	r3, #1
 8016426:	d806      	bhi.n	8016436 <enq_lock+0x26>
 8016428:	4a09      	ldr	r2, [pc, #36]	; (8016450 <enq_lock+0x40>)
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	011b      	lsls	r3, r3, #4
 801642e:	4413      	add	r3, r2
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d1f2      	bne.n	801641c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	2b02      	cmp	r3, #2
 801643a:	bf14      	ite	ne
 801643c:	2301      	movne	r3, #1
 801643e:	2300      	moveq	r3, #0
 8016440:	b2db      	uxtb	r3, r3
}
 8016442:	4618      	mov	r0, r3
 8016444:	370c      	adds	r7, #12
 8016446:	46bd      	mov	sp, r7
 8016448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801644c:	4770      	bx	lr
 801644e:	bf00      	nop
 8016450:	240016b0 	.word	0x240016b0

08016454 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8016454:	b480      	push	{r7}
 8016456:	b085      	sub	sp, #20
 8016458:	af00      	add	r7, sp, #0
 801645a:	6078      	str	r0, [r7, #4]
 801645c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801645e:	2300      	movs	r3, #0
 8016460:	60fb      	str	r3, [r7, #12]
 8016462:	e01f      	b.n	80164a4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8016464:	4a41      	ldr	r2, [pc, #260]	; (801656c <inc_lock+0x118>)
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	011b      	lsls	r3, r3, #4
 801646a:	4413      	add	r3, r2
 801646c:	681a      	ldr	r2, [r3, #0]
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	681b      	ldr	r3, [r3, #0]
 8016472:	429a      	cmp	r2, r3
 8016474:	d113      	bne.n	801649e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8016476:	4a3d      	ldr	r2, [pc, #244]	; (801656c <inc_lock+0x118>)
 8016478:	68fb      	ldr	r3, [r7, #12]
 801647a:	011b      	lsls	r3, r3, #4
 801647c:	4413      	add	r3, r2
 801647e:	3304      	adds	r3, #4
 8016480:	681a      	ldr	r2, [r3, #0]
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8016486:	429a      	cmp	r2, r3
 8016488:	d109      	bne.n	801649e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801648a:	4a38      	ldr	r2, [pc, #224]	; (801656c <inc_lock+0x118>)
 801648c:	68fb      	ldr	r3, [r7, #12]
 801648e:	011b      	lsls	r3, r3, #4
 8016490:	4413      	add	r3, r2
 8016492:	3308      	adds	r3, #8
 8016494:	681a      	ldr	r2, [r3, #0]
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801649a:	429a      	cmp	r2, r3
 801649c:	d006      	beq.n	80164ac <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801649e:	68fb      	ldr	r3, [r7, #12]
 80164a0:	3301      	adds	r3, #1
 80164a2:	60fb      	str	r3, [r7, #12]
 80164a4:	68fb      	ldr	r3, [r7, #12]
 80164a6:	2b01      	cmp	r3, #1
 80164a8:	d9dc      	bls.n	8016464 <inc_lock+0x10>
 80164aa:	e000      	b.n	80164ae <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80164ac:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80164ae:	68fb      	ldr	r3, [r7, #12]
 80164b0:	2b02      	cmp	r3, #2
 80164b2:	d132      	bne.n	801651a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80164b4:	2300      	movs	r3, #0
 80164b6:	60fb      	str	r3, [r7, #12]
 80164b8:	e002      	b.n	80164c0 <inc_lock+0x6c>
 80164ba:	68fb      	ldr	r3, [r7, #12]
 80164bc:	3301      	adds	r3, #1
 80164be:	60fb      	str	r3, [r7, #12]
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	2b01      	cmp	r3, #1
 80164c4:	d806      	bhi.n	80164d4 <inc_lock+0x80>
 80164c6:	4a29      	ldr	r2, [pc, #164]	; (801656c <inc_lock+0x118>)
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	011b      	lsls	r3, r3, #4
 80164cc:	4413      	add	r3, r2
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d1f2      	bne.n	80164ba <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	2b02      	cmp	r3, #2
 80164d8:	d101      	bne.n	80164de <inc_lock+0x8a>
 80164da:	2300      	movs	r3, #0
 80164dc:	e040      	b.n	8016560 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	681a      	ldr	r2, [r3, #0]
 80164e2:	4922      	ldr	r1, [pc, #136]	; (801656c <inc_lock+0x118>)
 80164e4:	68fb      	ldr	r3, [r7, #12]
 80164e6:	011b      	lsls	r3, r3, #4
 80164e8:	440b      	add	r3, r1
 80164ea:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	689a      	ldr	r2, [r3, #8]
 80164f0:	491e      	ldr	r1, [pc, #120]	; (801656c <inc_lock+0x118>)
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	011b      	lsls	r3, r3, #4
 80164f6:	440b      	add	r3, r1
 80164f8:	3304      	adds	r3, #4
 80164fa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	695a      	ldr	r2, [r3, #20]
 8016500:	491a      	ldr	r1, [pc, #104]	; (801656c <inc_lock+0x118>)
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	011b      	lsls	r3, r3, #4
 8016506:	440b      	add	r3, r1
 8016508:	3308      	adds	r3, #8
 801650a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801650c:	4a17      	ldr	r2, [pc, #92]	; (801656c <inc_lock+0x118>)
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	011b      	lsls	r3, r3, #4
 8016512:	4413      	add	r3, r2
 8016514:	330c      	adds	r3, #12
 8016516:	2200      	movs	r2, #0
 8016518:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801651a:	683b      	ldr	r3, [r7, #0]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d009      	beq.n	8016534 <inc_lock+0xe0>
 8016520:	4a12      	ldr	r2, [pc, #72]	; (801656c <inc_lock+0x118>)
 8016522:	68fb      	ldr	r3, [r7, #12]
 8016524:	011b      	lsls	r3, r3, #4
 8016526:	4413      	add	r3, r2
 8016528:	330c      	adds	r3, #12
 801652a:	881b      	ldrh	r3, [r3, #0]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d001      	beq.n	8016534 <inc_lock+0xe0>
 8016530:	2300      	movs	r3, #0
 8016532:	e015      	b.n	8016560 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8016534:	683b      	ldr	r3, [r7, #0]
 8016536:	2b00      	cmp	r3, #0
 8016538:	d108      	bne.n	801654c <inc_lock+0xf8>
 801653a:	4a0c      	ldr	r2, [pc, #48]	; (801656c <inc_lock+0x118>)
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	011b      	lsls	r3, r3, #4
 8016540:	4413      	add	r3, r2
 8016542:	330c      	adds	r3, #12
 8016544:	881b      	ldrh	r3, [r3, #0]
 8016546:	3301      	adds	r3, #1
 8016548:	b29a      	uxth	r2, r3
 801654a:	e001      	b.n	8016550 <inc_lock+0xfc>
 801654c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016550:	4906      	ldr	r1, [pc, #24]	; (801656c <inc_lock+0x118>)
 8016552:	68fb      	ldr	r3, [r7, #12]
 8016554:	011b      	lsls	r3, r3, #4
 8016556:	440b      	add	r3, r1
 8016558:	330c      	adds	r3, #12
 801655a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	3301      	adds	r3, #1
}
 8016560:	4618      	mov	r0, r3
 8016562:	3714      	adds	r7, #20
 8016564:	46bd      	mov	sp, r7
 8016566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801656a:	4770      	bx	lr
 801656c:	240016b0 	.word	0x240016b0

08016570 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8016570:	b480      	push	{r7}
 8016572:	b085      	sub	sp, #20
 8016574:	af00      	add	r7, sp, #0
 8016576:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	3b01      	subs	r3, #1
 801657c:	607b      	str	r3, [r7, #4]
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	2b01      	cmp	r3, #1
 8016582:	d825      	bhi.n	80165d0 <dec_lock+0x60>
		n = Files[i].ctr;
 8016584:	4a17      	ldr	r2, [pc, #92]	; (80165e4 <dec_lock+0x74>)
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	011b      	lsls	r3, r3, #4
 801658a:	4413      	add	r3, r2
 801658c:	330c      	adds	r3, #12
 801658e:	881b      	ldrh	r3, [r3, #0]
 8016590:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8016592:	89fb      	ldrh	r3, [r7, #14]
 8016594:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016598:	d101      	bne.n	801659e <dec_lock+0x2e>
 801659a:	2300      	movs	r3, #0
 801659c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801659e:	89fb      	ldrh	r3, [r7, #14]
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d002      	beq.n	80165aa <dec_lock+0x3a>
 80165a4:	89fb      	ldrh	r3, [r7, #14]
 80165a6:	3b01      	subs	r3, #1
 80165a8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80165aa:	4a0e      	ldr	r2, [pc, #56]	; (80165e4 <dec_lock+0x74>)
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	011b      	lsls	r3, r3, #4
 80165b0:	4413      	add	r3, r2
 80165b2:	330c      	adds	r3, #12
 80165b4:	89fa      	ldrh	r2, [r7, #14]
 80165b6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80165b8:	89fb      	ldrh	r3, [r7, #14]
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d105      	bne.n	80165ca <dec_lock+0x5a>
 80165be:	4a09      	ldr	r2, [pc, #36]	; (80165e4 <dec_lock+0x74>)
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	011b      	lsls	r3, r3, #4
 80165c4:	4413      	add	r3, r2
 80165c6:	2200      	movs	r2, #0
 80165c8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80165ca:	2300      	movs	r3, #0
 80165cc:	737b      	strb	r3, [r7, #13]
 80165ce:	e001      	b.n	80165d4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80165d0:	2302      	movs	r3, #2
 80165d2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80165d4:	7b7b      	ldrb	r3, [r7, #13]
}
 80165d6:	4618      	mov	r0, r3
 80165d8:	3714      	adds	r7, #20
 80165da:	46bd      	mov	sp, r7
 80165dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165e0:	4770      	bx	lr
 80165e2:	bf00      	nop
 80165e4:	240016b0 	.word	0x240016b0

080165e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80165e8:	b480      	push	{r7}
 80165ea:	b085      	sub	sp, #20
 80165ec:	af00      	add	r7, sp, #0
 80165ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80165f0:	2300      	movs	r3, #0
 80165f2:	60fb      	str	r3, [r7, #12]
 80165f4:	e010      	b.n	8016618 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80165f6:	4a0d      	ldr	r2, [pc, #52]	; (801662c <clear_lock+0x44>)
 80165f8:	68fb      	ldr	r3, [r7, #12]
 80165fa:	011b      	lsls	r3, r3, #4
 80165fc:	4413      	add	r3, r2
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	687a      	ldr	r2, [r7, #4]
 8016602:	429a      	cmp	r2, r3
 8016604:	d105      	bne.n	8016612 <clear_lock+0x2a>
 8016606:	4a09      	ldr	r2, [pc, #36]	; (801662c <clear_lock+0x44>)
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	011b      	lsls	r3, r3, #4
 801660c:	4413      	add	r3, r2
 801660e:	2200      	movs	r2, #0
 8016610:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8016612:	68fb      	ldr	r3, [r7, #12]
 8016614:	3301      	adds	r3, #1
 8016616:	60fb      	str	r3, [r7, #12]
 8016618:	68fb      	ldr	r3, [r7, #12]
 801661a:	2b01      	cmp	r3, #1
 801661c:	d9eb      	bls.n	80165f6 <clear_lock+0xe>
	}
}
 801661e:	bf00      	nop
 8016620:	bf00      	nop
 8016622:	3714      	adds	r7, #20
 8016624:	46bd      	mov	sp, r7
 8016626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801662a:	4770      	bx	lr
 801662c:	240016b0 	.word	0x240016b0

08016630 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8016630:	b580      	push	{r7, lr}
 8016632:	b086      	sub	sp, #24
 8016634:	af00      	add	r7, sp, #0
 8016636:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8016638:	2300      	movs	r3, #0
 801663a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	78db      	ldrb	r3, [r3, #3]
 8016640:	2b00      	cmp	r3, #0
 8016642:	d034      	beq.n	80166ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8016644:	687b      	ldr	r3, [r7, #4]
 8016646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016648:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	7858      	ldrb	r0, [r3, #1]
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016654:	2301      	movs	r3, #1
 8016656:	697a      	ldr	r2, [r7, #20]
 8016658:	f7ff fd40 	bl	80160dc <disk_write>
 801665c:	4603      	mov	r3, r0
 801665e:	2b00      	cmp	r3, #0
 8016660:	d002      	beq.n	8016668 <sync_window+0x38>
			res = FR_DISK_ERR;
 8016662:	2301      	movs	r3, #1
 8016664:	73fb      	strb	r3, [r7, #15]
 8016666:	e022      	b.n	80166ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	2200      	movs	r2, #0
 801666c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016672:	697a      	ldr	r2, [r7, #20]
 8016674:	1ad2      	subs	r2, r2, r3
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	6a1b      	ldr	r3, [r3, #32]
 801667a:	429a      	cmp	r2, r3
 801667c:	d217      	bcs.n	80166ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	789b      	ldrb	r3, [r3, #2]
 8016682:	613b      	str	r3, [r7, #16]
 8016684:	e010      	b.n	80166a8 <sync_window+0x78>
					wsect += fs->fsize;
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	6a1b      	ldr	r3, [r3, #32]
 801668a:	697a      	ldr	r2, [r7, #20]
 801668c:	4413      	add	r3, r2
 801668e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	7858      	ldrb	r0, [r3, #1]
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801669a:	2301      	movs	r3, #1
 801669c:	697a      	ldr	r2, [r7, #20]
 801669e:	f7ff fd1d 	bl	80160dc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80166a2:	693b      	ldr	r3, [r7, #16]
 80166a4:	3b01      	subs	r3, #1
 80166a6:	613b      	str	r3, [r7, #16]
 80166a8:	693b      	ldr	r3, [r7, #16]
 80166aa:	2b01      	cmp	r3, #1
 80166ac:	d8eb      	bhi.n	8016686 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80166ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80166b0:	4618      	mov	r0, r3
 80166b2:	3718      	adds	r7, #24
 80166b4:	46bd      	mov	sp, r7
 80166b6:	bd80      	pop	{r7, pc}

080166b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80166b8:	b580      	push	{r7, lr}
 80166ba:	b084      	sub	sp, #16
 80166bc:	af00      	add	r7, sp, #0
 80166be:	6078      	str	r0, [r7, #4]
 80166c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80166c2:	2300      	movs	r3, #0
 80166c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80166ca:	683a      	ldr	r2, [r7, #0]
 80166cc:	429a      	cmp	r2, r3
 80166ce:	d01b      	beq.n	8016708 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80166d0:	6878      	ldr	r0, [r7, #4]
 80166d2:	f7ff ffad 	bl	8016630 <sync_window>
 80166d6:	4603      	mov	r3, r0
 80166d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80166da:	7bfb      	ldrb	r3, [r7, #15]
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d113      	bne.n	8016708 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	7858      	ldrb	r0, [r3, #1]
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80166ea:	2301      	movs	r3, #1
 80166ec:	683a      	ldr	r2, [r7, #0]
 80166ee:	f7ff fcd5 	bl	801609c <disk_read>
 80166f2:	4603      	mov	r3, r0
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	d004      	beq.n	8016702 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80166f8:	f04f 33ff 	mov.w	r3, #4294967295
 80166fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80166fe:	2301      	movs	r3, #1
 8016700:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	683a      	ldr	r2, [r7, #0]
 8016706:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8016708:	7bfb      	ldrb	r3, [r7, #15]
}
 801670a:	4618      	mov	r0, r3
 801670c:	3710      	adds	r7, #16
 801670e:	46bd      	mov	sp, r7
 8016710:	bd80      	pop	{r7, pc}
	...

08016714 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8016714:	b580      	push	{r7, lr}
 8016716:	b084      	sub	sp, #16
 8016718:	af00      	add	r7, sp, #0
 801671a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 801671c:	6878      	ldr	r0, [r7, #4]
 801671e:	f7ff ff87 	bl	8016630 <sync_window>
 8016722:	4603      	mov	r3, r0
 8016724:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8016726:	7bfb      	ldrb	r3, [r7, #15]
 8016728:	2b00      	cmp	r3, #0
 801672a:	d159      	bne.n	80167e0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	781b      	ldrb	r3, [r3, #0]
 8016730:	2b03      	cmp	r3, #3
 8016732:	d149      	bne.n	80167c8 <sync_fs+0xb4>
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	791b      	ldrb	r3, [r3, #4]
 8016738:	2b01      	cmp	r3, #1
 801673a:	d145      	bne.n	80167c8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	899b      	ldrh	r3, [r3, #12]
 8016746:	461a      	mov	r2, r3
 8016748:	2100      	movs	r1, #0
 801674a:	f7ff fda8 	bl	801629e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	3338      	adds	r3, #56	; 0x38
 8016752:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016756:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801675a:	4618      	mov	r0, r3
 801675c:	f7ff fd37 	bl	80161ce <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	3338      	adds	r3, #56	; 0x38
 8016764:	4921      	ldr	r1, [pc, #132]	; (80167ec <sync_fs+0xd8>)
 8016766:	4618      	mov	r0, r3
 8016768:	f7ff fd4c 	bl	8016204 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	3338      	adds	r3, #56	; 0x38
 8016770:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8016774:	491e      	ldr	r1, [pc, #120]	; (80167f0 <sync_fs+0xdc>)
 8016776:	4618      	mov	r0, r3
 8016778:	f7ff fd44 	bl	8016204 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801677c:	687b      	ldr	r3, [r7, #4]
 801677e:	3338      	adds	r3, #56	; 0x38
 8016780:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	699b      	ldr	r3, [r3, #24]
 8016788:	4619      	mov	r1, r3
 801678a:	4610      	mov	r0, r2
 801678c:	f7ff fd3a 	bl	8016204 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	3338      	adds	r3, #56	; 0x38
 8016794:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	695b      	ldr	r3, [r3, #20]
 801679c:	4619      	mov	r1, r3
 801679e:	4610      	mov	r0, r2
 80167a0:	f7ff fd30 	bl	8016204 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80167a8:	1c5a      	adds	r2, r3, #1
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	7858      	ldrb	r0, [r3, #1]
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80167bc:	2301      	movs	r3, #1
 80167be:	f7ff fc8d 	bl	80160dc <disk_write>
			fs->fsi_flag = 0;
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	2200      	movs	r2, #0
 80167c6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	785b      	ldrb	r3, [r3, #1]
 80167cc:	2200      	movs	r2, #0
 80167ce:	2100      	movs	r1, #0
 80167d0:	4618      	mov	r0, r3
 80167d2:	f7ff fca3 	bl	801611c <disk_ioctl>
 80167d6:	4603      	mov	r3, r0
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d001      	beq.n	80167e0 <sync_fs+0xcc>
 80167dc:	2301      	movs	r3, #1
 80167de:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80167e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80167e2:	4618      	mov	r0, r3
 80167e4:	3710      	adds	r7, #16
 80167e6:	46bd      	mov	sp, r7
 80167e8:	bd80      	pop	{r7, pc}
 80167ea:	bf00      	nop
 80167ec:	41615252 	.word	0x41615252
 80167f0:	61417272 	.word	0x61417272

080167f4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80167f4:	b480      	push	{r7}
 80167f6:	b083      	sub	sp, #12
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
 80167fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80167fe:	683b      	ldr	r3, [r7, #0]
 8016800:	3b02      	subs	r3, #2
 8016802:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	69db      	ldr	r3, [r3, #28]
 8016808:	3b02      	subs	r3, #2
 801680a:	683a      	ldr	r2, [r7, #0]
 801680c:	429a      	cmp	r2, r3
 801680e:	d301      	bcc.n	8016814 <clust2sect+0x20>
 8016810:	2300      	movs	r3, #0
 8016812:	e008      	b.n	8016826 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8016814:	687b      	ldr	r3, [r7, #4]
 8016816:	895b      	ldrh	r3, [r3, #10]
 8016818:	461a      	mov	r2, r3
 801681a:	683b      	ldr	r3, [r7, #0]
 801681c:	fb03 f202 	mul.w	r2, r3, r2
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016824:	4413      	add	r3, r2
}
 8016826:	4618      	mov	r0, r3
 8016828:	370c      	adds	r7, #12
 801682a:	46bd      	mov	sp, r7
 801682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016830:	4770      	bx	lr

08016832 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8016832:	b580      	push	{r7, lr}
 8016834:	b086      	sub	sp, #24
 8016836:	af00      	add	r7, sp, #0
 8016838:	6078      	str	r0, [r7, #4]
 801683a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	681b      	ldr	r3, [r3, #0]
 8016840:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8016842:	683b      	ldr	r3, [r7, #0]
 8016844:	2b01      	cmp	r3, #1
 8016846:	d904      	bls.n	8016852 <get_fat+0x20>
 8016848:	693b      	ldr	r3, [r7, #16]
 801684a:	69db      	ldr	r3, [r3, #28]
 801684c:	683a      	ldr	r2, [r7, #0]
 801684e:	429a      	cmp	r2, r3
 8016850:	d302      	bcc.n	8016858 <get_fat+0x26>
		val = 1;	/* Internal error */
 8016852:	2301      	movs	r3, #1
 8016854:	617b      	str	r3, [r7, #20]
 8016856:	e0bb      	b.n	80169d0 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8016858:	f04f 33ff 	mov.w	r3, #4294967295
 801685c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801685e:	693b      	ldr	r3, [r7, #16]
 8016860:	781b      	ldrb	r3, [r3, #0]
 8016862:	2b03      	cmp	r3, #3
 8016864:	f000 8083 	beq.w	801696e <get_fat+0x13c>
 8016868:	2b03      	cmp	r3, #3
 801686a:	f300 80a7 	bgt.w	80169bc <get_fat+0x18a>
 801686e:	2b01      	cmp	r3, #1
 8016870:	d002      	beq.n	8016878 <get_fat+0x46>
 8016872:	2b02      	cmp	r3, #2
 8016874:	d056      	beq.n	8016924 <get_fat+0xf2>
 8016876:	e0a1      	b.n	80169bc <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8016878:	683b      	ldr	r3, [r7, #0]
 801687a:	60fb      	str	r3, [r7, #12]
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	085b      	lsrs	r3, r3, #1
 8016880:	68fa      	ldr	r2, [r7, #12]
 8016882:	4413      	add	r3, r2
 8016884:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8016886:	693b      	ldr	r3, [r7, #16]
 8016888:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801688a:	693b      	ldr	r3, [r7, #16]
 801688c:	899b      	ldrh	r3, [r3, #12]
 801688e:	4619      	mov	r1, r3
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	fbb3 f3f1 	udiv	r3, r3, r1
 8016896:	4413      	add	r3, r2
 8016898:	4619      	mov	r1, r3
 801689a:	6938      	ldr	r0, [r7, #16]
 801689c:	f7ff ff0c 	bl	80166b8 <move_window>
 80168a0:	4603      	mov	r3, r0
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	f040 808d 	bne.w	80169c2 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	1c5a      	adds	r2, r3, #1
 80168ac:	60fa      	str	r2, [r7, #12]
 80168ae:	693a      	ldr	r2, [r7, #16]
 80168b0:	8992      	ldrh	r2, [r2, #12]
 80168b2:	fbb3 f1f2 	udiv	r1, r3, r2
 80168b6:	fb01 f202 	mul.w	r2, r1, r2
 80168ba:	1a9b      	subs	r3, r3, r2
 80168bc:	693a      	ldr	r2, [r7, #16]
 80168be:	4413      	add	r3, r2
 80168c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80168c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80168c6:	693b      	ldr	r3, [r7, #16]
 80168c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80168ca:	693b      	ldr	r3, [r7, #16]
 80168cc:	899b      	ldrh	r3, [r3, #12]
 80168ce:	4619      	mov	r1, r3
 80168d0:	68fb      	ldr	r3, [r7, #12]
 80168d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80168d6:	4413      	add	r3, r2
 80168d8:	4619      	mov	r1, r3
 80168da:	6938      	ldr	r0, [r7, #16]
 80168dc:	f7ff feec 	bl	80166b8 <move_window>
 80168e0:	4603      	mov	r3, r0
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d16f      	bne.n	80169c6 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80168e6:	693b      	ldr	r3, [r7, #16]
 80168e8:	899b      	ldrh	r3, [r3, #12]
 80168ea:	461a      	mov	r2, r3
 80168ec:	68fb      	ldr	r3, [r7, #12]
 80168ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80168f2:	fb01 f202 	mul.w	r2, r1, r2
 80168f6:	1a9b      	subs	r3, r3, r2
 80168f8:	693a      	ldr	r2, [r7, #16]
 80168fa:	4413      	add	r3, r2
 80168fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016900:	021b      	lsls	r3, r3, #8
 8016902:	461a      	mov	r2, r3
 8016904:	68bb      	ldr	r3, [r7, #8]
 8016906:	4313      	orrs	r3, r2
 8016908:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801690a:	683b      	ldr	r3, [r7, #0]
 801690c:	f003 0301 	and.w	r3, r3, #1
 8016910:	2b00      	cmp	r3, #0
 8016912:	d002      	beq.n	801691a <get_fat+0xe8>
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	091b      	lsrs	r3, r3, #4
 8016918:	e002      	b.n	8016920 <get_fat+0xee>
 801691a:	68bb      	ldr	r3, [r7, #8]
 801691c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8016920:	617b      	str	r3, [r7, #20]
			break;
 8016922:	e055      	b.n	80169d0 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8016924:	693b      	ldr	r3, [r7, #16]
 8016926:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016928:	693b      	ldr	r3, [r7, #16]
 801692a:	899b      	ldrh	r3, [r3, #12]
 801692c:	085b      	lsrs	r3, r3, #1
 801692e:	b29b      	uxth	r3, r3
 8016930:	4619      	mov	r1, r3
 8016932:	683b      	ldr	r3, [r7, #0]
 8016934:	fbb3 f3f1 	udiv	r3, r3, r1
 8016938:	4413      	add	r3, r2
 801693a:	4619      	mov	r1, r3
 801693c:	6938      	ldr	r0, [r7, #16]
 801693e:	f7ff febb 	bl	80166b8 <move_window>
 8016942:	4603      	mov	r3, r0
 8016944:	2b00      	cmp	r3, #0
 8016946:	d140      	bne.n	80169ca <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8016948:	693b      	ldr	r3, [r7, #16]
 801694a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801694e:	683b      	ldr	r3, [r7, #0]
 8016950:	005b      	lsls	r3, r3, #1
 8016952:	693a      	ldr	r2, [r7, #16]
 8016954:	8992      	ldrh	r2, [r2, #12]
 8016956:	fbb3 f0f2 	udiv	r0, r3, r2
 801695a:	fb00 f202 	mul.w	r2, r0, r2
 801695e:	1a9b      	subs	r3, r3, r2
 8016960:	440b      	add	r3, r1
 8016962:	4618      	mov	r0, r3
 8016964:	f7ff fbf8 	bl	8016158 <ld_word>
 8016968:	4603      	mov	r3, r0
 801696a:	617b      	str	r3, [r7, #20]
			break;
 801696c:	e030      	b.n	80169d0 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801696e:	693b      	ldr	r3, [r7, #16]
 8016970:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016972:	693b      	ldr	r3, [r7, #16]
 8016974:	899b      	ldrh	r3, [r3, #12]
 8016976:	089b      	lsrs	r3, r3, #2
 8016978:	b29b      	uxth	r3, r3
 801697a:	4619      	mov	r1, r3
 801697c:	683b      	ldr	r3, [r7, #0]
 801697e:	fbb3 f3f1 	udiv	r3, r3, r1
 8016982:	4413      	add	r3, r2
 8016984:	4619      	mov	r1, r3
 8016986:	6938      	ldr	r0, [r7, #16]
 8016988:	f7ff fe96 	bl	80166b8 <move_window>
 801698c:	4603      	mov	r3, r0
 801698e:	2b00      	cmp	r3, #0
 8016990:	d11d      	bne.n	80169ce <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8016992:	693b      	ldr	r3, [r7, #16]
 8016994:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016998:	683b      	ldr	r3, [r7, #0]
 801699a:	009b      	lsls	r3, r3, #2
 801699c:	693a      	ldr	r2, [r7, #16]
 801699e:	8992      	ldrh	r2, [r2, #12]
 80169a0:	fbb3 f0f2 	udiv	r0, r3, r2
 80169a4:	fb00 f202 	mul.w	r2, r0, r2
 80169a8:	1a9b      	subs	r3, r3, r2
 80169aa:	440b      	add	r3, r1
 80169ac:	4618      	mov	r0, r3
 80169ae:	f7ff fbeb 	bl	8016188 <ld_dword>
 80169b2:	4603      	mov	r3, r0
 80169b4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80169b8:	617b      	str	r3, [r7, #20]
			break;
 80169ba:	e009      	b.n	80169d0 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80169bc:	2301      	movs	r3, #1
 80169be:	617b      	str	r3, [r7, #20]
 80169c0:	e006      	b.n	80169d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80169c2:	bf00      	nop
 80169c4:	e004      	b.n	80169d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80169c6:	bf00      	nop
 80169c8:	e002      	b.n	80169d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80169ca:	bf00      	nop
 80169cc:	e000      	b.n	80169d0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80169ce:	bf00      	nop
		}
	}

	return val;
 80169d0:	697b      	ldr	r3, [r7, #20]
}
 80169d2:	4618      	mov	r0, r3
 80169d4:	3718      	adds	r7, #24
 80169d6:	46bd      	mov	sp, r7
 80169d8:	bd80      	pop	{r7, pc}

080169da <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80169da:	b590      	push	{r4, r7, lr}
 80169dc:	b089      	sub	sp, #36	; 0x24
 80169de:	af00      	add	r7, sp, #0
 80169e0:	60f8      	str	r0, [r7, #12]
 80169e2:	60b9      	str	r1, [r7, #8]
 80169e4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80169e6:	2302      	movs	r3, #2
 80169e8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80169ea:	68bb      	ldr	r3, [r7, #8]
 80169ec:	2b01      	cmp	r3, #1
 80169ee:	f240 8109 	bls.w	8016c04 <put_fat+0x22a>
 80169f2:	68fb      	ldr	r3, [r7, #12]
 80169f4:	69db      	ldr	r3, [r3, #28]
 80169f6:	68ba      	ldr	r2, [r7, #8]
 80169f8:	429a      	cmp	r2, r3
 80169fa:	f080 8103 	bcs.w	8016c04 <put_fat+0x22a>
		switch (fs->fs_type) {
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	781b      	ldrb	r3, [r3, #0]
 8016a02:	2b03      	cmp	r3, #3
 8016a04:	f000 80b6 	beq.w	8016b74 <put_fat+0x19a>
 8016a08:	2b03      	cmp	r3, #3
 8016a0a:	f300 80fb 	bgt.w	8016c04 <put_fat+0x22a>
 8016a0e:	2b01      	cmp	r3, #1
 8016a10:	d003      	beq.n	8016a1a <put_fat+0x40>
 8016a12:	2b02      	cmp	r3, #2
 8016a14:	f000 8083 	beq.w	8016b1e <put_fat+0x144>
 8016a18:	e0f4      	b.n	8016c04 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8016a1a:	68bb      	ldr	r3, [r7, #8]
 8016a1c:	61bb      	str	r3, [r7, #24]
 8016a1e:	69bb      	ldr	r3, [r7, #24]
 8016a20:	085b      	lsrs	r3, r3, #1
 8016a22:	69ba      	ldr	r2, [r7, #24]
 8016a24:	4413      	add	r3, r2
 8016a26:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	899b      	ldrh	r3, [r3, #12]
 8016a30:	4619      	mov	r1, r3
 8016a32:	69bb      	ldr	r3, [r7, #24]
 8016a34:	fbb3 f3f1 	udiv	r3, r3, r1
 8016a38:	4413      	add	r3, r2
 8016a3a:	4619      	mov	r1, r3
 8016a3c:	68f8      	ldr	r0, [r7, #12]
 8016a3e:	f7ff fe3b 	bl	80166b8 <move_window>
 8016a42:	4603      	mov	r3, r0
 8016a44:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8016a46:	7ffb      	ldrb	r3, [r7, #31]
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	f040 80d4 	bne.w	8016bf6 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8016a4e:	68fb      	ldr	r3, [r7, #12]
 8016a50:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016a54:	69bb      	ldr	r3, [r7, #24]
 8016a56:	1c5a      	adds	r2, r3, #1
 8016a58:	61ba      	str	r2, [r7, #24]
 8016a5a:	68fa      	ldr	r2, [r7, #12]
 8016a5c:	8992      	ldrh	r2, [r2, #12]
 8016a5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8016a62:	fb00 f202 	mul.w	r2, r0, r2
 8016a66:	1a9b      	subs	r3, r3, r2
 8016a68:	440b      	add	r3, r1
 8016a6a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	f003 0301 	and.w	r3, r3, #1
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d00d      	beq.n	8016a92 <put_fat+0xb8>
 8016a76:	697b      	ldr	r3, [r7, #20]
 8016a78:	781b      	ldrb	r3, [r3, #0]
 8016a7a:	b25b      	sxtb	r3, r3
 8016a7c:	f003 030f 	and.w	r3, r3, #15
 8016a80:	b25a      	sxtb	r2, r3
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	b2db      	uxtb	r3, r3
 8016a86:	011b      	lsls	r3, r3, #4
 8016a88:	b25b      	sxtb	r3, r3
 8016a8a:	4313      	orrs	r3, r2
 8016a8c:	b25b      	sxtb	r3, r3
 8016a8e:	b2db      	uxtb	r3, r3
 8016a90:	e001      	b.n	8016a96 <put_fat+0xbc>
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	b2db      	uxtb	r3, r3
 8016a96:	697a      	ldr	r2, [r7, #20]
 8016a98:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	2201      	movs	r2, #1
 8016a9e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016aa4:	68fb      	ldr	r3, [r7, #12]
 8016aa6:	899b      	ldrh	r3, [r3, #12]
 8016aa8:	4619      	mov	r1, r3
 8016aaa:	69bb      	ldr	r3, [r7, #24]
 8016aac:	fbb3 f3f1 	udiv	r3, r3, r1
 8016ab0:	4413      	add	r3, r2
 8016ab2:	4619      	mov	r1, r3
 8016ab4:	68f8      	ldr	r0, [r7, #12]
 8016ab6:	f7ff fdff 	bl	80166b8 <move_window>
 8016aba:	4603      	mov	r3, r0
 8016abc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8016abe:	7ffb      	ldrb	r3, [r7, #31]
 8016ac0:	2b00      	cmp	r3, #0
 8016ac2:	f040 809a 	bne.w	8016bfa <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	899b      	ldrh	r3, [r3, #12]
 8016ad0:	461a      	mov	r2, r3
 8016ad2:	69bb      	ldr	r3, [r7, #24]
 8016ad4:	fbb3 f0f2 	udiv	r0, r3, r2
 8016ad8:	fb00 f202 	mul.w	r2, r0, r2
 8016adc:	1a9b      	subs	r3, r3, r2
 8016ade:	440b      	add	r3, r1
 8016ae0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8016ae2:	68bb      	ldr	r3, [r7, #8]
 8016ae4:	f003 0301 	and.w	r3, r3, #1
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d003      	beq.n	8016af4 <put_fat+0x11a>
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	091b      	lsrs	r3, r3, #4
 8016af0:	b2db      	uxtb	r3, r3
 8016af2:	e00e      	b.n	8016b12 <put_fat+0x138>
 8016af4:	697b      	ldr	r3, [r7, #20]
 8016af6:	781b      	ldrb	r3, [r3, #0]
 8016af8:	b25b      	sxtb	r3, r3
 8016afa:	f023 030f 	bic.w	r3, r3, #15
 8016afe:	b25a      	sxtb	r2, r3
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	0a1b      	lsrs	r3, r3, #8
 8016b04:	b25b      	sxtb	r3, r3
 8016b06:	f003 030f 	and.w	r3, r3, #15
 8016b0a:	b25b      	sxtb	r3, r3
 8016b0c:	4313      	orrs	r3, r2
 8016b0e:	b25b      	sxtb	r3, r3
 8016b10:	b2db      	uxtb	r3, r3
 8016b12:	697a      	ldr	r2, [r7, #20]
 8016b14:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	2201      	movs	r2, #1
 8016b1a:	70da      	strb	r2, [r3, #3]
			break;
 8016b1c:	e072      	b.n	8016c04 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8016b1e:	68fb      	ldr	r3, [r7, #12]
 8016b20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	899b      	ldrh	r3, [r3, #12]
 8016b26:	085b      	lsrs	r3, r3, #1
 8016b28:	b29b      	uxth	r3, r3
 8016b2a:	4619      	mov	r1, r3
 8016b2c:	68bb      	ldr	r3, [r7, #8]
 8016b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8016b32:	4413      	add	r3, r2
 8016b34:	4619      	mov	r1, r3
 8016b36:	68f8      	ldr	r0, [r7, #12]
 8016b38:	f7ff fdbe 	bl	80166b8 <move_window>
 8016b3c:	4603      	mov	r3, r0
 8016b3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8016b40:	7ffb      	ldrb	r3, [r7, #31]
 8016b42:	2b00      	cmp	r3, #0
 8016b44:	d15b      	bne.n	8016bfe <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016b4c:	68bb      	ldr	r3, [r7, #8]
 8016b4e:	005b      	lsls	r3, r3, #1
 8016b50:	68fa      	ldr	r2, [r7, #12]
 8016b52:	8992      	ldrh	r2, [r2, #12]
 8016b54:	fbb3 f0f2 	udiv	r0, r3, r2
 8016b58:	fb00 f202 	mul.w	r2, r0, r2
 8016b5c:	1a9b      	subs	r3, r3, r2
 8016b5e:	440b      	add	r3, r1
 8016b60:	687a      	ldr	r2, [r7, #4]
 8016b62:	b292      	uxth	r2, r2
 8016b64:	4611      	mov	r1, r2
 8016b66:	4618      	mov	r0, r3
 8016b68:	f7ff fb31 	bl	80161ce <st_word>
			fs->wflag = 1;
 8016b6c:	68fb      	ldr	r3, [r7, #12]
 8016b6e:	2201      	movs	r2, #1
 8016b70:	70da      	strb	r2, [r3, #3]
			break;
 8016b72:	e047      	b.n	8016c04 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	899b      	ldrh	r3, [r3, #12]
 8016b7c:	089b      	lsrs	r3, r3, #2
 8016b7e:	b29b      	uxth	r3, r3
 8016b80:	4619      	mov	r1, r3
 8016b82:	68bb      	ldr	r3, [r7, #8]
 8016b84:	fbb3 f3f1 	udiv	r3, r3, r1
 8016b88:	4413      	add	r3, r2
 8016b8a:	4619      	mov	r1, r3
 8016b8c:	68f8      	ldr	r0, [r7, #12]
 8016b8e:	f7ff fd93 	bl	80166b8 <move_window>
 8016b92:	4603      	mov	r3, r0
 8016b94:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8016b96:	7ffb      	ldrb	r3, [r7, #31]
 8016b98:	2b00      	cmp	r3, #0
 8016b9a:	d132      	bne.n	8016c02 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016ba8:	68bb      	ldr	r3, [r7, #8]
 8016baa:	009b      	lsls	r3, r3, #2
 8016bac:	68fa      	ldr	r2, [r7, #12]
 8016bae:	8992      	ldrh	r2, [r2, #12]
 8016bb0:	fbb3 f0f2 	udiv	r0, r3, r2
 8016bb4:	fb00 f202 	mul.w	r2, r0, r2
 8016bb8:	1a9b      	subs	r3, r3, r2
 8016bba:	440b      	add	r3, r1
 8016bbc:	4618      	mov	r0, r3
 8016bbe:	f7ff fae3 	bl	8016188 <ld_dword>
 8016bc2:	4603      	mov	r3, r0
 8016bc4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8016bc8:	4323      	orrs	r3, r4
 8016bca:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8016bcc:	68fb      	ldr	r3, [r7, #12]
 8016bce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016bd2:	68bb      	ldr	r3, [r7, #8]
 8016bd4:	009b      	lsls	r3, r3, #2
 8016bd6:	68fa      	ldr	r2, [r7, #12]
 8016bd8:	8992      	ldrh	r2, [r2, #12]
 8016bda:	fbb3 f0f2 	udiv	r0, r3, r2
 8016bde:	fb00 f202 	mul.w	r2, r0, r2
 8016be2:	1a9b      	subs	r3, r3, r2
 8016be4:	440b      	add	r3, r1
 8016be6:	6879      	ldr	r1, [r7, #4]
 8016be8:	4618      	mov	r0, r3
 8016bea:	f7ff fb0b 	bl	8016204 <st_dword>
			fs->wflag = 1;
 8016bee:	68fb      	ldr	r3, [r7, #12]
 8016bf0:	2201      	movs	r2, #1
 8016bf2:	70da      	strb	r2, [r3, #3]
			break;
 8016bf4:	e006      	b.n	8016c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8016bf6:	bf00      	nop
 8016bf8:	e004      	b.n	8016c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8016bfa:	bf00      	nop
 8016bfc:	e002      	b.n	8016c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8016bfe:	bf00      	nop
 8016c00:	e000      	b.n	8016c04 <put_fat+0x22a>
			if (res != FR_OK) break;
 8016c02:	bf00      	nop
		}
	}
	return res;
 8016c04:	7ffb      	ldrb	r3, [r7, #31]
}
 8016c06:	4618      	mov	r0, r3
 8016c08:	3724      	adds	r7, #36	; 0x24
 8016c0a:	46bd      	mov	sp, r7
 8016c0c:	bd90      	pop	{r4, r7, pc}

08016c0e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8016c0e:	b580      	push	{r7, lr}
 8016c10:	b088      	sub	sp, #32
 8016c12:	af00      	add	r7, sp, #0
 8016c14:	60f8      	str	r0, [r7, #12]
 8016c16:	60b9      	str	r1, [r7, #8]
 8016c18:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8016c1a:	2300      	movs	r3, #0
 8016c1c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	681b      	ldr	r3, [r3, #0]
 8016c22:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8016c24:	68bb      	ldr	r3, [r7, #8]
 8016c26:	2b01      	cmp	r3, #1
 8016c28:	d904      	bls.n	8016c34 <remove_chain+0x26>
 8016c2a:	69bb      	ldr	r3, [r7, #24]
 8016c2c:	69db      	ldr	r3, [r3, #28]
 8016c2e:	68ba      	ldr	r2, [r7, #8]
 8016c30:	429a      	cmp	r2, r3
 8016c32:	d301      	bcc.n	8016c38 <remove_chain+0x2a>
 8016c34:	2302      	movs	r3, #2
 8016c36:	e04b      	b.n	8016cd0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d00c      	beq.n	8016c58 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8016c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8016c42:	6879      	ldr	r1, [r7, #4]
 8016c44:	69b8      	ldr	r0, [r7, #24]
 8016c46:	f7ff fec8 	bl	80169da <put_fat>
 8016c4a:	4603      	mov	r3, r0
 8016c4c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8016c4e:	7ffb      	ldrb	r3, [r7, #31]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d001      	beq.n	8016c58 <remove_chain+0x4a>
 8016c54:	7ffb      	ldrb	r3, [r7, #31]
 8016c56:	e03b      	b.n	8016cd0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8016c58:	68b9      	ldr	r1, [r7, #8]
 8016c5a:	68f8      	ldr	r0, [r7, #12]
 8016c5c:	f7ff fde9 	bl	8016832 <get_fat>
 8016c60:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8016c62:	697b      	ldr	r3, [r7, #20]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d031      	beq.n	8016ccc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8016c68:	697b      	ldr	r3, [r7, #20]
 8016c6a:	2b01      	cmp	r3, #1
 8016c6c:	d101      	bne.n	8016c72 <remove_chain+0x64>
 8016c6e:	2302      	movs	r3, #2
 8016c70:	e02e      	b.n	8016cd0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8016c72:	697b      	ldr	r3, [r7, #20]
 8016c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c78:	d101      	bne.n	8016c7e <remove_chain+0x70>
 8016c7a:	2301      	movs	r3, #1
 8016c7c:	e028      	b.n	8016cd0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8016c7e:	2200      	movs	r2, #0
 8016c80:	68b9      	ldr	r1, [r7, #8]
 8016c82:	69b8      	ldr	r0, [r7, #24]
 8016c84:	f7ff fea9 	bl	80169da <put_fat>
 8016c88:	4603      	mov	r3, r0
 8016c8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8016c8c:	7ffb      	ldrb	r3, [r7, #31]
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	d001      	beq.n	8016c96 <remove_chain+0x88>
 8016c92:	7ffb      	ldrb	r3, [r7, #31]
 8016c94:	e01c      	b.n	8016cd0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8016c96:	69bb      	ldr	r3, [r7, #24]
 8016c98:	699a      	ldr	r2, [r3, #24]
 8016c9a:	69bb      	ldr	r3, [r7, #24]
 8016c9c:	69db      	ldr	r3, [r3, #28]
 8016c9e:	3b02      	subs	r3, #2
 8016ca0:	429a      	cmp	r2, r3
 8016ca2:	d20b      	bcs.n	8016cbc <remove_chain+0xae>
			fs->free_clst++;
 8016ca4:	69bb      	ldr	r3, [r7, #24]
 8016ca6:	699b      	ldr	r3, [r3, #24]
 8016ca8:	1c5a      	adds	r2, r3, #1
 8016caa:	69bb      	ldr	r3, [r7, #24]
 8016cac:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8016cae:	69bb      	ldr	r3, [r7, #24]
 8016cb0:	791b      	ldrb	r3, [r3, #4]
 8016cb2:	f043 0301 	orr.w	r3, r3, #1
 8016cb6:	b2da      	uxtb	r2, r3
 8016cb8:	69bb      	ldr	r3, [r7, #24]
 8016cba:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8016cbc:	697b      	ldr	r3, [r7, #20]
 8016cbe:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8016cc0:	69bb      	ldr	r3, [r7, #24]
 8016cc2:	69db      	ldr	r3, [r3, #28]
 8016cc4:	68ba      	ldr	r2, [r7, #8]
 8016cc6:	429a      	cmp	r2, r3
 8016cc8:	d3c6      	bcc.n	8016c58 <remove_chain+0x4a>
 8016cca:	e000      	b.n	8016cce <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8016ccc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8016cce:	2300      	movs	r3, #0
}
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	3720      	adds	r7, #32
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}

08016cd8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b088      	sub	sp, #32
 8016cdc:	af00      	add	r7, sp, #0
 8016cde:	6078      	str	r0, [r7, #4]
 8016ce0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8016ce8:	683b      	ldr	r3, [r7, #0]
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d10d      	bne.n	8016d0a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8016cee:	693b      	ldr	r3, [r7, #16]
 8016cf0:	695b      	ldr	r3, [r3, #20]
 8016cf2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8016cf4:	69bb      	ldr	r3, [r7, #24]
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d004      	beq.n	8016d04 <create_chain+0x2c>
 8016cfa:	693b      	ldr	r3, [r7, #16]
 8016cfc:	69db      	ldr	r3, [r3, #28]
 8016cfe:	69ba      	ldr	r2, [r7, #24]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d31b      	bcc.n	8016d3c <create_chain+0x64>
 8016d04:	2301      	movs	r3, #1
 8016d06:	61bb      	str	r3, [r7, #24]
 8016d08:	e018      	b.n	8016d3c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8016d0a:	6839      	ldr	r1, [r7, #0]
 8016d0c:	6878      	ldr	r0, [r7, #4]
 8016d0e:	f7ff fd90 	bl	8016832 <get_fat>
 8016d12:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	2b01      	cmp	r3, #1
 8016d18:	d801      	bhi.n	8016d1e <create_chain+0x46>
 8016d1a:	2301      	movs	r3, #1
 8016d1c:	e070      	b.n	8016e00 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8016d1e:	68fb      	ldr	r3, [r7, #12]
 8016d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d24:	d101      	bne.n	8016d2a <create_chain+0x52>
 8016d26:	68fb      	ldr	r3, [r7, #12]
 8016d28:	e06a      	b.n	8016e00 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8016d2a:	693b      	ldr	r3, [r7, #16]
 8016d2c:	69db      	ldr	r3, [r3, #28]
 8016d2e:	68fa      	ldr	r2, [r7, #12]
 8016d30:	429a      	cmp	r2, r3
 8016d32:	d201      	bcs.n	8016d38 <create_chain+0x60>
 8016d34:	68fb      	ldr	r3, [r7, #12]
 8016d36:	e063      	b.n	8016e00 <create_chain+0x128>
		scl = clst;
 8016d38:	683b      	ldr	r3, [r7, #0]
 8016d3a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8016d3c:	69bb      	ldr	r3, [r7, #24]
 8016d3e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8016d40:	69fb      	ldr	r3, [r7, #28]
 8016d42:	3301      	adds	r3, #1
 8016d44:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8016d46:	693b      	ldr	r3, [r7, #16]
 8016d48:	69db      	ldr	r3, [r3, #28]
 8016d4a:	69fa      	ldr	r2, [r7, #28]
 8016d4c:	429a      	cmp	r2, r3
 8016d4e:	d307      	bcc.n	8016d60 <create_chain+0x88>
				ncl = 2;
 8016d50:	2302      	movs	r3, #2
 8016d52:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8016d54:	69fa      	ldr	r2, [r7, #28]
 8016d56:	69bb      	ldr	r3, [r7, #24]
 8016d58:	429a      	cmp	r2, r3
 8016d5a:	d901      	bls.n	8016d60 <create_chain+0x88>
 8016d5c:	2300      	movs	r3, #0
 8016d5e:	e04f      	b.n	8016e00 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8016d60:	69f9      	ldr	r1, [r7, #28]
 8016d62:	6878      	ldr	r0, [r7, #4]
 8016d64:	f7ff fd65 	bl	8016832 <get_fat>
 8016d68:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d00e      	beq.n	8016d8e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	2b01      	cmp	r3, #1
 8016d74:	d003      	beq.n	8016d7e <create_chain+0xa6>
 8016d76:	68fb      	ldr	r3, [r7, #12]
 8016d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d7c:	d101      	bne.n	8016d82 <create_chain+0xaa>
 8016d7e:	68fb      	ldr	r3, [r7, #12]
 8016d80:	e03e      	b.n	8016e00 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8016d82:	69fa      	ldr	r2, [r7, #28]
 8016d84:	69bb      	ldr	r3, [r7, #24]
 8016d86:	429a      	cmp	r2, r3
 8016d88:	d1da      	bne.n	8016d40 <create_chain+0x68>
 8016d8a:	2300      	movs	r3, #0
 8016d8c:	e038      	b.n	8016e00 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8016d8e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8016d90:	f04f 32ff 	mov.w	r2, #4294967295
 8016d94:	69f9      	ldr	r1, [r7, #28]
 8016d96:	6938      	ldr	r0, [r7, #16]
 8016d98:	f7ff fe1f 	bl	80169da <put_fat>
 8016d9c:	4603      	mov	r3, r0
 8016d9e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8016da0:	7dfb      	ldrb	r3, [r7, #23]
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d109      	bne.n	8016dba <create_chain+0xe2>
 8016da6:	683b      	ldr	r3, [r7, #0]
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d006      	beq.n	8016dba <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8016dac:	69fa      	ldr	r2, [r7, #28]
 8016dae:	6839      	ldr	r1, [r7, #0]
 8016db0:	6938      	ldr	r0, [r7, #16]
 8016db2:	f7ff fe12 	bl	80169da <put_fat>
 8016db6:	4603      	mov	r3, r0
 8016db8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8016dba:	7dfb      	ldrb	r3, [r7, #23]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d116      	bne.n	8016dee <create_chain+0x116>
		fs->last_clst = ncl;
 8016dc0:	693b      	ldr	r3, [r7, #16]
 8016dc2:	69fa      	ldr	r2, [r7, #28]
 8016dc4:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8016dc6:	693b      	ldr	r3, [r7, #16]
 8016dc8:	699a      	ldr	r2, [r3, #24]
 8016dca:	693b      	ldr	r3, [r7, #16]
 8016dcc:	69db      	ldr	r3, [r3, #28]
 8016dce:	3b02      	subs	r3, #2
 8016dd0:	429a      	cmp	r2, r3
 8016dd2:	d804      	bhi.n	8016dde <create_chain+0x106>
 8016dd4:	693b      	ldr	r3, [r7, #16]
 8016dd6:	699b      	ldr	r3, [r3, #24]
 8016dd8:	1e5a      	subs	r2, r3, #1
 8016dda:	693b      	ldr	r3, [r7, #16]
 8016ddc:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8016dde:	693b      	ldr	r3, [r7, #16]
 8016de0:	791b      	ldrb	r3, [r3, #4]
 8016de2:	f043 0301 	orr.w	r3, r3, #1
 8016de6:	b2da      	uxtb	r2, r3
 8016de8:	693b      	ldr	r3, [r7, #16]
 8016dea:	711a      	strb	r2, [r3, #4]
 8016dec:	e007      	b.n	8016dfe <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8016dee:	7dfb      	ldrb	r3, [r7, #23]
 8016df0:	2b01      	cmp	r3, #1
 8016df2:	d102      	bne.n	8016dfa <create_chain+0x122>
 8016df4:	f04f 33ff 	mov.w	r3, #4294967295
 8016df8:	e000      	b.n	8016dfc <create_chain+0x124>
 8016dfa:	2301      	movs	r3, #1
 8016dfc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8016dfe:	69fb      	ldr	r3, [r7, #28]
}
 8016e00:	4618      	mov	r0, r3
 8016e02:	3720      	adds	r7, #32
 8016e04:	46bd      	mov	sp, r7
 8016e06:	bd80      	pop	{r7, pc}

08016e08 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8016e08:	b580      	push	{r7, lr}
 8016e0a:	b086      	sub	sp, #24
 8016e0c:	af00      	add	r7, sp, #0
 8016e0e:	6078      	str	r0, [r7, #4]
 8016e10:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	681b      	ldr	r3, [r3, #0]
 8016e16:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8016e18:	683b      	ldr	r3, [r7, #0]
 8016e1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8016e1e:	d204      	bcs.n	8016e2a <dir_sdi+0x22>
 8016e20:	683b      	ldr	r3, [r7, #0]
 8016e22:	f003 031f 	and.w	r3, r3, #31
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	d001      	beq.n	8016e2e <dir_sdi+0x26>
		return FR_INT_ERR;
 8016e2a:	2302      	movs	r3, #2
 8016e2c:	e071      	b.n	8016f12 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	683a      	ldr	r2, [r7, #0]
 8016e32:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	689b      	ldr	r3, [r3, #8]
 8016e38:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8016e3a:	697b      	ldr	r3, [r7, #20]
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d106      	bne.n	8016e4e <dir_sdi+0x46>
 8016e40:	693b      	ldr	r3, [r7, #16]
 8016e42:	781b      	ldrb	r3, [r3, #0]
 8016e44:	2b02      	cmp	r3, #2
 8016e46:	d902      	bls.n	8016e4e <dir_sdi+0x46>
		clst = fs->dirbase;
 8016e48:	693b      	ldr	r3, [r7, #16]
 8016e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e4c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8016e4e:	697b      	ldr	r3, [r7, #20]
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d10c      	bne.n	8016e6e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8016e54:	683b      	ldr	r3, [r7, #0]
 8016e56:	095b      	lsrs	r3, r3, #5
 8016e58:	693a      	ldr	r2, [r7, #16]
 8016e5a:	8912      	ldrh	r2, [r2, #8]
 8016e5c:	4293      	cmp	r3, r2
 8016e5e:	d301      	bcc.n	8016e64 <dir_sdi+0x5c>
 8016e60:	2302      	movs	r3, #2
 8016e62:	e056      	b.n	8016f12 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8016e64:	693b      	ldr	r3, [r7, #16]
 8016e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	61da      	str	r2, [r3, #28]
 8016e6c:	e02d      	b.n	8016eca <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8016e6e:	693b      	ldr	r3, [r7, #16]
 8016e70:	895b      	ldrh	r3, [r3, #10]
 8016e72:	461a      	mov	r2, r3
 8016e74:	693b      	ldr	r3, [r7, #16]
 8016e76:	899b      	ldrh	r3, [r3, #12]
 8016e78:	fb02 f303 	mul.w	r3, r2, r3
 8016e7c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8016e7e:	e019      	b.n	8016eb4 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	6979      	ldr	r1, [r7, #20]
 8016e84:	4618      	mov	r0, r3
 8016e86:	f7ff fcd4 	bl	8016832 <get_fat>
 8016e8a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8016e8c:	697b      	ldr	r3, [r7, #20]
 8016e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e92:	d101      	bne.n	8016e98 <dir_sdi+0x90>
 8016e94:	2301      	movs	r3, #1
 8016e96:	e03c      	b.n	8016f12 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8016e98:	697b      	ldr	r3, [r7, #20]
 8016e9a:	2b01      	cmp	r3, #1
 8016e9c:	d904      	bls.n	8016ea8 <dir_sdi+0xa0>
 8016e9e:	693b      	ldr	r3, [r7, #16]
 8016ea0:	69db      	ldr	r3, [r3, #28]
 8016ea2:	697a      	ldr	r2, [r7, #20]
 8016ea4:	429a      	cmp	r2, r3
 8016ea6:	d301      	bcc.n	8016eac <dir_sdi+0xa4>
 8016ea8:	2302      	movs	r3, #2
 8016eaa:	e032      	b.n	8016f12 <dir_sdi+0x10a>
			ofs -= csz;
 8016eac:	683a      	ldr	r2, [r7, #0]
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	1ad3      	subs	r3, r2, r3
 8016eb2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8016eb4:	683a      	ldr	r2, [r7, #0]
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	429a      	cmp	r2, r3
 8016eba:	d2e1      	bcs.n	8016e80 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8016ebc:	6979      	ldr	r1, [r7, #20]
 8016ebe:	6938      	ldr	r0, [r7, #16]
 8016ec0:	f7ff fc98 	bl	80167f4 <clust2sect>
 8016ec4:	4602      	mov	r2, r0
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	697a      	ldr	r2, [r7, #20]
 8016ece:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	69db      	ldr	r3, [r3, #28]
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d101      	bne.n	8016edc <dir_sdi+0xd4>
 8016ed8:	2302      	movs	r3, #2
 8016eda:	e01a      	b.n	8016f12 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	69da      	ldr	r2, [r3, #28]
 8016ee0:	693b      	ldr	r3, [r7, #16]
 8016ee2:	899b      	ldrh	r3, [r3, #12]
 8016ee4:	4619      	mov	r1, r3
 8016ee6:	683b      	ldr	r3, [r7, #0]
 8016ee8:	fbb3 f3f1 	udiv	r3, r3, r1
 8016eec:	441a      	add	r2, r3
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8016ef2:	693b      	ldr	r3, [r7, #16]
 8016ef4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8016ef8:	693b      	ldr	r3, [r7, #16]
 8016efa:	899b      	ldrh	r3, [r3, #12]
 8016efc:	461a      	mov	r2, r3
 8016efe:	683b      	ldr	r3, [r7, #0]
 8016f00:	fbb3 f0f2 	udiv	r0, r3, r2
 8016f04:	fb00 f202 	mul.w	r2, r0, r2
 8016f08:	1a9b      	subs	r3, r3, r2
 8016f0a:	18ca      	adds	r2, r1, r3
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8016f10:	2300      	movs	r3, #0
}
 8016f12:	4618      	mov	r0, r3
 8016f14:	3718      	adds	r7, #24
 8016f16:	46bd      	mov	sp, r7
 8016f18:	bd80      	pop	{r7, pc}

08016f1a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8016f1a:	b580      	push	{r7, lr}
 8016f1c:	b086      	sub	sp, #24
 8016f1e:	af00      	add	r7, sp, #0
 8016f20:	6078      	str	r0, [r7, #4]
 8016f22:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	681b      	ldr	r3, [r3, #0]
 8016f28:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	695b      	ldr	r3, [r3, #20]
 8016f2e:	3320      	adds	r3, #32
 8016f30:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	69db      	ldr	r3, [r3, #28]
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d003      	beq.n	8016f42 <dir_next+0x28>
 8016f3a:	68bb      	ldr	r3, [r7, #8]
 8016f3c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8016f40:	d301      	bcc.n	8016f46 <dir_next+0x2c>
 8016f42:	2304      	movs	r3, #4
 8016f44:	e0bb      	b.n	80170be <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	899b      	ldrh	r3, [r3, #12]
 8016f4a:	461a      	mov	r2, r3
 8016f4c:	68bb      	ldr	r3, [r7, #8]
 8016f4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8016f52:	fb01 f202 	mul.w	r2, r1, r2
 8016f56:	1a9b      	subs	r3, r3, r2
 8016f58:	2b00      	cmp	r3, #0
 8016f5a:	f040 809d 	bne.w	8017098 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	69db      	ldr	r3, [r3, #28]
 8016f62:	1c5a      	adds	r2, r3, #1
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	699b      	ldr	r3, [r3, #24]
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d10b      	bne.n	8016f88 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8016f70:	68bb      	ldr	r3, [r7, #8]
 8016f72:	095b      	lsrs	r3, r3, #5
 8016f74:	68fa      	ldr	r2, [r7, #12]
 8016f76:	8912      	ldrh	r2, [r2, #8]
 8016f78:	4293      	cmp	r3, r2
 8016f7a:	f0c0 808d 	bcc.w	8017098 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	2200      	movs	r2, #0
 8016f82:	61da      	str	r2, [r3, #28]
 8016f84:	2304      	movs	r3, #4
 8016f86:	e09a      	b.n	80170be <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	899b      	ldrh	r3, [r3, #12]
 8016f8c:	461a      	mov	r2, r3
 8016f8e:	68bb      	ldr	r3, [r7, #8]
 8016f90:	fbb3 f3f2 	udiv	r3, r3, r2
 8016f94:	68fa      	ldr	r2, [r7, #12]
 8016f96:	8952      	ldrh	r2, [r2, #10]
 8016f98:	3a01      	subs	r2, #1
 8016f9a:	4013      	ands	r3, r2
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d17b      	bne.n	8017098 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8016fa0:	687a      	ldr	r2, [r7, #4]
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	699b      	ldr	r3, [r3, #24]
 8016fa6:	4619      	mov	r1, r3
 8016fa8:	4610      	mov	r0, r2
 8016faa:	f7ff fc42 	bl	8016832 <get_fat>
 8016fae:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8016fb0:	697b      	ldr	r3, [r7, #20]
 8016fb2:	2b01      	cmp	r3, #1
 8016fb4:	d801      	bhi.n	8016fba <dir_next+0xa0>
 8016fb6:	2302      	movs	r3, #2
 8016fb8:	e081      	b.n	80170be <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8016fba:	697b      	ldr	r3, [r7, #20]
 8016fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016fc0:	d101      	bne.n	8016fc6 <dir_next+0xac>
 8016fc2:	2301      	movs	r3, #1
 8016fc4:	e07b      	b.n	80170be <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8016fc6:	68fb      	ldr	r3, [r7, #12]
 8016fc8:	69db      	ldr	r3, [r3, #28]
 8016fca:	697a      	ldr	r2, [r7, #20]
 8016fcc:	429a      	cmp	r2, r3
 8016fce:	d359      	bcc.n	8017084 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8016fd0:	683b      	ldr	r3, [r7, #0]
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d104      	bne.n	8016fe0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	2200      	movs	r2, #0
 8016fda:	61da      	str	r2, [r3, #28]
 8016fdc:	2304      	movs	r3, #4
 8016fde:	e06e      	b.n	80170be <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8016fe0:	687a      	ldr	r2, [r7, #4]
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	699b      	ldr	r3, [r3, #24]
 8016fe6:	4619      	mov	r1, r3
 8016fe8:	4610      	mov	r0, r2
 8016fea:	f7ff fe75 	bl	8016cd8 <create_chain>
 8016fee:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8016ff0:	697b      	ldr	r3, [r7, #20]
 8016ff2:	2b00      	cmp	r3, #0
 8016ff4:	d101      	bne.n	8016ffa <dir_next+0xe0>
 8016ff6:	2307      	movs	r3, #7
 8016ff8:	e061      	b.n	80170be <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8016ffa:	697b      	ldr	r3, [r7, #20]
 8016ffc:	2b01      	cmp	r3, #1
 8016ffe:	d101      	bne.n	8017004 <dir_next+0xea>
 8017000:	2302      	movs	r3, #2
 8017002:	e05c      	b.n	80170be <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8017004:	697b      	ldr	r3, [r7, #20]
 8017006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801700a:	d101      	bne.n	8017010 <dir_next+0xf6>
 801700c:	2301      	movs	r3, #1
 801700e:	e056      	b.n	80170be <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8017010:	68f8      	ldr	r0, [r7, #12]
 8017012:	f7ff fb0d 	bl	8016630 <sync_window>
 8017016:	4603      	mov	r3, r0
 8017018:	2b00      	cmp	r3, #0
 801701a:	d001      	beq.n	8017020 <dir_next+0x106>
 801701c:	2301      	movs	r3, #1
 801701e:	e04e      	b.n	80170be <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8017020:	68fb      	ldr	r3, [r7, #12]
 8017022:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	899b      	ldrh	r3, [r3, #12]
 801702a:	461a      	mov	r2, r3
 801702c:	2100      	movs	r1, #0
 801702e:	f7ff f936 	bl	801629e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8017032:	2300      	movs	r3, #0
 8017034:	613b      	str	r3, [r7, #16]
 8017036:	6979      	ldr	r1, [r7, #20]
 8017038:	68f8      	ldr	r0, [r7, #12]
 801703a:	f7ff fbdb 	bl	80167f4 <clust2sect>
 801703e:	4602      	mov	r2, r0
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	635a      	str	r2, [r3, #52]	; 0x34
 8017044:	e012      	b.n	801706c <dir_next+0x152>
						fs->wflag = 1;
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	2201      	movs	r2, #1
 801704a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801704c:	68f8      	ldr	r0, [r7, #12]
 801704e:	f7ff faef 	bl	8016630 <sync_window>
 8017052:	4603      	mov	r3, r0
 8017054:	2b00      	cmp	r3, #0
 8017056:	d001      	beq.n	801705c <dir_next+0x142>
 8017058:	2301      	movs	r3, #1
 801705a:	e030      	b.n	80170be <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801705c:	693b      	ldr	r3, [r7, #16]
 801705e:	3301      	adds	r3, #1
 8017060:	613b      	str	r3, [r7, #16]
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017066:	1c5a      	adds	r2, r3, #1
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	635a      	str	r2, [r3, #52]	; 0x34
 801706c:	68fb      	ldr	r3, [r7, #12]
 801706e:	895b      	ldrh	r3, [r3, #10]
 8017070:	461a      	mov	r2, r3
 8017072:	693b      	ldr	r3, [r7, #16]
 8017074:	4293      	cmp	r3, r2
 8017076:	d3e6      	bcc.n	8017046 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801707c:	693b      	ldr	r3, [r7, #16]
 801707e:	1ad2      	subs	r2, r2, r3
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8017084:	687b      	ldr	r3, [r7, #4]
 8017086:	697a      	ldr	r2, [r7, #20]
 8017088:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801708a:	6979      	ldr	r1, [r7, #20]
 801708c:	68f8      	ldr	r0, [r7, #12]
 801708e:	f7ff fbb1 	bl	80167f4 <clust2sect>
 8017092:	4602      	mov	r2, r0
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8017098:	687b      	ldr	r3, [r7, #4]
 801709a:	68ba      	ldr	r2, [r7, #8]
 801709c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801709e:	68fb      	ldr	r3, [r7, #12]
 80170a0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80170a4:	68fb      	ldr	r3, [r7, #12]
 80170a6:	899b      	ldrh	r3, [r3, #12]
 80170a8:	461a      	mov	r2, r3
 80170aa:	68bb      	ldr	r3, [r7, #8]
 80170ac:	fbb3 f0f2 	udiv	r0, r3, r2
 80170b0:	fb00 f202 	mul.w	r2, r0, r2
 80170b4:	1a9b      	subs	r3, r3, r2
 80170b6:	18ca      	adds	r2, r1, r3
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80170bc:	2300      	movs	r3, #0
}
 80170be:	4618      	mov	r0, r3
 80170c0:	3718      	adds	r7, #24
 80170c2:	46bd      	mov	sp, r7
 80170c4:	bd80      	pop	{r7, pc}

080170c6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80170c6:	b580      	push	{r7, lr}
 80170c8:	b086      	sub	sp, #24
 80170ca:	af00      	add	r7, sp, #0
 80170cc:	6078      	str	r0, [r7, #4]
 80170ce:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80170d0:	687b      	ldr	r3, [r7, #4]
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80170d6:	2100      	movs	r1, #0
 80170d8:	6878      	ldr	r0, [r7, #4]
 80170da:	f7ff fe95 	bl	8016e08 <dir_sdi>
 80170de:	4603      	mov	r3, r0
 80170e0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80170e2:	7dfb      	ldrb	r3, [r7, #23]
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	d12b      	bne.n	8017140 <dir_alloc+0x7a>
		n = 0;
 80170e8:	2300      	movs	r3, #0
 80170ea:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80170ec:	687b      	ldr	r3, [r7, #4]
 80170ee:	69db      	ldr	r3, [r3, #28]
 80170f0:	4619      	mov	r1, r3
 80170f2:	68f8      	ldr	r0, [r7, #12]
 80170f4:	f7ff fae0 	bl	80166b8 <move_window>
 80170f8:	4603      	mov	r3, r0
 80170fa:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80170fc:	7dfb      	ldrb	r3, [r7, #23]
 80170fe:	2b00      	cmp	r3, #0
 8017100:	d11d      	bne.n	801713e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	6a1b      	ldr	r3, [r3, #32]
 8017106:	781b      	ldrb	r3, [r3, #0]
 8017108:	2be5      	cmp	r3, #229	; 0xe5
 801710a:	d004      	beq.n	8017116 <dir_alloc+0x50>
 801710c:	687b      	ldr	r3, [r7, #4]
 801710e:	6a1b      	ldr	r3, [r3, #32]
 8017110:	781b      	ldrb	r3, [r3, #0]
 8017112:	2b00      	cmp	r3, #0
 8017114:	d107      	bne.n	8017126 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8017116:	693b      	ldr	r3, [r7, #16]
 8017118:	3301      	adds	r3, #1
 801711a:	613b      	str	r3, [r7, #16]
 801711c:	693a      	ldr	r2, [r7, #16]
 801711e:	683b      	ldr	r3, [r7, #0]
 8017120:	429a      	cmp	r2, r3
 8017122:	d102      	bne.n	801712a <dir_alloc+0x64>
 8017124:	e00c      	b.n	8017140 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8017126:	2300      	movs	r3, #0
 8017128:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801712a:	2101      	movs	r1, #1
 801712c:	6878      	ldr	r0, [r7, #4]
 801712e:	f7ff fef4 	bl	8016f1a <dir_next>
 8017132:	4603      	mov	r3, r0
 8017134:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8017136:	7dfb      	ldrb	r3, [r7, #23]
 8017138:	2b00      	cmp	r3, #0
 801713a:	d0d7      	beq.n	80170ec <dir_alloc+0x26>
 801713c:	e000      	b.n	8017140 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801713e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8017140:	7dfb      	ldrb	r3, [r7, #23]
 8017142:	2b04      	cmp	r3, #4
 8017144:	d101      	bne.n	801714a <dir_alloc+0x84>
 8017146:	2307      	movs	r3, #7
 8017148:	75fb      	strb	r3, [r7, #23]
	return res;
 801714a:	7dfb      	ldrb	r3, [r7, #23]
}
 801714c:	4618      	mov	r0, r3
 801714e:	3718      	adds	r7, #24
 8017150:	46bd      	mov	sp, r7
 8017152:	bd80      	pop	{r7, pc}

08017154 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8017154:	b580      	push	{r7, lr}
 8017156:	b084      	sub	sp, #16
 8017158:	af00      	add	r7, sp, #0
 801715a:	6078      	str	r0, [r7, #4]
 801715c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801715e:	683b      	ldr	r3, [r7, #0]
 8017160:	331a      	adds	r3, #26
 8017162:	4618      	mov	r0, r3
 8017164:	f7fe fff8 	bl	8016158 <ld_word>
 8017168:	4603      	mov	r3, r0
 801716a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801716c:	687b      	ldr	r3, [r7, #4]
 801716e:	781b      	ldrb	r3, [r3, #0]
 8017170:	2b03      	cmp	r3, #3
 8017172:	d109      	bne.n	8017188 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8017174:	683b      	ldr	r3, [r7, #0]
 8017176:	3314      	adds	r3, #20
 8017178:	4618      	mov	r0, r3
 801717a:	f7fe ffed 	bl	8016158 <ld_word>
 801717e:	4603      	mov	r3, r0
 8017180:	041b      	lsls	r3, r3, #16
 8017182:	68fa      	ldr	r2, [r7, #12]
 8017184:	4313      	orrs	r3, r2
 8017186:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8017188:	68fb      	ldr	r3, [r7, #12]
}
 801718a:	4618      	mov	r0, r3
 801718c:	3710      	adds	r7, #16
 801718e:	46bd      	mov	sp, r7
 8017190:	bd80      	pop	{r7, pc}

08017192 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8017192:	b580      	push	{r7, lr}
 8017194:	b084      	sub	sp, #16
 8017196:	af00      	add	r7, sp, #0
 8017198:	60f8      	str	r0, [r7, #12]
 801719a:	60b9      	str	r1, [r7, #8]
 801719c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801719e:	68bb      	ldr	r3, [r7, #8]
 80171a0:	331a      	adds	r3, #26
 80171a2:	687a      	ldr	r2, [r7, #4]
 80171a4:	b292      	uxth	r2, r2
 80171a6:	4611      	mov	r1, r2
 80171a8:	4618      	mov	r0, r3
 80171aa:	f7ff f810 	bl	80161ce <st_word>
	if (fs->fs_type == FS_FAT32) {
 80171ae:	68fb      	ldr	r3, [r7, #12]
 80171b0:	781b      	ldrb	r3, [r3, #0]
 80171b2:	2b03      	cmp	r3, #3
 80171b4:	d109      	bne.n	80171ca <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80171b6:	68bb      	ldr	r3, [r7, #8]
 80171b8:	f103 0214 	add.w	r2, r3, #20
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	0c1b      	lsrs	r3, r3, #16
 80171c0:	b29b      	uxth	r3, r3
 80171c2:	4619      	mov	r1, r3
 80171c4:	4610      	mov	r0, r2
 80171c6:	f7ff f802 	bl	80161ce <st_word>
	}
}
 80171ca:	bf00      	nop
 80171cc:	3710      	adds	r7, #16
 80171ce:	46bd      	mov	sp, r7
 80171d0:	bd80      	pop	{r7, pc}
	...

080171d4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80171d4:	b590      	push	{r4, r7, lr}
 80171d6:	b087      	sub	sp, #28
 80171d8:	af00      	add	r7, sp, #0
 80171da:	6078      	str	r0, [r7, #4]
 80171dc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80171de:	683b      	ldr	r3, [r7, #0]
 80171e0:	331a      	adds	r3, #26
 80171e2:	4618      	mov	r0, r3
 80171e4:	f7fe ffb8 	bl	8016158 <ld_word>
 80171e8:	4603      	mov	r3, r0
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	d001      	beq.n	80171f2 <cmp_lfn+0x1e>
 80171ee:	2300      	movs	r3, #0
 80171f0:	e059      	b.n	80172a6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80171f2:	683b      	ldr	r3, [r7, #0]
 80171f4:	781b      	ldrb	r3, [r3, #0]
 80171f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80171fa:	1e5a      	subs	r2, r3, #1
 80171fc:	4613      	mov	r3, r2
 80171fe:	005b      	lsls	r3, r3, #1
 8017200:	4413      	add	r3, r2
 8017202:	009b      	lsls	r3, r3, #2
 8017204:	4413      	add	r3, r2
 8017206:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8017208:	2301      	movs	r3, #1
 801720a:	81fb      	strh	r3, [r7, #14]
 801720c:	2300      	movs	r3, #0
 801720e:	613b      	str	r3, [r7, #16]
 8017210:	e033      	b.n	801727a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8017212:	4a27      	ldr	r2, [pc, #156]	; (80172b0 <cmp_lfn+0xdc>)
 8017214:	693b      	ldr	r3, [r7, #16]
 8017216:	4413      	add	r3, r2
 8017218:	781b      	ldrb	r3, [r3, #0]
 801721a:	461a      	mov	r2, r3
 801721c:	683b      	ldr	r3, [r7, #0]
 801721e:	4413      	add	r3, r2
 8017220:	4618      	mov	r0, r3
 8017222:	f7fe ff99 	bl	8016158 <ld_word>
 8017226:	4603      	mov	r3, r0
 8017228:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801722a:	89fb      	ldrh	r3, [r7, #14]
 801722c:	2b00      	cmp	r3, #0
 801722e:	d01a      	beq.n	8017266 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8017230:	697b      	ldr	r3, [r7, #20]
 8017232:	2bfe      	cmp	r3, #254	; 0xfe
 8017234:	d812      	bhi.n	801725c <cmp_lfn+0x88>
 8017236:	89bb      	ldrh	r3, [r7, #12]
 8017238:	4618      	mov	r0, r3
 801723a:	f001 fbe1 	bl	8018a00 <ff_wtoupper>
 801723e:	4603      	mov	r3, r0
 8017240:	461c      	mov	r4, r3
 8017242:	697b      	ldr	r3, [r7, #20]
 8017244:	1c5a      	adds	r2, r3, #1
 8017246:	617a      	str	r2, [r7, #20]
 8017248:	005b      	lsls	r3, r3, #1
 801724a:	687a      	ldr	r2, [r7, #4]
 801724c:	4413      	add	r3, r2
 801724e:	881b      	ldrh	r3, [r3, #0]
 8017250:	4618      	mov	r0, r3
 8017252:	f001 fbd5 	bl	8018a00 <ff_wtoupper>
 8017256:	4603      	mov	r3, r0
 8017258:	429c      	cmp	r4, r3
 801725a:	d001      	beq.n	8017260 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 801725c:	2300      	movs	r3, #0
 801725e:	e022      	b.n	80172a6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8017260:	89bb      	ldrh	r3, [r7, #12]
 8017262:	81fb      	strh	r3, [r7, #14]
 8017264:	e006      	b.n	8017274 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8017266:	89bb      	ldrh	r3, [r7, #12]
 8017268:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801726c:	4293      	cmp	r3, r2
 801726e:	d001      	beq.n	8017274 <cmp_lfn+0xa0>
 8017270:	2300      	movs	r3, #0
 8017272:	e018      	b.n	80172a6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8017274:	693b      	ldr	r3, [r7, #16]
 8017276:	3301      	adds	r3, #1
 8017278:	613b      	str	r3, [r7, #16]
 801727a:	693b      	ldr	r3, [r7, #16]
 801727c:	2b0c      	cmp	r3, #12
 801727e:	d9c8      	bls.n	8017212 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8017280:	683b      	ldr	r3, [r7, #0]
 8017282:	781b      	ldrb	r3, [r3, #0]
 8017284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017288:	2b00      	cmp	r3, #0
 801728a:	d00b      	beq.n	80172a4 <cmp_lfn+0xd0>
 801728c:	89fb      	ldrh	r3, [r7, #14]
 801728e:	2b00      	cmp	r3, #0
 8017290:	d008      	beq.n	80172a4 <cmp_lfn+0xd0>
 8017292:	697b      	ldr	r3, [r7, #20]
 8017294:	005b      	lsls	r3, r3, #1
 8017296:	687a      	ldr	r2, [r7, #4]
 8017298:	4413      	add	r3, r2
 801729a:	881b      	ldrh	r3, [r3, #0]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d001      	beq.n	80172a4 <cmp_lfn+0xd0>
 80172a0:	2300      	movs	r3, #0
 80172a2:	e000      	b.n	80172a6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80172a4:	2301      	movs	r3, #1
}
 80172a6:	4618      	mov	r0, r3
 80172a8:	371c      	adds	r7, #28
 80172aa:	46bd      	mov	sp, r7
 80172ac:	bd90      	pop	{r4, r7, pc}
 80172ae:	bf00      	nop
 80172b0:	0801dd48 	.word	0x0801dd48

080172b4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80172b4:	b580      	push	{r7, lr}
 80172b6:	b088      	sub	sp, #32
 80172b8:	af00      	add	r7, sp, #0
 80172ba:	60f8      	str	r0, [r7, #12]
 80172bc:	60b9      	str	r1, [r7, #8]
 80172be:	4611      	mov	r1, r2
 80172c0:	461a      	mov	r2, r3
 80172c2:	460b      	mov	r3, r1
 80172c4:	71fb      	strb	r3, [r7, #7]
 80172c6:	4613      	mov	r3, r2
 80172c8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80172ca:	68bb      	ldr	r3, [r7, #8]
 80172cc:	330d      	adds	r3, #13
 80172ce:	79ba      	ldrb	r2, [r7, #6]
 80172d0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80172d2:	68bb      	ldr	r3, [r7, #8]
 80172d4:	330b      	adds	r3, #11
 80172d6:	220f      	movs	r2, #15
 80172d8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80172da:	68bb      	ldr	r3, [r7, #8]
 80172dc:	330c      	adds	r3, #12
 80172de:	2200      	movs	r2, #0
 80172e0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80172e2:	68bb      	ldr	r3, [r7, #8]
 80172e4:	331a      	adds	r3, #26
 80172e6:	2100      	movs	r1, #0
 80172e8:	4618      	mov	r0, r3
 80172ea:	f7fe ff70 	bl	80161ce <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80172ee:	79fb      	ldrb	r3, [r7, #7]
 80172f0:	1e5a      	subs	r2, r3, #1
 80172f2:	4613      	mov	r3, r2
 80172f4:	005b      	lsls	r3, r3, #1
 80172f6:	4413      	add	r3, r2
 80172f8:	009b      	lsls	r3, r3, #2
 80172fa:	4413      	add	r3, r2
 80172fc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80172fe:	2300      	movs	r3, #0
 8017300:	82fb      	strh	r3, [r7, #22]
 8017302:	2300      	movs	r3, #0
 8017304:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8017306:	8afb      	ldrh	r3, [r7, #22]
 8017308:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801730c:	4293      	cmp	r3, r2
 801730e:	d007      	beq.n	8017320 <put_lfn+0x6c>
 8017310:	69fb      	ldr	r3, [r7, #28]
 8017312:	1c5a      	adds	r2, r3, #1
 8017314:	61fa      	str	r2, [r7, #28]
 8017316:	005b      	lsls	r3, r3, #1
 8017318:	68fa      	ldr	r2, [r7, #12]
 801731a:	4413      	add	r3, r2
 801731c:	881b      	ldrh	r3, [r3, #0]
 801731e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8017320:	4a17      	ldr	r2, [pc, #92]	; (8017380 <put_lfn+0xcc>)
 8017322:	69bb      	ldr	r3, [r7, #24]
 8017324:	4413      	add	r3, r2
 8017326:	781b      	ldrb	r3, [r3, #0]
 8017328:	461a      	mov	r2, r3
 801732a:	68bb      	ldr	r3, [r7, #8]
 801732c:	4413      	add	r3, r2
 801732e:	8afa      	ldrh	r2, [r7, #22]
 8017330:	4611      	mov	r1, r2
 8017332:	4618      	mov	r0, r3
 8017334:	f7fe ff4b 	bl	80161ce <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8017338:	8afb      	ldrh	r3, [r7, #22]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d102      	bne.n	8017344 <put_lfn+0x90>
 801733e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017342:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8017344:	69bb      	ldr	r3, [r7, #24]
 8017346:	3301      	adds	r3, #1
 8017348:	61bb      	str	r3, [r7, #24]
 801734a:	69bb      	ldr	r3, [r7, #24]
 801734c:	2b0c      	cmp	r3, #12
 801734e:	d9da      	bls.n	8017306 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8017350:	8afb      	ldrh	r3, [r7, #22]
 8017352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017356:	4293      	cmp	r3, r2
 8017358:	d006      	beq.n	8017368 <put_lfn+0xb4>
 801735a:	69fb      	ldr	r3, [r7, #28]
 801735c:	005b      	lsls	r3, r3, #1
 801735e:	68fa      	ldr	r2, [r7, #12]
 8017360:	4413      	add	r3, r2
 8017362:	881b      	ldrh	r3, [r3, #0]
 8017364:	2b00      	cmp	r3, #0
 8017366:	d103      	bne.n	8017370 <put_lfn+0xbc>
 8017368:	79fb      	ldrb	r3, [r7, #7]
 801736a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801736e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8017370:	68bb      	ldr	r3, [r7, #8]
 8017372:	79fa      	ldrb	r2, [r7, #7]
 8017374:	701a      	strb	r2, [r3, #0]
}
 8017376:	bf00      	nop
 8017378:	3720      	adds	r7, #32
 801737a:	46bd      	mov	sp, r7
 801737c:	bd80      	pop	{r7, pc}
 801737e:	bf00      	nop
 8017380:	0801dd48 	.word	0x0801dd48

08017384 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8017384:	b580      	push	{r7, lr}
 8017386:	b08c      	sub	sp, #48	; 0x30
 8017388:	af00      	add	r7, sp, #0
 801738a:	60f8      	str	r0, [r7, #12]
 801738c:	60b9      	str	r1, [r7, #8]
 801738e:	607a      	str	r2, [r7, #4]
 8017390:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8017392:	220b      	movs	r2, #11
 8017394:	68b9      	ldr	r1, [r7, #8]
 8017396:	68f8      	ldr	r0, [r7, #12]
 8017398:	f7fe ff60 	bl	801625c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 801739c:	683b      	ldr	r3, [r7, #0]
 801739e:	2b05      	cmp	r3, #5
 80173a0:	d929      	bls.n	80173f6 <gen_numname+0x72>
		sr = seq;
 80173a2:	683b      	ldr	r3, [r7, #0]
 80173a4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80173a6:	e020      	b.n	80173ea <gen_numname+0x66>
			wc = *lfn++;
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	1c9a      	adds	r2, r3, #2
 80173ac:	607a      	str	r2, [r7, #4]
 80173ae:	881b      	ldrh	r3, [r3, #0]
 80173b0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80173b2:	2300      	movs	r3, #0
 80173b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80173b6:	e015      	b.n	80173e4 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 80173b8:	69fb      	ldr	r3, [r7, #28]
 80173ba:	005a      	lsls	r2, r3, #1
 80173bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80173be:	f003 0301 	and.w	r3, r3, #1
 80173c2:	4413      	add	r3, r2
 80173c4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80173c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80173c8:	085b      	lsrs	r3, r3, #1
 80173ca:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80173cc:	69fb      	ldr	r3, [r7, #28]
 80173ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d003      	beq.n	80173de <gen_numname+0x5a>
 80173d6:	69fa      	ldr	r2, [r7, #28]
 80173d8:	4b30      	ldr	r3, [pc, #192]	; (801749c <gen_numname+0x118>)
 80173da:	4053      	eors	r3, r2
 80173dc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80173de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173e0:	3301      	adds	r3, #1
 80173e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80173e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173e6:	2b0f      	cmp	r3, #15
 80173e8:	d9e6      	bls.n	80173b8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80173ea:	687b      	ldr	r3, [r7, #4]
 80173ec:	881b      	ldrh	r3, [r3, #0]
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d1da      	bne.n	80173a8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80173f2:	69fb      	ldr	r3, [r7, #28]
 80173f4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80173f6:	2307      	movs	r3, #7
 80173f8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80173fa:	683b      	ldr	r3, [r7, #0]
 80173fc:	b2db      	uxtb	r3, r3
 80173fe:	f003 030f 	and.w	r3, r3, #15
 8017402:	b2db      	uxtb	r3, r3
 8017404:	3330      	adds	r3, #48	; 0x30
 8017406:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 801740a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801740e:	2b39      	cmp	r3, #57	; 0x39
 8017410:	d904      	bls.n	801741c <gen_numname+0x98>
 8017412:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017416:	3307      	adds	r3, #7
 8017418:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 801741c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801741e:	1e5a      	subs	r2, r3, #1
 8017420:	62ba      	str	r2, [r7, #40]	; 0x28
 8017422:	3330      	adds	r3, #48	; 0x30
 8017424:	443b      	add	r3, r7
 8017426:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801742a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801742e:	683b      	ldr	r3, [r7, #0]
 8017430:	091b      	lsrs	r3, r3, #4
 8017432:	603b      	str	r3, [r7, #0]
	} while (seq);
 8017434:	683b      	ldr	r3, [r7, #0]
 8017436:	2b00      	cmp	r3, #0
 8017438:	d1df      	bne.n	80173fa <gen_numname+0x76>
	ns[i] = '~';
 801743a:	f107 0214 	add.w	r2, r7, #20
 801743e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017440:	4413      	add	r3, r2
 8017442:	227e      	movs	r2, #126	; 0x7e
 8017444:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8017446:	2300      	movs	r3, #0
 8017448:	627b      	str	r3, [r7, #36]	; 0x24
 801744a:	e002      	b.n	8017452 <gen_numname+0xce>
 801744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801744e:	3301      	adds	r3, #1
 8017450:	627b      	str	r3, [r7, #36]	; 0x24
 8017452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017456:	429a      	cmp	r2, r3
 8017458:	d205      	bcs.n	8017466 <gen_numname+0xe2>
 801745a:	68fa      	ldr	r2, [r7, #12]
 801745c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801745e:	4413      	add	r3, r2
 8017460:	781b      	ldrb	r3, [r3, #0]
 8017462:	2b20      	cmp	r3, #32
 8017464:	d1f2      	bne.n	801744c <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8017466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017468:	2b07      	cmp	r3, #7
 801746a:	d807      	bhi.n	801747c <gen_numname+0xf8>
 801746c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801746e:	1c5a      	adds	r2, r3, #1
 8017470:	62ba      	str	r2, [r7, #40]	; 0x28
 8017472:	3330      	adds	r3, #48	; 0x30
 8017474:	443b      	add	r3, r7
 8017476:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801747a:	e000      	b.n	801747e <gen_numname+0xfa>
 801747c:	2120      	movs	r1, #32
 801747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017480:	1c5a      	adds	r2, r3, #1
 8017482:	627a      	str	r2, [r7, #36]	; 0x24
 8017484:	68fa      	ldr	r2, [r7, #12]
 8017486:	4413      	add	r3, r2
 8017488:	460a      	mov	r2, r1
 801748a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 801748c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801748e:	2b07      	cmp	r3, #7
 8017490:	d9e9      	bls.n	8017466 <gen_numname+0xe2>
}
 8017492:	bf00      	nop
 8017494:	bf00      	nop
 8017496:	3730      	adds	r7, #48	; 0x30
 8017498:	46bd      	mov	sp, r7
 801749a:	bd80      	pop	{r7, pc}
 801749c:	00011021 	.word	0x00011021

080174a0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80174a0:	b480      	push	{r7}
 80174a2:	b085      	sub	sp, #20
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80174a8:	2300      	movs	r3, #0
 80174aa:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80174ac:	230b      	movs	r3, #11
 80174ae:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80174b0:	7bfb      	ldrb	r3, [r7, #15]
 80174b2:	b2da      	uxtb	r2, r3
 80174b4:	0852      	lsrs	r2, r2, #1
 80174b6:	01db      	lsls	r3, r3, #7
 80174b8:	4313      	orrs	r3, r2
 80174ba:	b2da      	uxtb	r2, r3
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	1c59      	adds	r1, r3, #1
 80174c0:	6079      	str	r1, [r7, #4]
 80174c2:	781b      	ldrb	r3, [r3, #0]
 80174c4:	4413      	add	r3, r2
 80174c6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80174c8:	68bb      	ldr	r3, [r7, #8]
 80174ca:	3b01      	subs	r3, #1
 80174cc:	60bb      	str	r3, [r7, #8]
 80174ce:	68bb      	ldr	r3, [r7, #8]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d1ed      	bne.n	80174b0 <sum_sfn+0x10>
	return sum;
 80174d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80174d6:	4618      	mov	r0, r3
 80174d8:	3714      	adds	r7, #20
 80174da:	46bd      	mov	sp, r7
 80174dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174e0:	4770      	bx	lr

080174e2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80174e2:	b580      	push	{r7, lr}
 80174e4:	b086      	sub	sp, #24
 80174e6:	af00      	add	r7, sp, #0
 80174e8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	681b      	ldr	r3, [r3, #0]
 80174ee:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80174f0:	2100      	movs	r1, #0
 80174f2:	6878      	ldr	r0, [r7, #4]
 80174f4:	f7ff fc88 	bl	8016e08 <dir_sdi>
 80174f8:	4603      	mov	r3, r0
 80174fa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80174fc:	7dfb      	ldrb	r3, [r7, #23]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	d001      	beq.n	8017506 <dir_find+0x24>
 8017502:	7dfb      	ldrb	r3, [r7, #23]
 8017504:	e0a9      	b.n	801765a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8017506:	23ff      	movs	r3, #255	; 0xff
 8017508:	753b      	strb	r3, [r7, #20]
 801750a:	7d3b      	ldrb	r3, [r7, #20]
 801750c:	757b      	strb	r3, [r7, #21]
 801750e:	687b      	ldr	r3, [r7, #4]
 8017510:	f04f 32ff 	mov.w	r2, #4294967295
 8017514:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	69db      	ldr	r3, [r3, #28]
 801751a:	4619      	mov	r1, r3
 801751c:	6938      	ldr	r0, [r7, #16]
 801751e:	f7ff f8cb 	bl	80166b8 <move_window>
 8017522:	4603      	mov	r3, r0
 8017524:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8017526:	7dfb      	ldrb	r3, [r7, #23]
 8017528:	2b00      	cmp	r3, #0
 801752a:	f040 8090 	bne.w	801764e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	6a1b      	ldr	r3, [r3, #32]
 8017532:	781b      	ldrb	r3, [r3, #0]
 8017534:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8017536:	7dbb      	ldrb	r3, [r7, #22]
 8017538:	2b00      	cmp	r3, #0
 801753a:	d102      	bne.n	8017542 <dir_find+0x60>
 801753c:	2304      	movs	r3, #4
 801753e:	75fb      	strb	r3, [r7, #23]
 8017540:	e08a      	b.n	8017658 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	6a1b      	ldr	r3, [r3, #32]
 8017546:	330b      	adds	r3, #11
 8017548:	781b      	ldrb	r3, [r3, #0]
 801754a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801754e:	73fb      	strb	r3, [r7, #15]
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	7bfa      	ldrb	r2, [r7, #15]
 8017554:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8017556:	7dbb      	ldrb	r3, [r7, #22]
 8017558:	2be5      	cmp	r3, #229	; 0xe5
 801755a:	d007      	beq.n	801756c <dir_find+0x8a>
 801755c:	7bfb      	ldrb	r3, [r7, #15]
 801755e:	f003 0308 	and.w	r3, r3, #8
 8017562:	2b00      	cmp	r3, #0
 8017564:	d009      	beq.n	801757a <dir_find+0x98>
 8017566:	7bfb      	ldrb	r3, [r7, #15]
 8017568:	2b0f      	cmp	r3, #15
 801756a:	d006      	beq.n	801757a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801756c:	23ff      	movs	r3, #255	; 0xff
 801756e:	757b      	strb	r3, [r7, #21]
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	f04f 32ff 	mov.w	r2, #4294967295
 8017576:	631a      	str	r2, [r3, #48]	; 0x30
 8017578:	e05e      	b.n	8017638 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801757a:	7bfb      	ldrb	r3, [r7, #15]
 801757c:	2b0f      	cmp	r3, #15
 801757e:	d136      	bne.n	80175ee <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8017586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801758a:	2b00      	cmp	r3, #0
 801758c:	d154      	bne.n	8017638 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 801758e:	7dbb      	ldrb	r3, [r7, #22]
 8017590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017594:	2b00      	cmp	r3, #0
 8017596:	d00d      	beq.n	80175b4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	6a1b      	ldr	r3, [r3, #32]
 801759c:	7b5b      	ldrb	r3, [r3, #13]
 801759e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80175a0:	7dbb      	ldrb	r3, [r7, #22]
 80175a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80175a6:	75bb      	strb	r3, [r7, #22]
 80175a8:	7dbb      	ldrb	r3, [r7, #22]
 80175aa:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	695a      	ldr	r2, [r3, #20]
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80175b4:	7dba      	ldrb	r2, [r7, #22]
 80175b6:	7d7b      	ldrb	r3, [r7, #21]
 80175b8:	429a      	cmp	r2, r3
 80175ba:	d115      	bne.n	80175e8 <dir_find+0x106>
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	6a1b      	ldr	r3, [r3, #32]
 80175c0:	330d      	adds	r3, #13
 80175c2:	781b      	ldrb	r3, [r3, #0]
 80175c4:	7d3a      	ldrb	r2, [r7, #20]
 80175c6:	429a      	cmp	r2, r3
 80175c8:	d10e      	bne.n	80175e8 <dir_find+0x106>
 80175ca:	693b      	ldr	r3, [r7, #16]
 80175cc:	691a      	ldr	r2, [r3, #16]
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	6a1b      	ldr	r3, [r3, #32]
 80175d2:	4619      	mov	r1, r3
 80175d4:	4610      	mov	r0, r2
 80175d6:	f7ff fdfd 	bl	80171d4 <cmp_lfn>
 80175da:	4603      	mov	r3, r0
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d003      	beq.n	80175e8 <dir_find+0x106>
 80175e0:	7d7b      	ldrb	r3, [r7, #21]
 80175e2:	3b01      	subs	r3, #1
 80175e4:	b2db      	uxtb	r3, r3
 80175e6:	e000      	b.n	80175ea <dir_find+0x108>
 80175e8:	23ff      	movs	r3, #255	; 0xff
 80175ea:	757b      	strb	r3, [r7, #21]
 80175ec:	e024      	b.n	8017638 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80175ee:	7d7b      	ldrb	r3, [r7, #21]
 80175f0:	2b00      	cmp	r3, #0
 80175f2:	d109      	bne.n	8017608 <dir_find+0x126>
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	6a1b      	ldr	r3, [r3, #32]
 80175f8:	4618      	mov	r0, r3
 80175fa:	f7ff ff51 	bl	80174a0 <sum_sfn>
 80175fe:	4603      	mov	r3, r0
 8017600:	461a      	mov	r2, r3
 8017602:	7d3b      	ldrb	r3, [r7, #20]
 8017604:	4293      	cmp	r3, r2
 8017606:	d024      	beq.n	8017652 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801760e:	f003 0301 	and.w	r3, r3, #1
 8017612:	2b00      	cmp	r3, #0
 8017614:	d10a      	bne.n	801762c <dir_find+0x14a>
 8017616:	687b      	ldr	r3, [r7, #4]
 8017618:	6a18      	ldr	r0, [r3, #32]
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	3324      	adds	r3, #36	; 0x24
 801761e:	220b      	movs	r2, #11
 8017620:	4619      	mov	r1, r3
 8017622:	f7fe fe57 	bl	80162d4 <mem_cmp>
 8017626:	4603      	mov	r3, r0
 8017628:	2b00      	cmp	r3, #0
 801762a:	d014      	beq.n	8017656 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801762c:	23ff      	movs	r3, #255	; 0xff
 801762e:	757b      	strb	r3, [r7, #21]
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	f04f 32ff 	mov.w	r2, #4294967295
 8017636:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8017638:	2100      	movs	r1, #0
 801763a:	6878      	ldr	r0, [r7, #4]
 801763c:	f7ff fc6d 	bl	8016f1a <dir_next>
 8017640:	4603      	mov	r3, r0
 8017642:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8017644:	7dfb      	ldrb	r3, [r7, #23]
 8017646:	2b00      	cmp	r3, #0
 8017648:	f43f af65 	beq.w	8017516 <dir_find+0x34>
 801764c:	e004      	b.n	8017658 <dir_find+0x176>
		if (res != FR_OK) break;
 801764e:	bf00      	nop
 8017650:	e002      	b.n	8017658 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8017652:	bf00      	nop
 8017654:	e000      	b.n	8017658 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8017656:	bf00      	nop

	return res;
 8017658:	7dfb      	ldrb	r3, [r7, #23]
}
 801765a:	4618      	mov	r0, r3
 801765c:	3718      	adds	r7, #24
 801765e:	46bd      	mov	sp, r7
 8017660:	bd80      	pop	{r7, pc}
	...

08017664 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b08c      	sub	sp, #48	; 0x30
 8017668:	af00      	add	r7, sp, #0
 801766a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	681b      	ldr	r3, [r3, #0]
 8017670:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8017678:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801767c:	2b00      	cmp	r3, #0
 801767e:	d001      	beq.n	8017684 <dir_register+0x20>
 8017680:	2306      	movs	r3, #6
 8017682:	e0e0      	b.n	8017846 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8017684:	2300      	movs	r3, #0
 8017686:	627b      	str	r3, [r7, #36]	; 0x24
 8017688:	e002      	b.n	8017690 <dir_register+0x2c>
 801768a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801768c:	3301      	adds	r3, #1
 801768e:	627b      	str	r3, [r7, #36]	; 0x24
 8017690:	69fb      	ldr	r3, [r7, #28]
 8017692:	691a      	ldr	r2, [r3, #16]
 8017694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017696:	005b      	lsls	r3, r3, #1
 8017698:	4413      	add	r3, r2
 801769a:	881b      	ldrh	r3, [r3, #0]
 801769c:	2b00      	cmp	r3, #0
 801769e:	d1f4      	bne.n	801768a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80176a6:	f107 030c 	add.w	r3, r7, #12
 80176aa:	220c      	movs	r2, #12
 80176ac:	4618      	mov	r0, r3
 80176ae:	f7fe fdd5 	bl	801625c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80176b2:	7dfb      	ldrb	r3, [r7, #23]
 80176b4:	f003 0301 	and.w	r3, r3, #1
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d032      	beq.n	8017722 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	2240      	movs	r2, #64	; 0x40
 80176c0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80176c4:	2301      	movs	r3, #1
 80176c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80176c8:	e016      	b.n	80176f8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80176d0:	69fb      	ldr	r3, [r7, #28]
 80176d2:	691a      	ldr	r2, [r3, #16]
 80176d4:	f107 010c 	add.w	r1, r7, #12
 80176d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176da:	f7ff fe53 	bl	8017384 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80176de:	6878      	ldr	r0, [r7, #4]
 80176e0:	f7ff feff 	bl	80174e2 <dir_find>
 80176e4:	4603      	mov	r3, r0
 80176e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80176ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d106      	bne.n	8017700 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80176f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176f4:	3301      	adds	r3, #1
 80176f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80176f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176fa:	2b63      	cmp	r3, #99	; 0x63
 80176fc:	d9e5      	bls.n	80176ca <dir_register+0x66>
 80176fe:	e000      	b.n	8017702 <dir_register+0x9e>
			if (res != FR_OK) break;
 8017700:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8017702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017704:	2b64      	cmp	r3, #100	; 0x64
 8017706:	d101      	bne.n	801770c <dir_register+0xa8>
 8017708:	2307      	movs	r3, #7
 801770a:	e09c      	b.n	8017846 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801770c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017710:	2b04      	cmp	r3, #4
 8017712:	d002      	beq.n	801771a <dir_register+0xb6>
 8017714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017718:	e095      	b.n	8017846 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801771a:	7dfa      	ldrb	r2, [r7, #23]
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8017722:	7dfb      	ldrb	r3, [r7, #23]
 8017724:	f003 0302 	and.w	r3, r3, #2
 8017728:	2b00      	cmp	r3, #0
 801772a:	d007      	beq.n	801773c <dir_register+0xd8>
 801772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801772e:	330c      	adds	r3, #12
 8017730:	4a47      	ldr	r2, [pc, #284]	; (8017850 <dir_register+0x1ec>)
 8017732:	fba2 2303 	umull	r2, r3, r2, r3
 8017736:	089b      	lsrs	r3, r3, #2
 8017738:	3301      	adds	r3, #1
 801773a:	e000      	b.n	801773e <dir_register+0xda>
 801773c:	2301      	movs	r3, #1
 801773e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8017740:	6a39      	ldr	r1, [r7, #32]
 8017742:	6878      	ldr	r0, [r7, #4]
 8017744:	f7ff fcbf 	bl	80170c6 <dir_alloc>
 8017748:	4603      	mov	r3, r0
 801774a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801774e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017752:	2b00      	cmp	r3, #0
 8017754:	d148      	bne.n	80177e8 <dir_register+0x184>
 8017756:	6a3b      	ldr	r3, [r7, #32]
 8017758:	3b01      	subs	r3, #1
 801775a:	623b      	str	r3, [r7, #32]
 801775c:	6a3b      	ldr	r3, [r7, #32]
 801775e:	2b00      	cmp	r3, #0
 8017760:	d042      	beq.n	80177e8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	695a      	ldr	r2, [r3, #20]
 8017766:	6a3b      	ldr	r3, [r7, #32]
 8017768:	015b      	lsls	r3, r3, #5
 801776a:	1ad3      	subs	r3, r2, r3
 801776c:	4619      	mov	r1, r3
 801776e:	6878      	ldr	r0, [r7, #4]
 8017770:	f7ff fb4a 	bl	8016e08 <dir_sdi>
 8017774:	4603      	mov	r3, r0
 8017776:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801777a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801777e:	2b00      	cmp	r3, #0
 8017780:	d132      	bne.n	80177e8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8017782:	687b      	ldr	r3, [r7, #4]
 8017784:	3324      	adds	r3, #36	; 0x24
 8017786:	4618      	mov	r0, r3
 8017788:	f7ff fe8a 	bl	80174a0 <sum_sfn>
 801778c:	4603      	mov	r3, r0
 801778e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8017790:	687b      	ldr	r3, [r7, #4]
 8017792:	69db      	ldr	r3, [r3, #28]
 8017794:	4619      	mov	r1, r3
 8017796:	69f8      	ldr	r0, [r7, #28]
 8017798:	f7fe ff8e 	bl	80166b8 <move_window>
 801779c:	4603      	mov	r3, r0
 801779e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80177a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d11d      	bne.n	80177e6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80177aa:	69fb      	ldr	r3, [r7, #28]
 80177ac:	6918      	ldr	r0, [r3, #16]
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	6a19      	ldr	r1, [r3, #32]
 80177b2:	6a3b      	ldr	r3, [r7, #32]
 80177b4:	b2da      	uxtb	r2, r3
 80177b6:	7efb      	ldrb	r3, [r7, #27]
 80177b8:	f7ff fd7c 	bl	80172b4 <put_lfn>
				fs->wflag = 1;
 80177bc:	69fb      	ldr	r3, [r7, #28]
 80177be:	2201      	movs	r2, #1
 80177c0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80177c2:	2100      	movs	r1, #0
 80177c4:	6878      	ldr	r0, [r7, #4]
 80177c6:	f7ff fba8 	bl	8016f1a <dir_next>
 80177ca:	4603      	mov	r3, r0
 80177cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80177d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	d107      	bne.n	80177e8 <dir_register+0x184>
 80177d8:	6a3b      	ldr	r3, [r7, #32]
 80177da:	3b01      	subs	r3, #1
 80177dc:	623b      	str	r3, [r7, #32]
 80177de:	6a3b      	ldr	r3, [r7, #32]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d1d5      	bne.n	8017790 <dir_register+0x12c>
 80177e4:	e000      	b.n	80177e8 <dir_register+0x184>
				if (res != FR_OK) break;
 80177e6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80177e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d128      	bne.n	8017842 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	69db      	ldr	r3, [r3, #28]
 80177f4:	4619      	mov	r1, r3
 80177f6:	69f8      	ldr	r0, [r7, #28]
 80177f8:	f7fe ff5e 	bl	80166b8 <move_window>
 80177fc:	4603      	mov	r3, r0
 80177fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8017802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8017806:	2b00      	cmp	r3, #0
 8017808:	d11b      	bne.n	8017842 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	6a1b      	ldr	r3, [r3, #32]
 801780e:	2220      	movs	r2, #32
 8017810:	2100      	movs	r1, #0
 8017812:	4618      	mov	r0, r3
 8017814:	f7fe fd43 	bl	801629e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8017818:	687b      	ldr	r3, [r7, #4]
 801781a:	6a18      	ldr	r0, [r3, #32]
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	3324      	adds	r3, #36	; 0x24
 8017820:	220b      	movs	r2, #11
 8017822:	4619      	mov	r1, r3
 8017824:	f7fe fd1a 	bl	801625c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801782e:	687b      	ldr	r3, [r7, #4]
 8017830:	6a1b      	ldr	r3, [r3, #32]
 8017832:	330c      	adds	r3, #12
 8017834:	f002 0218 	and.w	r2, r2, #24
 8017838:	b2d2      	uxtb	r2, r2
 801783a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801783c:	69fb      	ldr	r3, [r7, #28]
 801783e:	2201      	movs	r2, #1
 8017840:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8017842:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8017846:	4618      	mov	r0, r3
 8017848:	3730      	adds	r7, #48	; 0x30
 801784a:	46bd      	mov	sp, r7
 801784c:	bd80      	pop	{r7, pc}
 801784e:	bf00      	nop
 8017850:	4ec4ec4f 	.word	0x4ec4ec4f

08017854 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8017854:	b580      	push	{r7, lr}
 8017856:	b08a      	sub	sp, #40	; 0x28
 8017858:	af00      	add	r7, sp, #0
 801785a:	6078      	str	r0, [r7, #4]
 801785c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801785e:	683b      	ldr	r3, [r7, #0]
 8017860:	681b      	ldr	r3, [r3, #0]
 8017862:	613b      	str	r3, [r7, #16]
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	691b      	ldr	r3, [r3, #16]
 801786a:	60fb      	str	r3, [r7, #12]
 801786c:	2300      	movs	r3, #0
 801786e:	617b      	str	r3, [r7, #20]
 8017870:	697b      	ldr	r3, [r7, #20]
 8017872:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8017874:	69bb      	ldr	r3, [r7, #24]
 8017876:	1c5a      	adds	r2, r3, #1
 8017878:	61ba      	str	r2, [r7, #24]
 801787a:	693a      	ldr	r2, [r7, #16]
 801787c:	4413      	add	r3, r2
 801787e:	781b      	ldrb	r3, [r3, #0]
 8017880:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8017882:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017884:	2b1f      	cmp	r3, #31
 8017886:	d940      	bls.n	801790a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8017888:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801788a:	2b2f      	cmp	r3, #47	; 0x2f
 801788c:	d006      	beq.n	801789c <create_name+0x48>
 801788e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017890:	2b5c      	cmp	r3, #92	; 0x5c
 8017892:	d110      	bne.n	80178b6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8017894:	e002      	b.n	801789c <create_name+0x48>
 8017896:	69bb      	ldr	r3, [r7, #24]
 8017898:	3301      	adds	r3, #1
 801789a:	61bb      	str	r3, [r7, #24]
 801789c:	693a      	ldr	r2, [r7, #16]
 801789e:	69bb      	ldr	r3, [r7, #24]
 80178a0:	4413      	add	r3, r2
 80178a2:	781b      	ldrb	r3, [r3, #0]
 80178a4:	2b2f      	cmp	r3, #47	; 0x2f
 80178a6:	d0f6      	beq.n	8017896 <create_name+0x42>
 80178a8:	693a      	ldr	r2, [r7, #16]
 80178aa:	69bb      	ldr	r3, [r7, #24]
 80178ac:	4413      	add	r3, r2
 80178ae:	781b      	ldrb	r3, [r3, #0]
 80178b0:	2b5c      	cmp	r3, #92	; 0x5c
 80178b2:	d0f0      	beq.n	8017896 <create_name+0x42>
			break;
 80178b4:	e02a      	b.n	801790c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80178b6:	697b      	ldr	r3, [r7, #20]
 80178b8:	2bfe      	cmp	r3, #254	; 0xfe
 80178ba:	d901      	bls.n	80178c0 <create_name+0x6c>
 80178bc:	2306      	movs	r3, #6
 80178be:	e17d      	b.n	8017bbc <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80178c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80178c2:	b2db      	uxtb	r3, r3
 80178c4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80178c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80178c8:	2101      	movs	r1, #1
 80178ca:	4618      	mov	r0, r3
 80178cc:	f001 f85c 	bl	8018988 <ff_convert>
 80178d0:	4603      	mov	r3, r0
 80178d2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80178d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d101      	bne.n	80178de <create_name+0x8a>
 80178da:	2306      	movs	r3, #6
 80178dc:	e16e      	b.n	8017bbc <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80178de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80178e0:	2b7f      	cmp	r3, #127	; 0x7f
 80178e2:	d809      	bhi.n	80178f8 <create_name+0xa4>
 80178e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80178e6:	4619      	mov	r1, r3
 80178e8:	488d      	ldr	r0, [pc, #564]	; (8017b20 <create_name+0x2cc>)
 80178ea:	f7fe fd1a 	bl	8016322 <chk_chr>
 80178ee:	4603      	mov	r3, r0
 80178f0:	2b00      	cmp	r3, #0
 80178f2:	d001      	beq.n	80178f8 <create_name+0xa4>
 80178f4:	2306      	movs	r3, #6
 80178f6:	e161      	b.n	8017bbc <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80178f8:	697b      	ldr	r3, [r7, #20]
 80178fa:	1c5a      	adds	r2, r3, #1
 80178fc:	617a      	str	r2, [r7, #20]
 80178fe:	005b      	lsls	r3, r3, #1
 8017900:	68fa      	ldr	r2, [r7, #12]
 8017902:	4413      	add	r3, r2
 8017904:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017906:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8017908:	e7b4      	b.n	8017874 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801790a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801790c:	693a      	ldr	r2, [r7, #16]
 801790e:	69bb      	ldr	r3, [r7, #24]
 8017910:	441a      	add	r2, r3
 8017912:	683b      	ldr	r3, [r7, #0]
 8017914:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8017916:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017918:	2b1f      	cmp	r3, #31
 801791a:	d801      	bhi.n	8017920 <create_name+0xcc>
 801791c:	2304      	movs	r3, #4
 801791e:	e000      	b.n	8017922 <create_name+0xce>
 8017920:	2300      	movs	r3, #0
 8017922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8017926:	e011      	b.n	801794c <create_name+0xf8>
		w = lfn[di - 1];
 8017928:	697a      	ldr	r2, [r7, #20]
 801792a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801792e:	4413      	add	r3, r2
 8017930:	005b      	lsls	r3, r3, #1
 8017932:	68fa      	ldr	r2, [r7, #12]
 8017934:	4413      	add	r3, r2
 8017936:	881b      	ldrh	r3, [r3, #0]
 8017938:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 801793a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801793c:	2b20      	cmp	r3, #32
 801793e:	d002      	beq.n	8017946 <create_name+0xf2>
 8017940:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017942:	2b2e      	cmp	r3, #46	; 0x2e
 8017944:	d106      	bne.n	8017954 <create_name+0x100>
		di--;
 8017946:	697b      	ldr	r3, [r7, #20]
 8017948:	3b01      	subs	r3, #1
 801794a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801794c:	697b      	ldr	r3, [r7, #20]
 801794e:	2b00      	cmp	r3, #0
 8017950:	d1ea      	bne.n	8017928 <create_name+0xd4>
 8017952:	e000      	b.n	8017956 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8017954:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8017956:	697b      	ldr	r3, [r7, #20]
 8017958:	005b      	lsls	r3, r3, #1
 801795a:	68fa      	ldr	r2, [r7, #12]
 801795c:	4413      	add	r3, r2
 801795e:	2200      	movs	r2, #0
 8017960:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8017962:	697b      	ldr	r3, [r7, #20]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d101      	bne.n	801796c <create_name+0x118>
 8017968:	2306      	movs	r3, #6
 801796a:	e127      	b.n	8017bbc <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	3324      	adds	r3, #36	; 0x24
 8017970:	220b      	movs	r2, #11
 8017972:	2120      	movs	r1, #32
 8017974:	4618      	mov	r0, r3
 8017976:	f7fe fc92 	bl	801629e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801797a:	2300      	movs	r3, #0
 801797c:	61bb      	str	r3, [r7, #24]
 801797e:	e002      	b.n	8017986 <create_name+0x132>
 8017980:	69bb      	ldr	r3, [r7, #24]
 8017982:	3301      	adds	r3, #1
 8017984:	61bb      	str	r3, [r7, #24]
 8017986:	69bb      	ldr	r3, [r7, #24]
 8017988:	005b      	lsls	r3, r3, #1
 801798a:	68fa      	ldr	r2, [r7, #12]
 801798c:	4413      	add	r3, r2
 801798e:	881b      	ldrh	r3, [r3, #0]
 8017990:	2b20      	cmp	r3, #32
 8017992:	d0f5      	beq.n	8017980 <create_name+0x12c>
 8017994:	69bb      	ldr	r3, [r7, #24]
 8017996:	005b      	lsls	r3, r3, #1
 8017998:	68fa      	ldr	r2, [r7, #12]
 801799a:	4413      	add	r3, r2
 801799c:	881b      	ldrh	r3, [r3, #0]
 801799e:	2b2e      	cmp	r3, #46	; 0x2e
 80179a0:	d0ee      	beq.n	8017980 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80179a2:	69bb      	ldr	r3, [r7, #24]
 80179a4:	2b00      	cmp	r3, #0
 80179a6:	d009      	beq.n	80179bc <create_name+0x168>
 80179a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80179ac:	f043 0303 	orr.w	r3, r3, #3
 80179b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80179b4:	e002      	b.n	80179bc <create_name+0x168>
 80179b6:	697b      	ldr	r3, [r7, #20]
 80179b8:	3b01      	subs	r3, #1
 80179ba:	617b      	str	r3, [r7, #20]
 80179bc:	697b      	ldr	r3, [r7, #20]
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d009      	beq.n	80179d6 <create_name+0x182>
 80179c2:	697a      	ldr	r2, [r7, #20]
 80179c4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80179c8:	4413      	add	r3, r2
 80179ca:	005b      	lsls	r3, r3, #1
 80179cc:	68fa      	ldr	r2, [r7, #12]
 80179ce:	4413      	add	r3, r2
 80179d0:	881b      	ldrh	r3, [r3, #0]
 80179d2:	2b2e      	cmp	r3, #46	; 0x2e
 80179d4:	d1ef      	bne.n	80179b6 <create_name+0x162>

	i = b = 0; ni = 8;
 80179d6:	2300      	movs	r3, #0
 80179d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80179dc:	2300      	movs	r3, #0
 80179de:	623b      	str	r3, [r7, #32]
 80179e0:	2308      	movs	r3, #8
 80179e2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80179e4:	69bb      	ldr	r3, [r7, #24]
 80179e6:	1c5a      	adds	r2, r3, #1
 80179e8:	61ba      	str	r2, [r7, #24]
 80179ea:	005b      	lsls	r3, r3, #1
 80179ec:	68fa      	ldr	r2, [r7, #12]
 80179ee:	4413      	add	r3, r2
 80179f0:	881b      	ldrh	r3, [r3, #0]
 80179f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80179f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	f000 8090 	beq.w	8017b1c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80179fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80179fe:	2b20      	cmp	r3, #32
 8017a00:	d006      	beq.n	8017a10 <create_name+0x1bc>
 8017a02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a04:	2b2e      	cmp	r3, #46	; 0x2e
 8017a06:	d10a      	bne.n	8017a1e <create_name+0x1ca>
 8017a08:	69ba      	ldr	r2, [r7, #24]
 8017a0a:	697b      	ldr	r3, [r7, #20]
 8017a0c:	429a      	cmp	r2, r3
 8017a0e:	d006      	beq.n	8017a1e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8017a10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a14:	f043 0303 	orr.w	r3, r3, #3
 8017a18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017a1c:	e07d      	b.n	8017b1a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8017a1e:	6a3a      	ldr	r2, [r7, #32]
 8017a20:	69fb      	ldr	r3, [r7, #28]
 8017a22:	429a      	cmp	r2, r3
 8017a24:	d203      	bcs.n	8017a2e <create_name+0x1da>
 8017a26:	69ba      	ldr	r2, [r7, #24]
 8017a28:	697b      	ldr	r3, [r7, #20]
 8017a2a:	429a      	cmp	r2, r3
 8017a2c:	d123      	bne.n	8017a76 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8017a2e:	69fb      	ldr	r3, [r7, #28]
 8017a30:	2b0b      	cmp	r3, #11
 8017a32:	d106      	bne.n	8017a42 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8017a34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a38:	f043 0303 	orr.w	r3, r3, #3
 8017a3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017a40:	e075      	b.n	8017b2e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8017a42:	69ba      	ldr	r2, [r7, #24]
 8017a44:	697b      	ldr	r3, [r7, #20]
 8017a46:	429a      	cmp	r2, r3
 8017a48:	d005      	beq.n	8017a56 <create_name+0x202>
 8017a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a4e:	f043 0303 	orr.w	r3, r3, #3
 8017a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8017a56:	69ba      	ldr	r2, [r7, #24]
 8017a58:	697b      	ldr	r3, [r7, #20]
 8017a5a:	429a      	cmp	r2, r3
 8017a5c:	d866      	bhi.n	8017b2c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8017a5e:	697b      	ldr	r3, [r7, #20]
 8017a60:	61bb      	str	r3, [r7, #24]
 8017a62:	2308      	movs	r3, #8
 8017a64:	623b      	str	r3, [r7, #32]
 8017a66:	230b      	movs	r3, #11
 8017a68:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8017a6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017a6e:	009b      	lsls	r3, r3, #2
 8017a70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017a74:	e051      	b.n	8017b1a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8017a76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a78:	2b7f      	cmp	r3, #127	; 0x7f
 8017a7a:	d914      	bls.n	8017aa6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8017a7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a7e:	2100      	movs	r1, #0
 8017a80:	4618      	mov	r0, r3
 8017a82:	f000 ff81 	bl	8018988 <ff_convert>
 8017a86:	4603      	mov	r3, r0
 8017a88:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8017a8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d004      	beq.n	8017a9a <create_name+0x246>
 8017a90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a92:	3b80      	subs	r3, #128	; 0x80
 8017a94:	4a23      	ldr	r2, [pc, #140]	; (8017b24 <create_name+0x2d0>)
 8017a96:	5cd3      	ldrb	r3, [r2, r3]
 8017a98:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8017a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a9e:	f043 0302 	orr.w	r3, r3, #2
 8017aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8017aa6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	d007      	beq.n	8017abc <create_name+0x268>
 8017aac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017aae:	4619      	mov	r1, r3
 8017ab0:	481d      	ldr	r0, [pc, #116]	; (8017b28 <create_name+0x2d4>)
 8017ab2:	f7fe fc36 	bl	8016322 <chk_chr>
 8017ab6:	4603      	mov	r3, r0
 8017ab8:	2b00      	cmp	r3, #0
 8017aba:	d008      	beq.n	8017ace <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8017abc:	235f      	movs	r3, #95	; 0x5f
 8017abe:	84bb      	strh	r3, [r7, #36]	; 0x24
 8017ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ac4:	f043 0303 	orr.w	r3, r3, #3
 8017ac8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017acc:	e01b      	b.n	8017b06 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8017ace:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017ad0:	2b40      	cmp	r3, #64	; 0x40
 8017ad2:	d909      	bls.n	8017ae8 <create_name+0x294>
 8017ad4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017ad6:	2b5a      	cmp	r3, #90	; 0x5a
 8017ad8:	d806      	bhi.n	8017ae8 <create_name+0x294>
					b |= 2;
 8017ada:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017ade:	f043 0302 	orr.w	r3, r3, #2
 8017ae2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017ae6:	e00e      	b.n	8017b06 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8017ae8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017aea:	2b60      	cmp	r3, #96	; 0x60
 8017aec:	d90b      	bls.n	8017b06 <create_name+0x2b2>
 8017aee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017af0:	2b7a      	cmp	r3, #122	; 0x7a
 8017af2:	d808      	bhi.n	8017b06 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8017af4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017af8:	f043 0301 	orr.w	r3, r3, #1
 8017afc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017b00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017b02:	3b20      	subs	r3, #32
 8017b04:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8017b06:	6a3b      	ldr	r3, [r7, #32]
 8017b08:	1c5a      	adds	r2, r3, #1
 8017b0a:	623a      	str	r2, [r7, #32]
 8017b0c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8017b0e:	b2d1      	uxtb	r1, r2
 8017b10:	687a      	ldr	r2, [r7, #4]
 8017b12:	4413      	add	r3, r2
 8017b14:	460a      	mov	r2, r1
 8017b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8017b1a:	e763      	b.n	80179e4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8017b1c:	bf00      	nop
 8017b1e:	e006      	b.n	8017b2e <create_name+0x2da>
 8017b20:	0801db80 	.word	0x0801db80
 8017b24:	0801dcc8 	.word	0x0801dcc8
 8017b28:	0801db8c 	.word	0x0801db8c
			if (si > di) break;			/* No extension */
 8017b2c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017b34:	2be5      	cmp	r3, #229	; 0xe5
 8017b36:	d103      	bne.n	8017b40 <create_name+0x2ec>
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	2205      	movs	r2, #5
 8017b3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8017b40:	69fb      	ldr	r3, [r7, #28]
 8017b42:	2b08      	cmp	r3, #8
 8017b44:	d104      	bne.n	8017b50 <create_name+0x2fc>
 8017b46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017b4a:	009b      	lsls	r3, r3, #2
 8017b4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8017b50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017b54:	f003 030c 	and.w	r3, r3, #12
 8017b58:	2b0c      	cmp	r3, #12
 8017b5a:	d005      	beq.n	8017b68 <create_name+0x314>
 8017b5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017b60:	f003 0303 	and.w	r3, r3, #3
 8017b64:	2b03      	cmp	r3, #3
 8017b66:	d105      	bne.n	8017b74 <create_name+0x320>
 8017b68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017b6c:	f043 0302 	orr.w	r3, r3, #2
 8017b70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8017b74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017b78:	f003 0302 	and.w	r3, r3, #2
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d117      	bne.n	8017bb0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8017b80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017b84:	f003 0303 	and.w	r3, r3, #3
 8017b88:	2b01      	cmp	r3, #1
 8017b8a:	d105      	bne.n	8017b98 <create_name+0x344>
 8017b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017b90:	f043 0310 	orr.w	r3, r3, #16
 8017b94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8017b98:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017b9c:	f003 030c 	and.w	r3, r3, #12
 8017ba0:	2b04      	cmp	r3, #4
 8017ba2:	d105      	bne.n	8017bb0 <create_name+0x35c>
 8017ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ba8:	f043 0308 	orr.w	r3, r3, #8
 8017bac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017bb6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8017bba:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8017bbc:	4618      	mov	r0, r3
 8017bbe:	3728      	adds	r7, #40	; 0x28
 8017bc0:	46bd      	mov	sp, r7
 8017bc2:	bd80      	pop	{r7, pc}

08017bc4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8017bc4:	b580      	push	{r7, lr}
 8017bc6:	b086      	sub	sp, #24
 8017bc8:	af00      	add	r7, sp, #0
 8017bca:	6078      	str	r0, [r7, #4]
 8017bcc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8017bd2:	693b      	ldr	r3, [r7, #16]
 8017bd4:	681b      	ldr	r3, [r3, #0]
 8017bd6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8017bd8:	e002      	b.n	8017be0 <follow_path+0x1c>
 8017bda:	683b      	ldr	r3, [r7, #0]
 8017bdc:	3301      	adds	r3, #1
 8017bde:	603b      	str	r3, [r7, #0]
 8017be0:	683b      	ldr	r3, [r7, #0]
 8017be2:	781b      	ldrb	r3, [r3, #0]
 8017be4:	2b2f      	cmp	r3, #47	; 0x2f
 8017be6:	d0f8      	beq.n	8017bda <follow_path+0x16>
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	781b      	ldrb	r3, [r3, #0]
 8017bec:	2b5c      	cmp	r3, #92	; 0x5c
 8017bee:	d0f4      	beq.n	8017bda <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8017bf0:	693b      	ldr	r3, [r7, #16]
 8017bf2:	2200      	movs	r2, #0
 8017bf4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8017bf6:	683b      	ldr	r3, [r7, #0]
 8017bf8:	781b      	ldrb	r3, [r3, #0]
 8017bfa:	2b1f      	cmp	r3, #31
 8017bfc:	d80a      	bhi.n	8017c14 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	2280      	movs	r2, #128	; 0x80
 8017c02:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8017c06:	2100      	movs	r1, #0
 8017c08:	6878      	ldr	r0, [r7, #4]
 8017c0a:	f7ff f8fd 	bl	8016e08 <dir_sdi>
 8017c0e:	4603      	mov	r3, r0
 8017c10:	75fb      	strb	r3, [r7, #23]
 8017c12:	e048      	b.n	8017ca6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8017c14:	463b      	mov	r3, r7
 8017c16:	4619      	mov	r1, r3
 8017c18:	6878      	ldr	r0, [r7, #4]
 8017c1a:	f7ff fe1b 	bl	8017854 <create_name>
 8017c1e:	4603      	mov	r3, r0
 8017c20:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8017c22:	7dfb      	ldrb	r3, [r7, #23]
 8017c24:	2b00      	cmp	r3, #0
 8017c26:	d139      	bne.n	8017c9c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8017c28:	6878      	ldr	r0, [r7, #4]
 8017c2a:	f7ff fc5a 	bl	80174e2 <dir_find>
 8017c2e:	4603      	mov	r3, r0
 8017c30:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8017c38:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8017c3a:	7dfb      	ldrb	r3, [r7, #23]
 8017c3c:	2b00      	cmp	r3, #0
 8017c3e:	d00a      	beq.n	8017c56 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8017c40:	7dfb      	ldrb	r3, [r7, #23]
 8017c42:	2b04      	cmp	r3, #4
 8017c44:	d12c      	bne.n	8017ca0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8017c46:	7afb      	ldrb	r3, [r7, #11]
 8017c48:	f003 0304 	and.w	r3, r3, #4
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d127      	bne.n	8017ca0 <follow_path+0xdc>
 8017c50:	2305      	movs	r3, #5
 8017c52:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8017c54:	e024      	b.n	8017ca0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8017c56:	7afb      	ldrb	r3, [r7, #11]
 8017c58:	f003 0304 	and.w	r3, r3, #4
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d121      	bne.n	8017ca4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8017c60:	693b      	ldr	r3, [r7, #16]
 8017c62:	799b      	ldrb	r3, [r3, #6]
 8017c64:	f003 0310 	and.w	r3, r3, #16
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d102      	bne.n	8017c72 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8017c6c:	2305      	movs	r3, #5
 8017c6e:	75fb      	strb	r3, [r7, #23]
 8017c70:	e019      	b.n	8017ca6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8017c72:	68fb      	ldr	r3, [r7, #12]
 8017c74:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	695b      	ldr	r3, [r3, #20]
 8017c7c:	68fa      	ldr	r2, [r7, #12]
 8017c7e:	8992      	ldrh	r2, [r2, #12]
 8017c80:	fbb3 f0f2 	udiv	r0, r3, r2
 8017c84:	fb00 f202 	mul.w	r2, r0, r2
 8017c88:	1a9b      	subs	r3, r3, r2
 8017c8a:	440b      	add	r3, r1
 8017c8c:	4619      	mov	r1, r3
 8017c8e:	68f8      	ldr	r0, [r7, #12]
 8017c90:	f7ff fa60 	bl	8017154 <ld_clust>
 8017c94:	4602      	mov	r2, r0
 8017c96:	693b      	ldr	r3, [r7, #16]
 8017c98:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8017c9a:	e7bb      	b.n	8017c14 <follow_path+0x50>
			if (res != FR_OK) break;
 8017c9c:	bf00      	nop
 8017c9e:	e002      	b.n	8017ca6 <follow_path+0xe2>
				break;
 8017ca0:	bf00      	nop
 8017ca2:	e000      	b.n	8017ca6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8017ca4:	bf00      	nop
			}
		}
	}

	return res;
 8017ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8017ca8:	4618      	mov	r0, r3
 8017caa:	3718      	adds	r7, #24
 8017cac:	46bd      	mov	sp, r7
 8017cae:	bd80      	pop	{r7, pc}

08017cb0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8017cb0:	b480      	push	{r7}
 8017cb2:	b087      	sub	sp, #28
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8017cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8017cbc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	681b      	ldr	r3, [r3, #0]
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d031      	beq.n	8017d2a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	681b      	ldr	r3, [r3, #0]
 8017cca:	617b      	str	r3, [r7, #20]
 8017ccc:	e002      	b.n	8017cd4 <get_ldnumber+0x24>
 8017cce:	697b      	ldr	r3, [r7, #20]
 8017cd0:	3301      	adds	r3, #1
 8017cd2:	617b      	str	r3, [r7, #20]
 8017cd4:	697b      	ldr	r3, [r7, #20]
 8017cd6:	781b      	ldrb	r3, [r3, #0]
 8017cd8:	2b1f      	cmp	r3, #31
 8017cda:	d903      	bls.n	8017ce4 <get_ldnumber+0x34>
 8017cdc:	697b      	ldr	r3, [r7, #20]
 8017cde:	781b      	ldrb	r3, [r3, #0]
 8017ce0:	2b3a      	cmp	r3, #58	; 0x3a
 8017ce2:	d1f4      	bne.n	8017cce <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8017ce4:	697b      	ldr	r3, [r7, #20]
 8017ce6:	781b      	ldrb	r3, [r3, #0]
 8017ce8:	2b3a      	cmp	r3, #58	; 0x3a
 8017cea:	d11c      	bne.n	8017d26 <get_ldnumber+0x76>
			tp = *path;
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	681b      	ldr	r3, [r3, #0]
 8017cf0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8017cf2:	68fb      	ldr	r3, [r7, #12]
 8017cf4:	1c5a      	adds	r2, r3, #1
 8017cf6:	60fa      	str	r2, [r7, #12]
 8017cf8:	781b      	ldrb	r3, [r3, #0]
 8017cfa:	3b30      	subs	r3, #48	; 0x30
 8017cfc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8017cfe:	68bb      	ldr	r3, [r7, #8]
 8017d00:	2b09      	cmp	r3, #9
 8017d02:	d80e      	bhi.n	8017d22 <get_ldnumber+0x72>
 8017d04:	68fa      	ldr	r2, [r7, #12]
 8017d06:	697b      	ldr	r3, [r7, #20]
 8017d08:	429a      	cmp	r2, r3
 8017d0a:	d10a      	bne.n	8017d22 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8017d0c:	68bb      	ldr	r3, [r7, #8]
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d107      	bne.n	8017d22 <get_ldnumber+0x72>
					vol = (int)i;
 8017d12:	68bb      	ldr	r3, [r7, #8]
 8017d14:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8017d16:	697b      	ldr	r3, [r7, #20]
 8017d18:	3301      	adds	r3, #1
 8017d1a:	617b      	str	r3, [r7, #20]
 8017d1c:	687b      	ldr	r3, [r7, #4]
 8017d1e:	697a      	ldr	r2, [r7, #20]
 8017d20:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8017d22:	693b      	ldr	r3, [r7, #16]
 8017d24:	e002      	b.n	8017d2c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8017d26:	2300      	movs	r3, #0
 8017d28:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8017d2a:	693b      	ldr	r3, [r7, #16]
}
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	371c      	adds	r7, #28
 8017d30:	46bd      	mov	sp, r7
 8017d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d36:	4770      	bx	lr

08017d38 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8017d38:	b580      	push	{r7, lr}
 8017d3a:	b082      	sub	sp, #8
 8017d3c:	af00      	add	r7, sp, #0
 8017d3e:	6078      	str	r0, [r7, #4]
 8017d40:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	2200      	movs	r2, #0
 8017d46:	70da      	strb	r2, [r3, #3]
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8017d4e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8017d50:	6839      	ldr	r1, [r7, #0]
 8017d52:	6878      	ldr	r0, [r7, #4]
 8017d54:	f7fe fcb0 	bl	80166b8 <move_window>
 8017d58:	4603      	mov	r3, r0
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	d001      	beq.n	8017d62 <check_fs+0x2a>
 8017d5e:	2304      	movs	r3, #4
 8017d60:	e038      	b.n	8017dd4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8017d62:	687b      	ldr	r3, [r7, #4]
 8017d64:	3338      	adds	r3, #56	; 0x38
 8017d66:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017d6a:	4618      	mov	r0, r3
 8017d6c:	f7fe f9f4 	bl	8016158 <ld_word>
 8017d70:	4603      	mov	r3, r0
 8017d72:	461a      	mov	r2, r3
 8017d74:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8017d78:	429a      	cmp	r2, r3
 8017d7a:	d001      	beq.n	8017d80 <check_fs+0x48>
 8017d7c:	2303      	movs	r3, #3
 8017d7e:	e029      	b.n	8017dd4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017d86:	2be9      	cmp	r3, #233	; 0xe9
 8017d88:	d009      	beq.n	8017d9e <check_fs+0x66>
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017d90:	2beb      	cmp	r3, #235	; 0xeb
 8017d92:	d11e      	bne.n	8017dd2 <check_fs+0x9a>
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8017d9a:	2b90      	cmp	r3, #144	; 0x90
 8017d9c:	d119      	bne.n	8017dd2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	3338      	adds	r3, #56	; 0x38
 8017da2:	3336      	adds	r3, #54	; 0x36
 8017da4:	4618      	mov	r0, r3
 8017da6:	f7fe f9ef 	bl	8016188 <ld_dword>
 8017daa:	4603      	mov	r3, r0
 8017dac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8017db0:	4a0a      	ldr	r2, [pc, #40]	; (8017ddc <check_fs+0xa4>)
 8017db2:	4293      	cmp	r3, r2
 8017db4:	d101      	bne.n	8017dba <check_fs+0x82>
 8017db6:	2300      	movs	r3, #0
 8017db8:	e00c      	b.n	8017dd4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	3338      	adds	r3, #56	; 0x38
 8017dbe:	3352      	adds	r3, #82	; 0x52
 8017dc0:	4618      	mov	r0, r3
 8017dc2:	f7fe f9e1 	bl	8016188 <ld_dword>
 8017dc6:	4603      	mov	r3, r0
 8017dc8:	4a05      	ldr	r2, [pc, #20]	; (8017de0 <check_fs+0xa8>)
 8017dca:	4293      	cmp	r3, r2
 8017dcc:	d101      	bne.n	8017dd2 <check_fs+0x9a>
 8017dce:	2300      	movs	r3, #0
 8017dd0:	e000      	b.n	8017dd4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8017dd2:	2302      	movs	r3, #2
}
 8017dd4:	4618      	mov	r0, r3
 8017dd6:	3708      	adds	r7, #8
 8017dd8:	46bd      	mov	sp, r7
 8017dda:	bd80      	pop	{r7, pc}
 8017ddc:	00544146 	.word	0x00544146
 8017de0:	33544146 	.word	0x33544146

08017de4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	b096      	sub	sp, #88	; 0x58
 8017de8:	af00      	add	r7, sp, #0
 8017dea:	60f8      	str	r0, [r7, #12]
 8017dec:	60b9      	str	r1, [r7, #8]
 8017dee:	4613      	mov	r3, r2
 8017df0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8017df2:	68bb      	ldr	r3, [r7, #8]
 8017df4:	2200      	movs	r2, #0
 8017df6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8017df8:	68f8      	ldr	r0, [r7, #12]
 8017dfa:	f7ff ff59 	bl	8017cb0 <get_ldnumber>
 8017dfe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8017e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	da01      	bge.n	8017e0a <find_volume+0x26>
 8017e06:	230b      	movs	r3, #11
 8017e08:	e265      	b.n	80182d6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8017e0a:	4a9f      	ldr	r2, [pc, #636]	; (8018088 <find_volume+0x2a4>)
 8017e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017e0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017e12:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8017e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d101      	bne.n	8017e1e <find_volume+0x3a>
 8017e1a:	230c      	movs	r3, #12
 8017e1c:	e25b      	b.n	80182d6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8017e1e:	68bb      	ldr	r3, [r7, #8]
 8017e20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8017e22:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8017e24:	79fb      	ldrb	r3, [r7, #7]
 8017e26:	f023 0301 	bic.w	r3, r3, #1
 8017e2a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8017e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e2e:	781b      	ldrb	r3, [r3, #0]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d01a      	beq.n	8017e6a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8017e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e36:	785b      	ldrb	r3, [r3, #1]
 8017e38:	4618      	mov	r0, r3
 8017e3a:	f7fe f8ef 	bl	801601c <disk_status>
 8017e3e:	4603      	mov	r3, r0
 8017e40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8017e44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017e48:	f003 0301 	and.w	r3, r3, #1
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d10c      	bne.n	8017e6a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8017e50:	79fb      	ldrb	r3, [r7, #7]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d007      	beq.n	8017e66 <find_volume+0x82>
 8017e56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017e5a:	f003 0304 	and.w	r3, r3, #4
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d001      	beq.n	8017e66 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8017e62:	230a      	movs	r3, #10
 8017e64:	e237      	b.n	80182d6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8017e66:	2300      	movs	r3, #0
 8017e68:	e235      	b.n	80182d6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8017e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e6c:	2200      	movs	r2, #0
 8017e6e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8017e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017e72:	b2da      	uxtb	r2, r3
 8017e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e76:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8017e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017e7a:	785b      	ldrb	r3, [r3, #1]
 8017e7c:	4618      	mov	r0, r3
 8017e7e:	f7fe f8e7 	bl	8016050 <disk_initialize>
 8017e82:	4603      	mov	r3, r0
 8017e84:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8017e88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017e8c:	f003 0301 	and.w	r3, r3, #1
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d001      	beq.n	8017e98 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8017e94:	2303      	movs	r3, #3
 8017e96:	e21e      	b.n	80182d6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8017e98:	79fb      	ldrb	r3, [r7, #7]
 8017e9a:	2b00      	cmp	r3, #0
 8017e9c:	d007      	beq.n	8017eae <find_volume+0xca>
 8017e9e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017ea2:	f003 0304 	and.w	r3, r3, #4
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d001      	beq.n	8017eae <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8017eaa:	230a      	movs	r3, #10
 8017eac:	e213      	b.n	80182d6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8017eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017eb0:	7858      	ldrb	r0, [r3, #1]
 8017eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017eb4:	330c      	adds	r3, #12
 8017eb6:	461a      	mov	r2, r3
 8017eb8:	2102      	movs	r1, #2
 8017eba:	f7fe f92f 	bl	801611c <disk_ioctl>
 8017ebe:	4603      	mov	r3, r0
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d001      	beq.n	8017ec8 <find_volume+0xe4>
 8017ec4:	2301      	movs	r3, #1
 8017ec6:	e206      	b.n	80182d6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8017ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017eca:	899b      	ldrh	r3, [r3, #12]
 8017ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017ed0:	d80d      	bhi.n	8017eee <find_volume+0x10a>
 8017ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ed4:	899b      	ldrh	r3, [r3, #12]
 8017ed6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017eda:	d308      	bcc.n	8017eee <find_volume+0x10a>
 8017edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ede:	899b      	ldrh	r3, [r3, #12]
 8017ee0:	461a      	mov	r2, r3
 8017ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ee4:	899b      	ldrh	r3, [r3, #12]
 8017ee6:	3b01      	subs	r3, #1
 8017ee8:	4013      	ands	r3, r2
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d001      	beq.n	8017ef2 <find_volume+0x10e>
 8017eee:	2301      	movs	r3, #1
 8017ef0:	e1f1      	b.n	80182d6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8017ef2:	2300      	movs	r3, #0
 8017ef4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8017ef6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8017ef8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8017efa:	f7ff ff1d 	bl	8017d38 <check_fs>
 8017efe:	4603      	mov	r3, r0
 8017f00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8017f04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017f08:	2b02      	cmp	r3, #2
 8017f0a:	d149      	bne.n	8017fa0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8017f0c:	2300      	movs	r3, #0
 8017f0e:	643b      	str	r3, [r7, #64]	; 0x40
 8017f10:	e01e      	b.n	8017f50 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8017f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017f14:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8017f18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f1a:	011b      	lsls	r3, r3, #4
 8017f1c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8017f20:	4413      	add	r3, r2
 8017f22:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8017f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f26:	3304      	adds	r3, #4
 8017f28:	781b      	ldrb	r3, [r3, #0]
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d006      	beq.n	8017f3c <find_volume+0x158>
 8017f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f30:	3308      	adds	r3, #8
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7fe f928 	bl	8016188 <ld_dword>
 8017f38:	4602      	mov	r2, r0
 8017f3a:	e000      	b.n	8017f3e <find_volume+0x15a>
 8017f3c:	2200      	movs	r2, #0
 8017f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f40:	009b      	lsls	r3, r3, #2
 8017f42:	3358      	adds	r3, #88	; 0x58
 8017f44:	443b      	add	r3, r7
 8017f46:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8017f4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f4c:	3301      	adds	r3, #1
 8017f4e:	643b      	str	r3, [r7, #64]	; 0x40
 8017f50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f52:	2b03      	cmp	r3, #3
 8017f54:	d9dd      	bls.n	8017f12 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8017f56:	2300      	movs	r3, #0
 8017f58:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8017f5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f5c:	2b00      	cmp	r3, #0
 8017f5e:	d002      	beq.n	8017f66 <find_volume+0x182>
 8017f60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f62:	3b01      	subs	r3, #1
 8017f64:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8017f66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f68:	009b      	lsls	r3, r3, #2
 8017f6a:	3358      	adds	r3, #88	; 0x58
 8017f6c:	443b      	add	r3, r7
 8017f6e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8017f72:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8017f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	d005      	beq.n	8017f86 <find_volume+0x1a2>
 8017f7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8017f7c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8017f7e:	f7ff fedb 	bl	8017d38 <check_fs>
 8017f82:	4603      	mov	r3, r0
 8017f84:	e000      	b.n	8017f88 <find_volume+0x1a4>
 8017f86:	2303      	movs	r3, #3
 8017f88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8017f8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017f90:	2b01      	cmp	r3, #1
 8017f92:	d905      	bls.n	8017fa0 <find_volume+0x1bc>
 8017f94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f96:	3301      	adds	r3, #1
 8017f98:	643b      	str	r3, [r7, #64]	; 0x40
 8017f9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8017f9c:	2b03      	cmp	r3, #3
 8017f9e:	d9e2      	bls.n	8017f66 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8017fa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017fa4:	2b04      	cmp	r3, #4
 8017fa6:	d101      	bne.n	8017fac <find_volume+0x1c8>
 8017fa8:	2301      	movs	r3, #1
 8017faa:	e194      	b.n	80182d6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8017fac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8017fb0:	2b01      	cmp	r3, #1
 8017fb2:	d901      	bls.n	8017fb8 <find_volume+0x1d4>
 8017fb4:	230d      	movs	r3, #13
 8017fb6:	e18e      	b.n	80182d6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8017fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fba:	3338      	adds	r3, #56	; 0x38
 8017fbc:	330b      	adds	r3, #11
 8017fbe:	4618      	mov	r0, r3
 8017fc0:	f7fe f8ca 	bl	8016158 <ld_word>
 8017fc4:	4603      	mov	r3, r0
 8017fc6:	461a      	mov	r2, r3
 8017fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fca:	899b      	ldrh	r3, [r3, #12]
 8017fcc:	429a      	cmp	r2, r3
 8017fce:	d001      	beq.n	8017fd4 <find_volume+0x1f0>
 8017fd0:	230d      	movs	r3, #13
 8017fd2:	e180      	b.n	80182d6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8017fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fd6:	3338      	adds	r3, #56	; 0x38
 8017fd8:	3316      	adds	r3, #22
 8017fda:	4618      	mov	r0, r3
 8017fdc:	f7fe f8bc 	bl	8016158 <ld_word>
 8017fe0:	4603      	mov	r3, r0
 8017fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8017fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d106      	bne.n	8017ff8 <find_volume+0x214>
 8017fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fec:	3338      	adds	r3, #56	; 0x38
 8017fee:	3324      	adds	r3, #36	; 0x24
 8017ff0:	4618      	mov	r0, r3
 8017ff2:	f7fe f8c9 	bl	8016188 <ld_dword>
 8017ff6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8017ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ffa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8017ffc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8017ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018000:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8018004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018006:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8018008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801800a:	789b      	ldrb	r3, [r3, #2]
 801800c:	2b01      	cmp	r3, #1
 801800e:	d005      	beq.n	801801c <find_volume+0x238>
 8018010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018012:	789b      	ldrb	r3, [r3, #2]
 8018014:	2b02      	cmp	r3, #2
 8018016:	d001      	beq.n	801801c <find_volume+0x238>
 8018018:	230d      	movs	r3, #13
 801801a:	e15c      	b.n	80182d6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801801c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801801e:	789b      	ldrb	r3, [r3, #2]
 8018020:	461a      	mov	r2, r3
 8018022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018024:	fb02 f303 	mul.w	r3, r2, r3
 8018028:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801802a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801802c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8018030:	b29a      	uxth	r2, r3
 8018032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018034:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8018036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018038:	895b      	ldrh	r3, [r3, #10]
 801803a:	2b00      	cmp	r3, #0
 801803c:	d008      	beq.n	8018050 <find_volume+0x26c>
 801803e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018040:	895b      	ldrh	r3, [r3, #10]
 8018042:	461a      	mov	r2, r3
 8018044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018046:	895b      	ldrh	r3, [r3, #10]
 8018048:	3b01      	subs	r3, #1
 801804a:	4013      	ands	r3, r2
 801804c:	2b00      	cmp	r3, #0
 801804e:	d001      	beq.n	8018054 <find_volume+0x270>
 8018050:	230d      	movs	r3, #13
 8018052:	e140      	b.n	80182d6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8018054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018056:	3338      	adds	r3, #56	; 0x38
 8018058:	3311      	adds	r3, #17
 801805a:	4618      	mov	r0, r3
 801805c:	f7fe f87c 	bl	8016158 <ld_word>
 8018060:	4603      	mov	r3, r0
 8018062:	461a      	mov	r2, r3
 8018064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018066:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8018068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801806a:	891b      	ldrh	r3, [r3, #8]
 801806c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801806e:	8992      	ldrh	r2, [r2, #12]
 8018070:	0952      	lsrs	r2, r2, #5
 8018072:	b292      	uxth	r2, r2
 8018074:	fbb3 f1f2 	udiv	r1, r3, r2
 8018078:	fb01 f202 	mul.w	r2, r1, r2
 801807c:	1a9b      	subs	r3, r3, r2
 801807e:	b29b      	uxth	r3, r3
 8018080:	2b00      	cmp	r3, #0
 8018082:	d003      	beq.n	801808c <find_volume+0x2a8>
 8018084:	230d      	movs	r3, #13
 8018086:	e126      	b.n	80182d6 <find_volume+0x4f2>
 8018088:	240016a8 	.word	0x240016a8

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801808c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801808e:	3338      	adds	r3, #56	; 0x38
 8018090:	3313      	adds	r3, #19
 8018092:	4618      	mov	r0, r3
 8018094:	f7fe f860 	bl	8016158 <ld_word>
 8018098:	4603      	mov	r3, r0
 801809a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801809c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d106      	bne.n	80180b0 <find_volume+0x2cc>
 80180a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180a4:	3338      	adds	r3, #56	; 0x38
 80180a6:	3320      	adds	r3, #32
 80180a8:	4618      	mov	r0, r3
 80180aa:	f7fe f86d 	bl	8016188 <ld_dword>
 80180ae:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80180b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180b2:	3338      	adds	r3, #56	; 0x38
 80180b4:	330e      	adds	r3, #14
 80180b6:	4618      	mov	r0, r3
 80180b8:	f7fe f84e 	bl	8016158 <ld_word>
 80180bc:	4603      	mov	r3, r0
 80180be:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80180c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d101      	bne.n	80180ca <find_volume+0x2e6>
 80180c6:	230d      	movs	r3, #13
 80180c8:	e105      	b.n	80182d6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80180ca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80180cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80180ce:	4413      	add	r3, r2
 80180d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80180d2:	8911      	ldrh	r1, [r2, #8]
 80180d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80180d6:	8992      	ldrh	r2, [r2, #12]
 80180d8:	0952      	lsrs	r2, r2, #5
 80180da:	b292      	uxth	r2, r2
 80180dc:	fbb1 f2f2 	udiv	r2, r1, r2
 80180e0:	b292      	uxth	r2, r2
 80180e2:	4413      	add	r3, r2
 80180e4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80180e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80180e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180ea:	429a      	cmp	r2, r3
 80180ec:	d201      	bcs.n	80180f2 <find_volume+0x30e>
 80180ee:	230d      	movs	r3, #13
 80180f0:	e0f1      	b.n	80182d6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80180f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80180f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180f6:	1ad3      	subs	r3, r2, r3
 80180f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80180fa:	8952      	ldrh	r2, [r2, #10]
 80180fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8018100:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8018102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018104:	2b00      	cmp	r3, #0
 8018106:	d101      	bne.n	801810c <find_volume+0x328>
 8018108:	230d      	movs	r3, #13
 801810a:	e0e4      	b.n	80182d6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 801810c:	2303      	movs	r3, #3
 801810e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8018112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018114:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8018118:	4293      	cmp	r3, r2
 801811a:	d802      	bhi.n	8018122 <find_volume+0x33e>
 801811c:	2302      	movs	r3, #2
 801811e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8018122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018124:	f640 72f5 	movw	r2, #4085	; 0xff5
 8018128:	4293      	cmp	r3, r2
 801812a:	d802      	bhi.n	8018132 <find_volume+0x34e>
 801812c:	2301      	movs	r3, #1
 801812e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8018132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018134:	1c9a      	adds	r2, r3, #2
 8018136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018138:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 801813a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801813c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801813e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8018140:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8018142:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018144:	441a      	add	r2, r3
 8018146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018148:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 801814a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801814e:	441a      	add	r2, r3
 8018150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018152:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8018154:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018158:	2b03      	cmp	r3, #3
 801815a:	d11e      	bne.n	801819a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801815c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801815e:	3338      	adds	r3, #56	; 0x38
 8018160:	332a      	adds	r3, #42	; 0x2a
 8018162:	4618      	mov	r0, r3
 8018164:	f7fd fff8 	bl	8016158 <ld_word>
 8018168:	4603      	mov	r3, r0
 801816a:	2b00      	cmp	r3, #0
 801816c:	d001      	beq.n	8018172 <find_volume+0x38e>
 801816e:	230d      	movs	r3, #13
 8018170:	e0b1      	b.n	80182d6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8018172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018174:	891b      	ldrh	r3, [r3, #8]
 8018176:	2b00      	cmp	r3, #0
 8018178:	d001      	beq.n	801817e <find_volume+0x39a>
 801817a:	230d      	movs	r3, #13
 801817c:	e0ab      	b.n	80182d6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801817e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018180:	3338      	adds	r3, #56	; 0x38
 8018182:	332c      	adds	r3, #44	; 0x2c
 8018184:	4618      	mov	r0, r3
 8018186:	f7fd ffff 	bl	8016188 <ld_dword>
 801818a:	4602      	mov	r2, r0
 801818c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801818e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8018190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018192:	69db      	ldr	r3, [r3, #28]
 8018194:	009b      	lsls	r3, r3, #2
 8018196:	647b      	str	r3, [r7, #68]	; 0x44
 8018198:	e01f      	b.n	80181da <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801819a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801819c:	891b      	ldrh	r3, [r3, #8]
 801819e:	2b00      	cmp	r3, #0
 80181a0:	d101      	bne.n	80181a6 <find_volume+0x3c2>
 80181a2:	230d      	movs	r3, #13
 80181a4:	e097      	b.n	80182d6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80181a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80181aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80181ac:	441a      	add	r2, r3
 80181ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181b0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80181b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80181b6:	2b02      	cmp	r3, #2
 80181b8:	d103      	bne.n	80181c2 <find_volume+0x3de>
 80181ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181bc:	69db      	ldr	r3, [r3, #28]
 80181be:	005b      	lsls	r3, r3, #1
 80181c0:	e00a      	b.n	80181d8 <find_volume+0x3f4>
 80181c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181c4:	69da      	ldr	r2, [r3, #28]
 80181c6:	4613      	mov	r3, r2
 80181c8:	005b      	lsls	r3, r3, #1
 80181ca:	4413      	add	r3, r2
 80181cc:	085a      	lsrs	r2, r3, #1
 80181ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181d0:	69db      	ldr	r3, [r3, #28]
 80181d2:	f003 0301 	and.w	r3, r3, #1
 80181d6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80181d8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80181da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181dc:	6a1a      	ldr	r2, [r3, #32]
 80181de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181e0:	899b      	ldrh	r3, [r3, #12]
 80181e2:	4619      	mov	r1, r3
 80181e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80181e6:	440b      	add	r3, r1
 80181e8:	3b01      	subs	r3, #1
 80181ea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80181ec:	8989      	ldrh	r1, [r1, #12]
 80181ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80181f2:	429a      	cmp	r2, r3
 80181f4:	d201      	bcs.n	80181fa <find_volume+0x416>
 80181f6:	230d      	movs	r3, #13
 80181f8:	e06d      	b.n	80182d6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80181fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80181fc:	f04f 32ff 	mov.w	r2, #4294967295
 8018200:	619a      	str	r2, [r3, #24]
 8018202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018204:	699a      	ldr	r2, [r3, #24]
 8018206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018208:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 801820a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801820c:	2280      	movs	r2, #128	; 0x80
 801820e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8018210:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018214:	2b03      	cmp	r3, #3
 8018216:	d149      	bne.n	80182ac <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8018218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801821a:	3338      	adds	r3, #56	; 0x38
 801821c:	3330      	adds	r3, #48	; 0x30
 801821e:	4618      	mov	r0, r3
 8018220:	f7fd ff9a 	bl	8016158 <ld_word>
 8018224:	4603      	mov	r3, r0
 8018226:	2b01      	cmp	r3, #1
 8018228:	d140      	bne.n	80182ac <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801822a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801822c:	3301      	adds	r3, #1
 801822e:	4619      	mov	r1, r3
 8018230:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8018232:	f7fe fa41 	bl	80166b8 <move_window>
 8018236:	4603      	mov	r3, r0
 8018238:	2b00      	cmp	r3, #0
 801823a:	d137      	bne.n	80182ac <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 801823c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801823e:	2200      	movs	r2, #0
 8018240:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8018242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018244:	3338      	adds	r3, #56	; 0x38
 8018246:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801824a:	4618      	mov	r0, r3
 801824c:	f7fd ff84 	bl	8016158 <ld_word>
 8018250:	4603      	mov	r3, r0
 8018252:	461a      	mov	r2, r3
 8018254:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8018258:	429a      	cmp	r2, r3
 801825a:	d127      	bne.n	80182ac <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801825c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801825e:	3338      	adds	r3, #56	; 0x38
 8018260:	4618      	mov	r0, r3
 8018262:	f7fd ff91 	bl	8016188 <ld_dword>
 8018266:	4603      	mov	r3, r0
 8018268:	4a1d      	ldr	r2, [pc, #116]	; (80182e0 <find_volume+0x4fc>)
 801826a:	4293      	cmp	r3, r2
 801826c:	d11e      	bne.n	80182ac <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801826e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018270:	3338      	adds	r3, #56	; 0x38
 8018272:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8018276:	4618      	mov	r0, r3
 8018278:	f7fd ff86 	bl	8016188 <ld_dword>
 801827c:	4603      	mov	r3, r0
 801827e:	4a19      	ldr	r2, [pc, #100]	; (80182e4 <find_volume+0x500>)
 8018280:	4293      	cmp	r3, r2
 8018282:	d113      	bne.n	80182ac <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8018284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018286:	3338      	adds	r3, #56	; 0x38
 8018288:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801828c:	4618      	mov	r0, r3
 801828e:	f7fd ff7b 	bl	8016188 <ld_dword>
 8018292:	4602      	mov	r2, r0
 8018294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018296:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8018298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801829a:	3338      	adds	r3, #56	; 0x38
 801829c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80182a0:	4618      	mov	r0, r3
 80182a2:	f7fd ff71 	bl	8016188 <ld_dword>
 80182a6:	4602      	mov	r2, r0
 80182a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182aa:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80182ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182ae:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80182b2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80182b4:	4b0c      	ldr	r3, [pc, #48]	; (80182e8 <find_volume+0x504>)
 80182b6:	881b      	ldrh	r3, [r3, #0]
 80182b8:	3301      	adds	r3, #1
 80182ba:	b29a      	uxth	r2, r3
 80182bc:	4b0a      	ldr	r3, [pc, #40]	; (80182e8 <find_volume+0x504>)
 80182be:	801a      	strh	r2, [r3, #0]
 80182c0:	4b09      	ldr	r3, [pc, #36]	; (80182e8 <find_volume+0x504>)
 80182c2:	881a      	ldrh	r2, [r3, #0]
 80182c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182c6:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80182c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80182ca:	4a08      	ldr	r2, [pc, #32]	; (80182ec <find_volume+0x508>)
 80182cc:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80182ce:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80182d0:	f7fe f98a 	bl	80165e8 <clear_lock>
#endif
	return FR_OK;
 80182d4:	2300      	movs	r3, #0
}
 80182d6:	4618      	mov	r0, r3
 80182d8:	3758      	adds	r7, #88	; 0x58
 80182da:	46bd      	mov	sp, r7
 80182dc:	bd80      	pop	{r7, pc}
 80182de:	bf00      	nop
 80182e0:	41615252 	.word	0x41615252
 80182e4:	61417272 	.word	0x61417272
 80182e8:	240016ac 	.word	0x240016ac
 80182ec:	240016d0 	.word	0x240016d0

080182f0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80182f0:	b580      	push	{r7, lr}
 80182f2:	b084      	sub	sp, #16
 80182f4:	af00      	add	r7, sp, #0
 80182f6:	6078      	str	r0, [r7, #4]
 80182f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80182fa:	2309      	movs	r3, #9
 80182fc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80182fe:	687b      	ldr	r3, [r7, #4]
 8018300:	2b00      	cmp	r3, #0
 8018302:	d01c      	beq.n	801833e <validate+0x4e>
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	681b      	ldr	r3, [r3, #0]
 8018308:	2b00      	cmp	r3, #0
 801830a:	d018      	beq.n	801833e <validate+0x4e>
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	781b      	ldrb	r3, [r3, #0]
 8018312:	2b00      	cmp	r3, #0
 8018314:	d013      	beq.n	801833e <validate+0x4e>
 8018316:	687b      	ldr	r3, [r7, #4]
 8018318:	889a      	ldrh	r2, [r3, #4]
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	681b      	ldr	r3, [r3, #0]
 801831e:	88db      	ldrh	r3, [r3, #6]
 8018320:	429a      	cmp	r2, r3
 8018322:	d10c      	bne.n	801833e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	681b      	ldr	r3, [r3, #0]
 8018328:	785b      	ldrb	r3, [r3, #1]
 801832a:	4618      	mov	r0, r3
 801832c:	f7fd fe76 	bl	801601c <disk_status>
 8018330:	4603      	mov	r3, r0
 8018332:	f003 0301 	and.w	r3, r3, #1
 8018336:	2b00      	cmp	r3, #0
 8018338:	d101      	bne.n	801833e <validate+0x4e>
			res = FR_OK;
 801833a:	2300      	movs	r3, #0
 801833c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801833e:	7bfb      	ldrb	r3, [r7, #15]
 8018340:	2b00      	cmp	r3, #0
 8018342:	d102      	bne.n	801834a <validate+0x5a>
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	681b      	ldr	r3, [r3, #0]
 8018348:	e000      	b.n	801834c <validate+0x5c>
 801834a:	2300      	movs	r3, #0
 801834c:	683a      	ldr	r2, [r7, #0]
 801834e:	6013      	str	r3, [r2, #0]
	return res;
 8018350:	7bfb      	ldrb	r3, [r7, #15]
}
 8018352:	4618      	mov	r0, r3
 8018354:	3710      	adds	r7, #16
 8018356:	46bd      	mov	sp, r7
 8018358:	bd80      	pop	{r7, pc}
	...

0801835c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801835c:	b580      	push	{r7, lr}
 801835e:	b088      	sub	sp, #32
 8018360:	af00      	add	r7, sp, #0
 8018362:	60f8      	str	r0, [r7, #12]
 8018364:	60b9      	str	r1, [r7, #8]
 8018366:	4613      	mov	r3, r2
 8018368:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801836a:	68bb      	ldr	r3, [r7, #8]
 801836c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801836e:	f107 0310 	add.w	r3, r7, #16
 8018372:	4618      	mov	r0, r3
 8018374:	f7ff fc9c 	bl	8017cb0 <get_ldnumber>
 8018378:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801837a:	69fb      	ldr	r3, [r7, #28]
 801837c:	2b00      	cmp	r3, #0
 801837e:	da01      	bge.n	8018384 <f_mount+0x28>
 8018380:	230b      	movs	r3, #11
 8018382:	e02b      	b.n	80183dc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8018384:	4a17      	ldr	r2, [pc, #92]	; (80183e4 <f_mount+0x88>)
 8018386:	69fb      	ldr	r3, [r7, #28]
 8018388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801838c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801838e:	69bb      	ldr	r3, [r7, #24]
 8018390:	2b00      	cmp	r3, #0
 8018392:	d005      	beq.n	80183a0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8018394:	69b8      	ldr	r0, [r7, #24]
 8018396:	f7fe f927 	bl	80165e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801839a:	69bb      	ldr	r3, [r7, #24]
 801839c:	2200      	movs	r2, #0
 801839e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80183a0:	68fb      	ldr	r3, [r7, #12]
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d002      	beq.n	80183ac <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80183a6:	68fb      	ldr	r3, [r7, #12]
 80183a8:	2200      	movs	r2, #0
 80183aa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80183ac:	68fa      	ldr	r2, [r7, #12]
 80183ae:	490d      	ldr	r1, [pc, #52]	; (80183e4 <f_mount+0x88>)
 80183b0:	69fb      	ldr	r3, [r7, #28]
 80183b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d002      	beq.n	80183c2 <f_mount+0x66>
 80183bc:	79fb      	ldrb	r3, [r7, #7]
 80183be:	2b01      	cmp	r3, #1
 80183c0:	d001      	beq.n	80183c6 <f_mount+0x6a>
 80183c2:	2300      	movs	r3, #0
 80183c4:	e00a      	b.n	80183dc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80183c6:	f107 010c 	add.w	r1, r7, #12
 80183ca:	f107 0308 	add.w	r3, r7, #8
 80183ce:	2200      	movs	r2, #0
 80183d0:	4618      	mov	r0, r3
 80183d2:	f7ff fd07 	bl	8017de4 <find_volume>
 80183d6:	4603      	mov	r3, r0
 80183d8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80183da:	7dfb      	ldrb	r3, [r7, #23]
}
 80183dc:	4618      	mov	r0, r3
 80183de:	3720      	adds	r7, #32
 80183e0:	46bd      	mov	sp, r7
 80183e2:	bd80      	pop	{r7, pc}
 80183e4:	240016a8 	.word	0x240016a8

080183e8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80183e8:	b580      	push	{r7, lr}
 80183ea:	b09a      	sub	sp, #104	; 0x68
 80183ec:	af00      	add	r7, sp, #0
 80183ee:	60f8      	str	r0, [r7, #12]
 80183f0:	60b9      	str	r1, [r7, #8]
 80183f2:	4613      	mov	r3, r2
 80183f4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80183f6:	68fb      	ldr	r3, [r7, #12]
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	d101      	bne.n	8018400 <f_open+0x18>
 80183fc:	2309      	movs	r3, #9
 80183fe:	e1bb      	b.n	8018778 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8018400:	79fb      	ldrb	r3, [r7, #7]
 8018402:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018406:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8018408:	79fa      	ldrb	r2, [r7, #7]
 801840a:	f107 0114 	add.w	r1, r7, #20
 801840e:	f107 0308 	add.w	r3, r7, #8
 8018412:	4618      	mov	r0, r3
 8018414:	f7ff fce6 	bl	8017de4 <find_volume>
 8018418:	4603      	mov	r3, r0
 801841a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801841e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018422:	2b00      	cmp	r3, #0
 8018424:	f040 819f 	bne.w	8018766 <f_open+0x37e>
		dj.obj.fs = fs;
 8018428:	697b      	ldr	r3, [r7, #20]
 801842a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 801842c:	68ba      	ldr	r2, [r7, #8]
 801842e:	f107 0318 	add.w	r3, r7, #24
 8018432:	4611      	mov	r1, r2
 8018434:	4618      	mov	r0, r3
 8018436:	f7ff fbc5 	bl	8017bc4 <follow_path>
 801843a:	4603      	mov	r3, r0
 801843c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8018440:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018444:	2b00      	cmp	r3, #0
 8018446:	d11a      	bne.n	801847e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8018448:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801844c:	b25b      	sxtb	r3, r3
 801844e:	2b00      	cmp	r3, #0
 8018450:	da03      	bge.n	801845a <f_open+0x72>
				res = FR_INVALID_NAME;
 8018452:	2306      	movs	r3, #6
 8018454:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8018458:	e011      	b.n	801847e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801845a:	79fb      	ldrb	r3, [r7, #7]
 801845c:	f023 0301 	bic.w	r3, r3, #1
 8018460:	2b00      	cmp	r3, #0
 8018462:	bf14      	ite	ne
 8018464:	2301      	movne	r3, #1
 8018466:	2300      	moveq	r3, #0
 8018468:	b2db      	uxtb	r3, r3
 801846a:	461a      	mov	r2, r3
 801846c:	f107 0318 	add.w	r3, r7, #24
 8018470:	4611      	mov	r1, r2
 8018472:	4618      	mov	r0, r3
 8018474:	f7fd ff70 	bl	8016358 <chk_lock>
 8018478:	4603      	mov	r3, r0
 801847a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801847e:	79fb      	ldrb	r3, [r7, #7]
 8018480:	f003 031c 	and.w	r3, r3, #28
 8018484:	2b00      	cmp	r3, #0
 8018486:	d07f      	beq.n	8018588 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8018488:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801848c:	2b00      	cmp	r3, #0
 801848e:	d017      	beq.n	80184c0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8018490:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8018494:	2b04      	cmp	r3, #4
 8018496:	d10e      	bne.n	80184b6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8018498:	f7fd ffba 	bl	8016410 <enq_lock>
 801849c:	4603      	mov	r3, r0
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d006      	beq.n	80184b0 <f_open+0xc8>
 80184a2:	f107 0318 	add.w	r3, r7, #24
 80184a6:	4618      	mov	r0, r3
 80184a8:	f7ff f8dc 	bl	8017664 <dir_register>
 80184ac:	4603      	mov	r3, r0
 80184ae:	e000      	b.n	80184b2 <f_open+0xca>
 80184b0:	2312      	movs	r3, #18
 80184b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80184b6:	79fb      	ldrb	r3, [r7, #7]
 80184b8:	f043 0308 	orr.w	r3, r3, #8
 80184bc:	71fb      	strb	r3, [r7, #7]
 80184be:	e010      	b.n	80184e2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80184c0:	7fbb      	ldrb	r3, [r7, #30]
 80184c2:	f003 0311 	and.w	r3, r3, #17
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d003      	beq.n	80184d2 <f_open+0xea>
					res = FR_DENIED;
 80184ca:	2307      	movs	r3, #7
 80184cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80184d0:	e007      	b.n	80184e2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80184d2:	79fb      	ldrb	r3, [r7, #7]
 80184d4:	f003 0304 	and.w	r3, r3, #4
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d002      	beq.n	80184e2 <f_open+0xfa>
 80184dc:	2308      	movs	r3, #8
 80184de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80184e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d168      	bne.n	80185bc <f_open+0x1d4>
 80184ea:	79fb      	ldrb	r3, [r7, #7]
 80184ec:	f003 0308 	and.w	r3, r3, #8
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d063      	beq.n	80185bc <f_open+0x1d4>
				dw = GET_FATTIME();
 80184f4:	f7fb fba8 	bl	8013c48 <get_fattime>
 80184f8:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80184fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80184fc:	330e      	adds	r3, #14
 80184fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8018500:	4618      	mov	r0, r3
 8018502:	f7fd fe7f 	bl	8016204 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8018506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018508:	3316      	adds	r3, #22
 801850a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801850c:	4618      	mov	r0, r3
 801850e:	f7fd fe79 	bl	8016204 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8018512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018514:	330b      	adds	r3, #11
 8018516:	2220      	movs	r2, #32
 8018518:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801851a:	697b      	ldr	r3, [r7, #20]
 801851c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801851e:	4611      	mov	r1, r2
 8018520:	4618      	mov	r0, r3
 8018522:	f7fe fe17 	bl	8017154 <ld_clust>
 8018526:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8018528:	697b      	ldr	r3, [r7, #20]
 801852a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801852c:	2200      	movs	r2, #0
 801852e:	4618      	mov	r0, r3
 8018530:	f7fe fe2f 	bl	8017192 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8018534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018536:	331c      	adds	r3, #28
 8018538:	2100      	movs	r1, #0
 801853a:	4618      	mov	r0, r3
 801853c:	f7fd fe62 	bl	8016204 <st_dword>
					fs->wflag = 1;
 8018540:	697b      	ldr	r3, [r7, #20]
 8018542:	2201      	movs	r2, #1
 8018544:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8018546:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018548:	2b00      	cmp	r3, #0
 801854a:	d037      	beq.n	80185bc <f_open+0x1d4>
						dw = fs->winsect;
 801854c:	697b      	ldr	r3, [r7, #20]
 801854e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018550:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8018552:	f107 0318 	add.w	r3, r7, #24
 8018556:	2200      	movs	r2, #0
 8018558:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801855a:	4618      	mov	r0, r3
 801855c:	f7fe fb57 	bl	8016c0e <remove_chain>
 8018560:	4603      	mov	r3, r0
 8018562:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8018566:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801856a:	2b00      	cmp	r3, #0
 801856c:	d126      	bne.n	80185bc <f_open+0x1d4>
							res = move_window(fs, dw);
 801856e:	697b      	ldr	r3, [r7, #20]
 8018570:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8018572:	4618      	mov	r0, r3
 8018574:	f7fe f8a0 	bl	80166b8 <move_window>
 8018578:	4603      	mov	r3, r0
 801857a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801857e:	697b      	ldr	r3, [r7, #20]
 8018580:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8018582:	3a01      	subs	r2, #1
 8018584:	615a      	str	r2, [r3, #20]
 8018586:	e019      	b.n	80185bc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8018588:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801858c:	2b00      	cmp	r3, #0
 801858e:	d115      	bne.n	80185bc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8018590:	7fbb      	ldrb	r3, [r7, #30]
 8018592:	f003 0310 	and.w	r3, r3, #16
 8018596:	2b00      	cmp	r3, #0
 8018598:	d003      	beq.n	80185a2 <f_open+0x1ba>
					res = FR_NO_FILE;
 801859a:	2304      	movs	r3, #4
 801859c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80185a0:	e00c      	b.n	80185bc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80185a2:	79fb      	ldrb	r3, [r7, #7]
 80185a4:	f003 0302 	and.w	r3, r3, #2
 80185a8:	2b00      	cmp	r3, #0
 80185aa:	d007      	beq.n	80185bc <f_open+0x1d4>
 80185ac:	7fbb      	ldrb	r3, [r7, #30]
 80185ae:	f003 0301 	and.w	r3, r3, #1
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	d002      	beq.n	80185bc <f_open+0x1d4>
						res = FR_DENIED;
 80185b6:	2307      	movs	r3, #7
 80185b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80185bc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	d128      	bne.n	8018616 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80185c4:	79fb      	ldrb	r3, [r7, #7]
 80185c6:	f003 0308 	and.w	r3, r3, #8
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d003      	beq.n	80185d6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80185ce:	79fb      	ldrb	r3, [r7, #7]
 80185d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80185d4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80185d6:	697b      	ldr	r3, [r7, #20]
 80185d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80185da:	68fb      	ldr	r3, [r7, #12]
 80185dc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80185de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80185e0:	68fb      	ldr	r3, [r7, #12]
 80185e2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80185e4:	79fb      	ldrb	r3, [r7, #7]
 80185e6:	f023 0301 	bic.w	r3, r3, #1
 80185ea:	2b00      	cmp	r3, #0
 80185ec:	bf14      	ite	ne
 80185ee:	2301      	movne	r3, #1
 80185f0:	2300      	moveq	r3, #0
 80185f2:	b2db      	uxtb	r3, r3
 80185f4:	461a      	mov	r2, r3
 80185f6:	f107 0318 	add.w	r3, r7, #24
 80185fa:	4611      	mov	r1, r2
 80185fc:	4618      	mov	r0, r3
 80185fe:	f7fd ff29 	bl	8016454 <inc_lock>
 8018602:	4602      	mov	r2, r0
 8018604:	68fb      	ldr	r3, [r7, #12]
 8018606:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	691b      	ldr	r3, [r3, #16]
 801860c:	2b00      	cmp	r3, #0
 801860e:	d102      	bne.n	8018616 <f_open+0x22e>
 8018610:	2302      	movs	r3, #2
 8018612:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8018616:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801861a:	2b00      	cmp	r3, #0
 801861c:	f040 80a3 	bne.w	8018766 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8018620:	697b      	ldr	r3, [r7, #20]
 8018622:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8018624:	4611      	mov	r1, r2
 8018626:	4618      	mov	r0, r3
 8018628:	f7fe fd94 	bl	8017154 <ld_clust>
 801862c:	4602      	mov	r2, r0
 801862e:	68fb      	ldr	r3, [r7, #12]
 8018630:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8018632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018634:	331c      	adds	r3, #28
 8018636:	4618      	mov	r0, r3
 8018638:	f7fd fda6 	bl	8016188 <ld_dword>
 801863c:	4602      	mov	r2, r0
 801863e:	68fb      	ldr	r3, [r7, #12]
 8018640:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8018642:	68fb      	ldr	r3, [r7, #12]
 8018644:	2200      	movs	r2, #0
 8018646:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8018648:	697a      	ldr	r2, [r7, #20]
 801864a:	68fb      	ldr	r3, [r7, #12]
 801864c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801864e:	697b      	ldr	r3, [r7, #20]
 8018650:	88da      	ldrh	r2, [r3, #6]
 8018652:	68fb      	ldr	r3, [r7, #12]
 8018654:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8018656:	68fb      	ldr	r3, [r7, #12]
 8018658:	79fa      	ldrb	r2, [r7, #7]
 801865a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	2200      	movs	r2, #0
 8018660:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8018662:	68fb      	ldr	r3, [r7, #12]
 8018664:	2200      	movs	r2, #0
 8018666:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8018668:	68fb      	ldr	r3, [r7, #12]
 801866a:	2200      	movs	r2, #0
 801866c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801866e:	68fb      	ldr	r3, [r7, #12]
 8018670:	3330      	adds	r3, #48	; 0x30
 8018672:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8018676:	2100      	movs	r1, #0
 8018678:	4618      	mov	r0, r3
 801867a:	f7fd fe10 	bl	801629e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801867e:	79fb      	ldrb	r3, [r7, #7]
 8018680:	f003 0320 	and.w	r3, r3, #32
 8018684:	2b00      	cmp	r3, #0
 8018686:	d06e      	beq.n	8018766 <f_open+0x37e>
 8018688:	68fb      	ldr	r3, [r7, #12]
 801868a:	68db      	ldr	r3, [r3, #12]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d06a      	beq.n	8018766 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8018690:	68fb      	ldr	r3, [r7, #12]
 8018692:	68da      	ldr	r2, [r3, #12]
 8018694:	68fb      	ldr	r3, [r7, #12]
 8018696:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8018698:	697b      	ldr	r3, [r7, #20]
 801869a:	895b      	ldrh	r3, [r3, #10]
 801869c:	461a      	mov	r2, r3
 801869e:	697b      	ldr	r3, [r7, #20]
 80186a0:	899b      	ldrh	r3, [r3, #12]
 80186a2:	fb02 f303 	mul.w	r3, r2, r3
 80186a6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	689b      	ldr	r3, [r3, #8]
 80186ac:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80186ae:	68fb      	ldr	r3, [r7, #12]
 80186b0:	68db      	ldr	r3, [r3, #12]
 80186b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80186b4:	e016      	b.n	80186e4 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80186b6:	68fb      	ldr	r3, [r7, #12]
 80186b8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80186ba:	4618      	mov	r0, r3
 80186bc:	f7fe f8b9 	bl	8016832 <get_fat>
 80186c0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80186c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80186c4:	2b01      	cmp	r3, #1
 80186c6:	d802      	bhi.n	80186ce <f_open+0x2e6>
 80186c8:	2302      	movs	r3, #2
 80186ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80186ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80186d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80186d4:	d102      	bne.n	80186dc <f_open+0x2f4>
 80186d6:	2301      	movs	r3, #1
 80186d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80186dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80186de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186e0:	1ad3      	subs	r3, r2, r3
 80186e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80186e4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80186e8:	2b00      	cmp	r3, #0
 80186ea:	d103      	bne.n	80186f4 <f_open+0x30c>
 80186ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80186ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80186f0:	429a      	cmp	r2, r3
 80186f2:	d8e0      	bhi.n	80186b6 <f_open+0x2ce>
				}
				fp->clust = clst;
 80186f4:	68fb      	ldr	r3, [r7, #12]
 80186f6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80186f8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80186fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d131      	bne.n	8018766 <f_open+0x37e>
 8018702:	697b      	ldr	r3, [r7, #20]
 8018704:	899b      	ldrh	r3, [r3, #12]
 8018706:	461a      	mov	r2, r3
 8018708:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801870a:	fbb3 f1f2 	udiv	r1, r3, r2
 801870e:	fb01 f202 	mul.w	r2, r1, r2
 8018712:	1a9b      	subs	r3, r3, r2
 8018714:	2b00      	cmp	r3, #0
 8018716:	d026      	beq.n	8018766 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8018718:	697b      	ldr	r3, [r7, #20]
 801871a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801871c:	4618      	mov	r0, r3
 801871e:	f7fe f869 	bl	80167f4 <clust2sect>
 8018722:	64f8      	str	r0, [r7, #76]	; 0x4c
 8018724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018726:	2b00      	cmp	r3, #0
 8018728:	d103      	bne.n	8018732 <f_open+0x34a>
						res = FR_INT_ERR;
 801872a:	2302      	movs	r3, #2
 801872c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8018730:	e019      	b.n	8018766 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8018732:	697b      	ldr	r3, [r7, #20]
 8018734:	899b      	ldrh	r3, [r3, #12]
 8018736:	461a      	mov	r2, r3
 8018738:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801873a:	fbb3 f2f2 	udiv	r2, r3, r2
 801873e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018740:	441a      	add	r2, r3
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8018746:	697b      	ldr	r3, [r7, #20]
 8018748:	7858      	ldrb	r0, [r3, #1]
 801874a:	68fb      	ldr	r3, [r7, #12]
 801874c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8018750:	68fb      	ldr	r3, [r7, #12]
 8018752:	6a1a      	ldr	r2, [r3, #32]
 8018754:	2301      	movs	r3, #1
 8018756:	f7fd fca1 	bl	801609c <disk_read>
 801875a:	4603      	mov	r3, r0
 801875c:	2b00      	cmp	r3, #0
 801875e:	d002      	beq.n	8018766 <f_open+0x37e>
 8018760:	2301      	movs	r3, #1
 8018762:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8018766:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801876a:	2b00      	cmp	r3, #0
 801876c:	d002      	beq.n	8018774 <f_open+0x38c>
 801876e:	68fb      	ldr	r3, [r7, #12]
 8018770:	2200      	movs	r2, #0
 8018772:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8018774:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8018778:	4618      	mov	r0, r3
 801877a:	3768      	adds	r7, #104	; 0x68
 801877c:	46bd      	mov	sp, r7
 801877e:	bd80      	pop	{r7, pc}

08018780 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8018780:	b580      	push	{r7, lr}
 8018782:	b086      	sub	sp, #24
 8018784:	af00      	add	r7, sp, #0
 8018786:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8018788:	687b      	ldr	r3, [r7, #4]
 801878a:	f107 0208 	add.w	r2, r7, #8
 801878e:	4611      	mov	r1, r2
 8018790:	4618      	mov	r0, r3
 8018792:	f7ff fdad 	bl	80182f0 <validate>
 8018796:	4603      	mov	r3, r0
 8018798:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801879a:	7dfb      	ldrb	r3, [r7, #23]
 801879c:	2b00      	cmp	r3, #0
 801879e:	d168      	bne.n	8018872 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80187a0:	687b      	ldr	r3, [r7, #4]
 80187a2:	7d1b      	ldrb	r3, [r3, #20]
 80187a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	d062      	beq.n	8018872 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	7d1b      	ldrb	r3, [r3, #20]
 80187b0:	b25b      	sxtb	r3, r3
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	da15      	bge.n	80187e2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80187b6:	68bb      	ldr	r3, [r7, #8]
 80187b8:	7858      	ldrb	r0, [r3, #1]
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80187c0:	687b      	ldr	r3, [r7, #4]
 80187c2:	6a1a      	ldr	r2, [r3, #32]
 80187c4:	2301      	movs	r3, #1
 80187c6:	f7fd fc89 	bl	80160dc <disk_write>
 80187ca:	4603      	mov	r3, r0
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	d001      	beq.n	80187d4 <f_sync+0x54>
 80187d0:	2301      	movs	r3, #1
 80187d2:	e04f      	b.n	8018874 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80187d4:	687b      	ldr	r3, [r7, #4]
 80187d6:	7d1b      	ldrb	r3, [r3, #20]
 80187d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80187dc:	b2da      	uxtb	r2, r3
 80187de:	687b      	ldr	r3, [r7, #4]
 80187e0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80187e2:	f7fb fa31 	bl	8013c48 <get_fattime>
 80187e6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80187e8:	68ba      	ldr	r2, [r7, #8]
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80187ee:	4619      	mov	r1, r3
 80187f0:	4610      	mov	r0, r2
 80187f2:	f7fd ff61 	bl	80166b8 <move_window>
 80187f6:	4603      	mov	r3, r0
 80187f8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80187fa:	7dfb      	ldrb	r3, [r7, #23]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d138      	bne.n	8018872 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018804:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8018806:	68fb      	ldr	r3, [r7, #12]
 8018808:	330b      	adds	r3, #11
 801880a:	781a      	ldrb	r2, [r3, #0]
 801880c:	68fb      	ldr	r3, [r7, #12]
 801880e:	330b      	adds	r3, #11
 8018810:	f042 0220 	orr.w	r2, r2, #32
 8018814:	b2d2      	uxtb	r2, r2
 8018816:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	6818      	ldr	r0, [r3, #0]
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	689b      	ldr	r3, [r3, #8]
 8018820:	461a      	mov	r2, r3
 8018822:	68f9      	ldr	r1, [r7, #12]
 8018824:	f7fe fcb5 	bl	8017192 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8018828:	68fb      	ldr	r3, [r7, #12]
 801882a:	f103 021c 	add.w	r2, r3, #28
 801882e:	687b      	ldr	r3, [r7, #4]
 8018830:	68db      	ldr	r3, [r3, #12]
 8018832:	4619      	mov	r1, r3
 8018834:	4610      	mov	r0, r2
 8018836:	f7fd fce5 	bl	8016204 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801883a:	68fb      	ldr	r3, [r7, #12]
 801883c:	3316      	adds	r3, #22
 801883e:	6939      	ldr	r1, [r7, #16]
 8018840:	4618      	mov	r0, r3
 8018842:	f7fd fcdf 	bl	8016204 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	3312      	adds	r3, #18
 801884a:	2100      	movs	r1, #0
 801884c:	4618      	mov	r0, r3
 801884e:	f7fd fcbe 	bl	80161ce <st_word>
					fs->wflag = 1;
 8018852:	68bb      	ldr	r3, [r7, #8]
 8018854:	2201      	movs	r2, #1
 8018856:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8018858:	68bb      	ldr	r3, [r7, #8]
 801885a:	4618      	mov	r0, r3
 801885c:	f7fd ff5a 	bl	8016714 <sync_fs>
 8018860:	4603      	mov	r3, r0
 8018862:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	7d1b      	ldrb	r3, [r3, #20]
 8018868:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801886c:	b2da      	uxtb	r2, r3
 801886e:	687b      	ldr	r3, [r7, #4]
 8018870:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8018872:	7dfb      	ldrb	r3, [r7, #23]
}
 8018874:	4618      	mov	r0, r3
 8018876:	3718      	adds	r7, #24
 8018878:	46bd      	mov	sp, r7
 801887a:	bd80      	pop	{r7, pc}

0801887c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801887c:	b580      	push	{r7, lr}
 801887e:	b084      	sub	sp, #16
 8018880:	af00      	add	r7, sp, #0
 8018882:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8018884:	6878      	ldr	r0, [r7, #4]
 8018886:	f7ff ff7b 	bl	8018780 <f_sync>
 801888a:	4603      	mov	r3, r0
 801888c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801888e:	7bfb      	ldrb	r3, [r7, #15]
 8018890:	2b00      	cmp	r3, #0
 8018892:	d118      	bne.n	80188c6 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	f107 0208 	add.w	r2, r7, #8
 801889a:	4611      	mov	r1, r2
 801889c:	4618      	mov	r0, r3
 801889e:	f7ff fd27 	bl	80182f0 <validate>
 80188a2:	4603      	mov	r3, r0
 80188a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80188a6:	7bfb      	ldrb	r3, [r7, #15]
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	d10c      	bne.n	80188c6 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	691b      	ldr	r3, [r3, #16]
 80188b0:	4618      	mov	r0, r3
 80188b2:	f7fd fe5d 	bl	8016570 <dec_lock>
 80188b6:	4603      	mov	r3, r0
 80188b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80188ba:	7bfb      	ldrb	r3, [r7, #15]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d102      	bne.n	80188c6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80188c0:	687b      	ldr	r3, [r7, #4]
 80188c2:	2200      	movs	r2, #0
 80188c4:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80188c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80188c8:	4618      	mov	r0, r3
 80188ca:	3710      	adds	r7, #16
 80188cc:	46bd      	mov	sp, r7
 80188ce:	bd80      	pop	{r7, pc}

080188d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80188d0:	b480      	push	{r7}
 80188d2:	b087      	sub	sp, #28
 80188d4:	af00      	add	r7, sp, #0
 80188d6:	60f8      	str	r0, [r7, #12]
 80188d8:	60b9      	str	r1, [r7, #8]
 80188da:	4613      	mov	r3, r2
 80188dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80188de:	2301      	movs	r3, #1
 80188e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80188e2:	2300      	movs	r3, #0
 80188e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80188e6:	4b1f      	ldr	r3, [pc, #124]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 80188e8:	7a5b      	ldrb	r3, [r3, #9]
 80188ea:	b2db      	uxtb	r3, r3
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d131      	bne.n	8018954 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80188f0:	4b1c      	ldr	r3, [pc, #112]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 80188f2:	7a5b      	ldrb	r3, [r3, #9]
 80188f4:	b2db      	uxtb	r3, r3
 80188f6:	461a      	mov	r2, r3
 80188f8:	4b1a      	ldr	r3, [pc, #104]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 80188fa:	2100      	movs	r1, #0
 80188fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80188fe:	4b19      	ldr	r3, [pc, #100]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 8018900:	7a5b      	ldrb	r3, [r3, #9]
 8018902:	b2db      	uxtb	r3, r3
 8018904:	4a17      	ldr	r2, [pc, #92]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 8018906:	009b      	lsls	r3, r3, #2
 8018908:	4413      	add	r3, r2
 801890a:	68fa      	ldr	r2, [r7, #12]
 801890c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801890e:	4b15      	ldr	r3, [pc, #84]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 8018910:	7a5b      	ldrb	r3, [r3, #9]
 8018912:	b2db      	uxtb	r3, r3
 8018914:	461a      	mov	r2, r3
 8018916:	4b13      	ldr	r3, [pc, #76]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 8018918:	4413      	add	r3, r2
 801891a:	79fa      	ldrb	r2, [r7, #7]
 801891c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801891e:	4b11      	ldr	r3, [pc, #68]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 8018920:	7a5b      	ldrb	r3, [r3, #9]
 8018922:	b2db      	uxtb	r3, r3
 8018924:	1c5a      	adds	r2, r3, #1
 8018926:	b2d1      	uxtb	r1, r2
 8018928:	4a0e      	ldr	r2, [pc, #56]	; (8018964 <FATFS_LinkDriverEx+0x94>)
 801892a:	7251      	strb	r1, [r2, #9]
 801892c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801892e:	7dbb      	ldrb	r3, [r7, #22]
 8018930:	3330      	adds	r3, #48	; 0x30
 8018932:	b2da      	uxtb	r2, r3
 8018934:	68bb      	ldr	r3, [r7, #8]
 8018936:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8018938:	68bb      	ldr	r3, [r7, #8]
 801893a:	3301      	adds	r3, #1
 801893c:	223a      	movs	r2, #58	; 0x3a
 801893e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8018940:	68bb      	ldr	r3, [r7, #8]
 8018942:	3302      	adds	r3, #2
 8018944:	222f      	movs	r2, #47	; 0x2f
 8018946:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8018948:	68bb      	ldr	r3, [r7, #8]
 801894a:	3303      	adds	r3, #3
 801894c:	2200      	movs	r2, #0
 801894e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8018950:	2300      	movs	r3, #0
 8018952:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8018954:	7dfb      	ldrb	r3, [r7, #23]
}
 8018956:	4618      	mov	r0, r3
 8018958:	371c      	adds	r7, #28
 801895a:	46bd      	mov	sp, r7
 801895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018960:	4770      	bx	lr
 8018962:	bf00      	nop
 8018964:	240018d0 	.word	0x240018d0

08018968 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8018968:	b580      	push	{r7, lr}
 801896a:	b082      	sub	sp, #8
 801896c:	af00      	add	r7, sp, #0
 801896e:	6078      	str	r0, [r7, #4]
 8018970:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8018972:	2200      	movs	r2, #0
 8018974:	6839      	ldr	r1, [r7, #0]
 8018976:	6878      	ldr	r0, [r7, #4]
 8018978:	f7ff ffaa 	bl	80188d0 <FATFS_LinkDriverEx>
 801897c:	4603      	mov	r3, r0
}
 801897e:	4618      	mov	r0, r3
 8018980:	3708      	adds	r7, #8
 8018982:	46bd      	mov	sp, r7
 8018984:	bd80      	pop	{r7, pc}
	...

08018988 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8018988:	b480      	push	{r7}
 801898a:	b085      	sub	sp, #20
 801898c:	af00      	add	r7, sp, #0
 801898e:	4603      	mov	r3, r0
 8018990:	6039      	str	r1, [r7, #0]
 8018992:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8018994:	88fb      	ldrh	r3, [r7, #6]
 8018996:	2b7f      	cmp	r3, #127	; 0x7f
 8018998:	d802      	bhi.n	80189a0 <ff_convert+0x18>
		c = chr;
 801899a:	88fb      	ldrh	r3, [r7, #6]
 801899c:	81fb      	strh	r3, [r7, #14]
 801899e:	e025      	b.n	80189ec <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80189a0:	683b      	ldr	r3, [r7, #0]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d00b      	beq.n	80189be <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80189a6:	88fb      	ldrh	r3, [r7, #6]
 80189a8:	2bff      	cmp	r3, #255	; 0xff
 80189aa:	d805      	bhi.n	80189b8 <ff_convert+0x30>
 80189ac:	88fb      	ldrh	r3, [r7, #6]
 80189ae:	3b80      	subs	r3, #128	; 0x80
 80189b0:	4a12      	ldr	r2, [pc, #72]	; (80189fc <ff_convert+0x74>)
 80189b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80189b6:	e000      	b.n	80189ba <ff_convert+0x32>
 80189b8:	2300      	movs	r3, #0
 80189ba:	81fb      	strh	r3, [r7, #14]
 80189bc:	e016      	b.n	80189ec <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80189be:	2300      	movs	r3, #0
 80189c0:	81fb      	strh	r3, [r7, #14]
 80189c2:	e009      	b.n	80189d8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80189c4:	89fb      	ldrh	r3, [r7, #14]
 80189c6:	4a0d      	ldr	r2, [pc, #52]	; (80189fc <ff_convert+0x74>)
 80189c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80189cc:	88fa      	ldrh	r2, [r7, #6]
 80189ce:	429a      	cmp	r2, r3
 80189d0:	d006      	beq.n	80189e0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80189d2:	89fb      	ldrh	r3, [r7, #14]
 80189d4:	3301      	adds	r3, #1
 80189d6:	81fb      	strh	r3, [r7, #14]
 80189d8:	89fb      	ldrh	r3, [r7, #14]
 80189da:	2b7f      	cmp	r3, #127	; 0x7f
 80189dc:	d9f2      	bls.n	80189c4 <ff_convert+0x3c>
 80189de:	e000      	b.n	80189e2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80189e0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80189e2:	89fb      	ldrh	r3, [r7, #14]
 80189e4:	3380      	adds	r3, #128	; 0x80
 80189e6:	b29b      	uxth	r3, r3
 80189e8:	b2db      	uxtb	r3, r3
 80189ea:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80189ec:	89fb      	ldrh	r3, [r7, #14]
}
 80189ee:	4618      	mov	r0, r3
 80189f0:	3714      	adds	r7, #20
 80189f2:	46bd      	mov	sp, r7
 80189f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f8:	4770      	bx	lr
 80189fa:	bf00      	nop
 80189fc:	0801dd58 	.word	0x0801dd58

08018a00 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8018a00:	b480      	push	{r7}
 8018a02:	b087      	sub	sp, #28
 8018a04:	af00      	add	r7, sp, #0
 8018a06:	4603      	mov	r3, r0
 8018a08:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8018a0a:	88fb      	ldrh	r3, [r7, #6]
 8018a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018a10:	d201      	bcs.n	8018a16 <ff_wtoupper+0x16>
 8018a12:	4b3e      	ldr	r3, [pc, #248]	; (8018b0c <ff_wtoupper+0x10c>)
 8018a14:	e000      	b.n	8018a18 <ff_wtoupper+0x18>
 8018a16:	4b3e      	ldr	r3, [pc, #248]	; (8018b10 <ff_wtoupper+0x110>)
 8018a18:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8018a1a:	697b      	ldr	r3, [r7, #20]
 8018a1c:	1c9a      	adds	r2, r3, #2
 8018a1e:	617a      	str	r2, [r7, #20]
 8018a20:	881b      	ldrh	r3, [r3, #0]
 8018a22:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8018a24:	8a7b      	ldrh	r3, [r7, #18]
 8018a26:	2b00      	cmp	r3, #0
 8018a28:	d068      	beq.n	8018afc <ff_wtoupper+0xfc>
 8018a2a:	88fa      	ldrh	r2, [r7, #6]
 8018a2c:	8a7b      	ldrh	r3, [r7, #18]
 8018a2e:	429a      	cmp	r2, r3
 8018a30:	d364      	bcc.n	8018afc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8018a32:	697b      	ldr	r3, [r7, #20]
 8018a34:	1c9a      	adds	r2, r3, #2
 8018a36:	617a      	str	r2, [r7, #20]
 8018a38:	881b      	ldrh	r3, [r3, #0]
 8018a3a:	823b      	strh	r3, [r7, #16]
 8018a3c:	8a3b      	ldrh	r3, [r7, #16]
 8018a3e:	0a1b      	lsrs	r3, r3, #8
 8018a40:	81fb      	strh	r3, [r7, #14]
 8018a42:	8a3b      	ldrh	r3, [r7, #16]
 8018a44:	b2db      	uxtb	r3, r3
 8018a46:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8018a48:	88fa      	ldrh	r2, [r7, #6]
 8018a4a:	8a79      	ldrh	r1, [r7, #18]
 8018a4c:	8a3b      	ldrh	r3, [r7, #16]
 8018a4e:	440b      	add	r3, r1
 8018a50:	429a      	cmp	r2, r3
 8018a52:	da49      	bge.n	8018ae8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8018a54:	89fb      	ldrh	r3, [r7, #14]
 8018a56:	2b08      	cmp	r3, #8
 8018a58:	d84f      	bhi.n	8018afa <ff_wtoupper+0xfa>
 8018a5a:	a201      	add	r2, pc, #4	; (adr r2, 8018a60 <ff_wtoupper+0x60>)
 8018a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a60:	08018a85 	.word	0x08018a85
 8018a64:	08018a97 	.word	0x08018a97
 8018a68:	08018aad 	.word	0x08018aad
 8018a6c:	08018ab5 	.word	0x08018ab5
 8018a70:	08018abd 	.word	0x08018abd
 8018a74:	08018ac5 	.word	0x08018ac5
 8018a78:	08018acd 	.word	0x08018acd
 8018a7c:	08018ad5 	.word	0x08018ad5
 8018a80:	08018add 	.word	0x08018add
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8018a84:	88fa      	ldrh	r2, [r7, #6]
 8018a86:	8a7b      	ldrh	r3, [r7, #18]
 8018a88:	1ad3      	subs	r3, r2, r3
 8018a8a:	005b      	lsls	r3, r3, #1
 8018a8c:	697a      	ldr	r2, [r7, #20]
 8018a8e:	4413      	add	r3, r2
 8018a90:	881b      	ldrh	r3, [r3, #0]
 8018a92:	80fb      	strh	r3, [r7, #6]
 8018a94:	e027      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8018a96:	88fa      	ldrh	r2, [r7, #6]
 8018a98:	8a7b      	ldrh	r3, [r7, #18]
 8018a9a:	1ad3      	subs	r3, r2, r3
 8018a9c:	b29b      	uxth	r3, r3
 8018a9e:	f003 0301 	and.w	r3, r3, #1
 8018aa2:	b29b      	uxth	r3, r3
 8018aa4:	88fa      	ldrh	r2, [r7, #6]
 8018aa6:	1ad3      	subs	r3, r2, r3
 8018aa8:	80fb      	strh	r3, [r7, #6]
 8018aaa:	e01c      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8018aac:	88fb      	ldrh	r3, [r7, #6]
 8018aae:	3b10      	subs	r3, #16
 8018ab0:	80fb      	strh	r3, [r7, #6]
 8018ab2:	e018      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8018ab4:	88fb      	ldrh	r3, [r7, #6]
 8018ab6:	3b20      	subs	r3, #32
 8018ab8:	80fb      	strh	r3, [r7, #6]
 8018aba:	e014      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8018abc:	88fb      	ldrh	r3, [r7, #6]
 8018abe:	3b30      	subs	r3, #48	; 0x30
 8018ac0:	80fb      	strh	r3, [r7, #6]
 8018ac2:	e010      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8018ac4:	88fb      	ldrh	r3, [r7, #6]
 8018ac6:	3b1a      	subs	r3, #26
 8018ac8:	80fb      	strh	r3, [r7, #6]
 8018aca:	e00c      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8018acc:	88fb      	ldrh	r3, [r7, #6]
 8018ace:	3308      	adds	r3, #8
 8018ad0:	80fb      	strh	r3, [r7, #6]
 8018ad2:	e008      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8018ad4:	88fb      	ldrh	r3, [r7, #6]
 8018ad6:	3b50      	subs	r3, #80	; 0x50
 8018ad8:	80fb      	strh	r3, [r7, #6]
 8018ada:	e004      	b.n	8018ae6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8018adc:	88fb      	ldrh	r3, [r7, #6]
 8018ade:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8018ae2:	80fb      	strh	r3, [r7, #6]
 8018ae4:	bf00      	nop
			}
			break;
 8018ae6:	e008      	b.n	8018afa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8018ae8:	89fb      	ldrh	r3, [r7, #14]
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	d195      	bne.n	8018a1a <ff_wtoupper+0x1a>
 8018aee:	8a3b      	ldrh	r3, [r7, #16]
 8018af0:	005b      	lsls	r3, r3, #1
 8018af2:	697a      	ldr	r2, [r7, #20]
 8018af4:	4413      	add	r3, r2
 8018af6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8018af8:	e78f      	b.n	8018a1a <ff_wtoupper+0x1a>
			break;
 8018afa:	bf00      	nop
	}

	return chr;
 8018afc:	88fb      	ldrh	r3, [r7, #6]
}
 8018afe:	4618      	mov	r0, r3
 8018b00:	371c      	adds	r7, #28
 8018b02:	46bd      	mov	sp, r7
 8018b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b08:	4770      	bx	lr
 8018b0a:	bf00      	nop
 8018b0c:	0801de58 	.word	0x0801de58
 8018b10:	0801e04c 	.word	0x0801e04c

08018b14 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018b14:	b580      	push	{r7, lr}
 8018b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8018b18:	2201      	movs	r2, #1
 8018b1a:	4913      	ldr	r1, [pc, #76]	; (8018b68 <MX_USB_DEVICE_Init+0x54>)
 8018b1c:	4813      	ldr	r0, [pc, #76]	; (8018b6c <MX_USB_DEVICE_Init+0x58>)
 8018b1e:	f7fb ff85 	bl	8014a2c <USBD_Init>
 8018b22:	4603      	mov	r3, r0
 8018b24:	2b00      	cmp	r3, #0
 8018b26:	d001      	beq.n	8018b2c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8018b28:	f7e9 fbea 	bl	8002300 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8018b2c:	4910      	ldr	r1, [pc, #64]	; (8018b70 <MX_USB_DEVICE_Init+0x5c>)
 8018b2e:	480f      	ldr	r0, [pc, #60]	; (8018b6c <MX_USB_DEVICE_Init+0x58>)
 8018b30:	f7fb ffac 	bl	8014a8c <USBD_RegisterClass>
 8018b34:	4603      	mov	r3, r0
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d001      	beq.n	8018b3e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8018b3a:	f7e9 fbe1 	bl	8002300 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8018b3e:	490d      	ldr	r1, [pc, #52]	; (8018b74 <MX_USB_DEVICE_Init+0x60>)
 8018b40:	480a      	ldr	r0, [pc, #40]	; (8018b6c <MX_USB_DEVICE_Init+0x58>)
 8018b42:	f7fb fea3 	bl	801488c <USBD_CDC_RegisterInterface>
 8018b46:	4603      	mov	r3, r0
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	d001      	beq.n	8018b50 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8018b4c:	f7e9 fbd8 	bl	8002300 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8018b50:	4806      	ldr	r0, [pc, #24]	; (8018b6c <MX_USB_DEVICE_Init+0x58>)
 8018b52:	f7fb ffd1 	bl	8014af8 <USBD_Start>
 8018b56:	4603      	mov	r3, r0
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d001      	beq.n	8018b60 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8018b5c:	f7e9 fbd0 	bl	8002300 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8018b60:	f7f0 fbfc 	bl	800935c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8018b64:	bf00      	nop
 8018b66:	bd80      	pop	{r7, pc}
 8018b68:	240000b0 	.word	0x240000b0
 8018b6c:	240018dc 	.word	0x240018dc
 8018b70:	2400001c 	.word	0x2400001c
 8018b74:	2400009c 	.word	0x2400009c

08018b78 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8018b7c:	2200      	movs	r2, #0
 8018b7e:	4905      	ldr	r1, [pc, #20]	; (8018b94 <CDC_Init_HS+0x1c>)
 8018b80:	4805      	ldr	r0, [pc, #20]	; (8018b98 <CDC_Init_HS+0x20>)
 8018b82:	f7fb fe9d 	bl	80148c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8018b86:	4905      	ldr	r1, [pc, #20]	; (8018b9c <CDC_Init_HS+0x24>)
 8018b88:	4803      	ldr	r0, [pc, #12]	; (8018b98 <CDC_Init_HS+0x20>)
 8018b8a:	f7fb febb 	bl	8014904 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8018b8e:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8018b90:	4618      	mov	r0, r3
 8018b92:	bd80      	pop	{r7, pc}
 8018b94:	240023b8 	.word	0x240023b8
 8018b98:	240018dc 	.word	0x240018dc
 8018b9c:	24001bb8 	.word	0x24001bb8

08018ba0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8018ba0:	b480      	push	{r7}
 8018ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8018ba4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8018ba6:	4618      	mov	r0, r3
 8018ba8:	46bd      	mov	sp, r7
 8018baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bae:	4770      	bx	lr

08018bb0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018bb0:	b480      	push	{r7}
 8018bb2:	b083      	sub	sp, #12
 8018bb4:	af00      	add	r7, sp, #0
 8018bb6:	4603      	mov	r3, r0
 8018bb8:	6039      	str	r1, [r7, #0]
 8018bba:	71fb      	strb	r3, [r7, #7]
 8018bbc:	4613      	mov	r3, r2
 8018bbe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8018bc0:	79fb      	ldrb	r3, [r7, #7]
 8018bc2:	2b23      	cmp	r3, #35	; 0x23
 8018bc4:	d84a      	bhi.n	8018c5c <CDC_Control_HS+0xac>
 8018bc6:	a201      	add	r2, pc, #4	; (adr r2, 8018bcc <CDC_Control_HS+0x1c>)
 8018bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bcc:	08018c5d 	.word	0x08018c5d
 8018bd0:	08018c5d 	.word	0x08018c5d
 8018bd4:	08018c5d 	.word	0x08018c5d
 8018bd8:	08018c5d 	.word	0x08018c5d
 8018bdc:	08018c5d 	.word	0x08018c5d
 8018be0:	08018c5d 	.word	0x08018c5d
 8018be4:	08018c5d 	.word	0x08018c5d
 8018be8:	08018c5d 	.word	0x08018c5d
 8018bec:	08018c5d 	.word	0x08018c5d
 8018bf0:	08018c5d 	.word	0x08018c5d
 8018bf4:	08018c5d 	.word	0x08018c5d
 8018bf8:	08018c5d 	.word	0x08018c5d
 8018bfc:	08018c5d 	.word	0x08018c5d
 8018c00:	08018c5d 	.word	0x08018c5d
 8018c04:	08018c5d 	.word	0x08018c5d
 8018c08:	08018c5d 	.word	0x08018c5d
 8018c0c:	08018c5d 	.word	0x08018c5d
 8018c10:	08018c5d 	.word	0x08018c5d
 8018c14:	08018c5d 	.word	0x08018c5d
 8018c18:	08018c5d 	.word	0x08018c5d
 8018c1c:	08018c5d 	.word	0x08018c5d
 8018c20:	08018c5d 	.word	0x08018c5d
 8018c24:	08018c5d 	.word	0x08018c5d
 8018c28:	08018c5d 	.word	0x08018c5d
 8018c2c:	08018c5d 	.word	0x08018c5d
 8018c30:	08018c5d 	.word	0x08018c5d
 8018c34:	08018c5d 	.word	0x08018c5d
 8018c38:	08018c5d 	.word	0x08018c5d
 8018c3c:	08018c5d 	.word	0x08018c5d
 8018c40:	08018c5d 	.word	0x08018c5d
 8018c44:	08018c5d 	.word	0x08018c5d
 8018c48:	08018c5d 	.word	0x08018c5d
 8018c4c:	08018c5d 	.word	0x08018c5d
 8018c50:	08018c5d 	.word	0x08018c5d
 8018c54:	08018c5d 	.word	0x08018c5d
 8018c58:	08018c5d 	.word	0x08018c5d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8018c5c:	bf00      	nop
  }

  return (USBD_OK);
 8018c5e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8018c60:	4618      	mov	r0, r3
 8018c62:	370c      	adds	r7, #12
 8018c64:	46bd      	mov	sp, r7
 8018c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c6a:	4770      	bx	lr

08018c6c <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8018c6c:	b580      	push	{r7, lr}
 8018c6e:	b082      	sub	sp, #8
 8018c70:	af00      	add	r7, sp, #0
 8018c72:	6078      	str	r0, [r7, #4]
 8018c74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8018c76:	6879      	ldr	r1, [r7, #4]
 8018c78:	4805      	ldr	r0, [pc, #20]	; (8018c90 <CDC_Receive_HS+0x24>)
 8018c7a:	f7fb fe43 	bl	8014904 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8018c7e:	4804      	ldr	r0, [pc, #16]	; (8018c90 <CDC_Receive_HS+0x24>)
 8018c80:	f7fb fe9e 	bl	80149c0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8018c84:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8018c86:	4618      	mov	r0, r3
 8018c88:	3708      	adds	r7, #8
 8018c8a:	46bd      	mov	sp, r7
 8018c8c:	bd80      	pop	{r7, pc}
 8018c8e:	bf00      	nop
 8018c90:	240018dc 	.word	0x240018dc

08018c94 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8018c94:	b580      	push	{r7, lr}
 8018c96:	b084      	sub	sp, #16
 8018c98:	af00      	add	r7, sp, #0
 8018c9a:	6078      	str	r0, [r7, #4]
 8018c9c:	460b      	mov	r3, r1
 8018c9e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8018ca0:	2300      	movs	r3, #0
 8018ca2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8018ca4:	4b0d      	ldr	r3, [pc, #52]	; (8018cdc <CDC_Transmit_HS+0x48>)
 8018ca6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018caa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8018cac:	68bb      	ldr	r3, [r7, #8]
 8018cae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d001      	beq.n	8018cba <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8018cb6:	2301      	movs	r3, #1
 8018cb8:	e00b      	b.n	8018cd2 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8018cba:	887b      	ldrh	r3, [r7, #2]
 8018cbc:	461a      	mov	r2, r3
 8018cbe:	6879      	ldr	r1, [r7, #4]
 8018cc0:	4806      	ldr	r0, [pc, #24]	; (8018cdc <CDC_Transmit_HS+0x48>)
 8018cc2:	f7fb fdfd 	bl	80148c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8018cc6:	4805      	ldr	r0, [pc, #20]	; (8018cdc <CDC_Transmit_HS+0x48>)
 8018cc8:	f7fb fe3a 	bl	8014940 <USBD_CDC_TransmitPacket>
 8018ccc:	4603      	mov	r3, r0
 8018cce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8018cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8018cd2:	4618      	mov	r0, r3
 8018cd4:	3710      	adds	r7, #16
 8018cd6:	46bd      	mov	sp, r7
 8018cd8:	bd80      	pop	{r7, pc}
 8018cda:	bf00      	nop
 8018cdc:	240018dc 	.word	0x240018dc

08018ce0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018ce0:	b480      	push	{r7}
 8018ce2:	b087      	sub	sp, #28
 8018ce4:	af00      	add	r7, sp, #0
 8018ce6:	60f8      	str	r0, [r7, #12]
 8018ce8:	60b9      	str	r1, [r7, #8]
 8018cea:	4613      	mov	r3, r2
 8018cec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8018cee:	2300      	movs	r3, #0
 8018cf0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8018cf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018cf6:	4618      	mov	r0, r3
 8018cf8:	371c      	adds	r7, #28
 8018cfa:	46bd      	mov	sp, r7
 8018cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d00:	4770      	bx	lr
	...

08018d04 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d04:	b480      	push	{r7}
 8018d06:	b083      	sub	sp, #12
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	4603      	mov	r3, r0
 8018d0c:	6039      	str	r1, [r7, #0]
 8018d0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8018d10:	683b      	ldr	r3, [r7, #0]
 8018d12:	2212      	movs	r2, #18
 8018d14:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8018d16:	4b03      	ldr	r3, [pc, #12]	; (8018d24 <USBD_HS_DeviceDescriptor+0x20>)
}
 8018d18:	4618      	mov	r0, r3
 8018d1a:	370c      	adds	r7, #12
 8018d1c:	46bd      	mov	sp, r7
 8018d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d22:	4770      	bx	lr
 8018d24:	240000cc 	.word	0x240000cc

08018d28 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d28:	b480      	push	{r7}
 8018d2a:	b083      	sub	sp, #12
 8018d2c:	af00      	add	r7, sp, #0
 8018d2e:	4603      	mov	r3, r0
 8018d30:	6039      	str	r1, [r7, #0]
 8018d32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018d34:	683b      	ldr	r3, [r7, #0]
 8018d36:	2204      	movs	r2, #4
 8018d38:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018d3a:	4b03      	ldr	r3, [pc, #12]	; (8018d48 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8018d3c:	4618      	mov	r0, r3
 8018d3e:	370c      	adds	r7, #12
 8018d40:	46bd      	mov	sp, r7
 8018d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d46:	4770      	bx	lr
 8018d48:	240000e0 	.word	0x240000e0

08018d4c <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b082      	sub	sp, #8
 8018d50:	af00      	add	r7, sp, #0
 8018d52:	4603      	mov	r3, r0
 8018d54:	6039      	str	r1, [r7, #0]
 8018d56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018d58:	79fb      	ldrb	r3, [r7, #7]
 8018d5a:	2b00      	cmp	r3, #0
 8018d5c:	d105      	bne.n	8018d6a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8018d5e:	683a      	ldr	r2, [r7, #0]
 8018d60:	4907      	ldr	r1, [pc, #28]	; (8018d80 <USBD_HS_ProductStrDescriptor+0x34>)
 8018d62:	4808      	ldr	r0, [pc, #32]	; (8018d84 <USBD_HS_ProductStrDescriptor+0x38>)
 8018d64:	f7fd f87a 	bl	8015e5c <USBD_GetString>
 8018d68:	e004      	b.n	8018d74 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8018d6a:	683a      	ldr	r2, [r7, #0]
 8018d6c:	4904      	ldr	r1, [pc, #16]	; (8018d80 <USBD_HS_ProductStrDescriptor+0x34>)
 8018d6e:	4805      	ldr	r0, [pc, #20]	; (8018d84 <USBD_HS_ProductStrDescriptor+0x38>)
 8018d70:	f7fd f874 	bl	8015e5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8018d74:	4b02      	ldr	r3, [pc, #8]	; (8018d80 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8018d76:	4618      	mov	r0, r3
 8018d78:	3708      	adds	r7, #8
 8018d7a:	46bd      	mov	sp, r7
 8018d7c:	bd80      	pop	{r7, pc}
 8018d7e:	bf00      	nop
 8018d80:	24002bb8 	.word	0x24002bb8
 8018d84:	0801dbc8 	.word	0x0801dbc8

08018d88 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d88:	b580      	push	{r7, lr}
 8018d8a:	b082      	sub	sp, #8
 8018d8c:	af00      	add	r7, sp, #0
 8018d8e:	4603      	mov	r3, r0
 8018d90:	6039      	str	r1, [r7, #0]
 8018d92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018d94:	683a      	ldr	r2, [r7, #0]
 8018d96:	4904      	ldr	r1, [pc, #16]	; (8018da8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8018d98:	4804      	ldr	r0, [pc, #16]	; (8018dac <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8018d9a:	f7fd f85f 	bl	8015e5c <USBD_GetString>
  return USBD_StrDesc;
 8018d9e:	4b02      	ldr	r3, [pc, #8]	; (8018da8 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8018da0:	4618      	mov	r0, r3
 8018da2:	3708      	adds	r7, #8
 8018da4:	46bd      	mov	sp, r7
 8018da6:	bd80      	pop	{r7, pc}
 8018da8:	24002bb8 	.word	0x24002bb8
 8018dac:	0801dbe4 	.word	0x0801dbe4

08018db0 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018db0:	b580      	push	{r7, lr}
 8018db2:	b082      	sub	sp, #8
 8018db4:	af00      	add	r7, sp, #0
 8018db6:	4603      	mov	r3, r0
 8018db8:	6039      	str	r1, [r7, #0]
 8018dba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018dbc:	683b      	ldr	r3, [r7, #0]
 8018dbe:	221a      	movs	r2, #26
 8018dc0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018dc2:	f000 f843 	bl	8018e4c <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8018dc6:	4b02      	ldr	r3, [pc, #8]	; (8018dd0 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8018dc8:	4618      	mov	r0, r3
 8018dca:	3708      	adds	r7, #8
 8018dcc:	46bd      	mov	sp, r7
 8018dce:	bd80      	pop	{r7, pc}
 8018dd0:	240000e4 	.word	0x240000e4

08018dd4 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018dd4:	b580      	push	{r7, lr}
 8018dd6:	b082      	sub	sp, #8
 8018dd8:	af00      	add	r7, sp, #0
 8018dda:	4603      	mov	r3, r0
 8018ddc:	6039      	str	r1, [r7, #0]
 8018dde:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018de0:	79fb      	ldrb	r3, [r7, #7]
 8018de2:	2b00      	cmp	r3, #0
 8018de4:	d105      	bne.n	8018df2 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8018de6:	683a      	ldr	r2, [r7, #0]
 8018de8:	4907      	ldr	r1, [pc, #28]	; (8018e08 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018dea:	4808      	ldr	r0, [pc, #32]	; (8018e0c <USBD_HS_ConfigStrDescriptor+0x38>)
 8018dec:	f7fd f836 	bl	8015e5c <USBD_GetString>
 8018df0:	e004      	b.n	8018dfc <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8018df2:	683a      	ldr	r2, [r7, #0]
 8018df4:	4904      	ldr	r1, [pc, #16]	; (8018e08 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018df6:	4805      	ldr	r0, [pc, #20]	; (8018e0c <USBD_HS_ConfigStrDescriptor+0x38>)
 8018df8:	f7fd f830 	bl	8015e5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8018dfc:	4b02      	ldr	r3, [pc, #8]	; (8018e08 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8018dfe:	4618      	mov	r0, r3
 8018e00:	3708      	adds	r7, #8
 8018e02:	46bd      	mov	sp, r7
 8018e04:	bd80      	pop	{r7, pc}
 8018e06:	bf00      	nop
 8018e08:	24002bb8 	.word	0x24002bb8
 8018e0c:	0801dbe8 	.word	0x0801dbe8

08018e10 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018e10:	b580      	push	{r7, lr}
 8018e12:	b082      	sub	sp, #8
 8018e14:	af00      	add	r7, sp, #0
 8018e16:	4603      	mov	r3, r0
 8018e18:	6039      	str	r1, [r7, #0]
 8018e1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018e1c:	79fb      	ldrb	r3, [r7, #7]
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	d105      	bne.n	8018e2e <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8018e22:	683a      	ldr	r2, [r7, #0]
 8018e24:	4907      	ldr	r1, [pc, #28]	; (8018e44 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018e26:	4808      	ldr	r0, [pc, #32]	; (8018e48 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018e28:	f7fd f818 	bl	8015e5c <USBD_GetString>
 8018e2c:	e004      	b.n	8018e38 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8018e2e:	683a      	ldr	r2, [r7, #0]
 8018e30:	4904      	ldr	r1, [pc, #16]	; (8018e44 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018e32:	4805      	ldr	r0, [pc, #20]	; (8018e48 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018e34:	f7fd f812 	bl	8015e5c <USBD_GetString>
  }
  return USBD_StrDesc;
 8018e38:	4b02      	ldr	r3, [pc, #8]	; (8018e44 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8018e3a:	4618      	mov	r0, r3
 8018e3c:	3708      	adds	r7, #8
 8018e3e:	46bd      	mov	sp, r7
 8018e40:	bd80      	pop	{r7, pc}
 8018e42:	bf00      	nop
 8018e44:	24002bb8 	.word	0x24002bb8
 8018e48:	0801dbf4 	.word	0x0801dbf4

08018e4c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018e4c:	b580      	push	{r7, lr}
 8018e4e:	b084      	sub	sp, #16
 8018e50:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018e52:	4b0f      	ldr	r3, [pc, #60]	; (8018e90 <Get_SerialNum+0x44>)
 8018e54:	681b      	ldr	r3, [r3, #0]
 8018e56:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018e58:	4b0e      	ldr	r3, [pc, #56]	; (8018e94 <Get_SerialNum+0x48>)
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018e5e:	4b0e      	ldr	r3, [pc, #56]	; (8018e98 <Get_SerialNum+0x4c>)
 8018e60:	681b      	ldr	r3, [r3, #0]
 8018e62:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018e64:	68fa      	ldr	r2, [r7, #12]
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	4413      	add	r3, r2
 8018e6a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018e6c:	68fb      	ldr	r3, [r7, #12]
 8018e6e:	2b00      	cmp	r3, #0
 8018e70:	d009      	beq.n	8018e86 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018e72:	2208      	movs	r2, #8
 8018e74:	4909      	ldr	r1, [pc, #36]	; (8018e9c <Get_SerialNum+0x50>)
 8018e76:	68f8      	ldr	r0, [r7, #12]
 8018e78:	f000 f814 	bl	8018ea4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018e7c:	2204      	movs	r2, #4
 8018e7e:	4908      	ldr	r1, [pc, #32]	; (8018ea0 <Get_SerialNum+0x54>)
 8018e80:	68b8      	ldr	r0, [r7, #8]
 8018e82:	f000 f80f 	bl	8018ea4 <IntToUnicode>
  }
}
 8018e86:	bf00      	nop
 8018e88:	3710      	adds	r7, #16
 8018e8a:	46bd      	mov	sp, r7
 8018e8c:	bd80      	pop	{r7, pc}
 8018e8e:	bf00      	nop
 8018e90:	1ff1e800 	.word	0x1ff1e800
 8018e94:	1ff1e804 	.word	0x1ff1e804
 8018e98:	1ff1e808 	.word	0x1ff1e808
 8018e9c:	240000e6 	.word	0x240000e6
 8018ea0:	240000f6 	.word	0x240000f6

08018ea4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018ea4:	b480      	push	{r7}
 8018ea6:	b087      	sub	sp, #28
 8018ea8:	af00      	add	r7, sp, #0
 8018eaa:	60f8      	str	r0, [r7, #12]
 8018eac:	60b9      	str	r1, [r7, #8]
 8018eae:	4613      	mov	r3, r2
 8018eb0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018eb2:	2300      	movs	r3, #0
 8018eb4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018eb6:	2300      	movs	r3, #0
 8018eb8:	75fb      	strb	r3, [r7, #23]
 8018eba:	e027      	b.n	8018f0c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018ebc:	68fb      	ldr	r3, [r7, #12]
 8018ebe:	0f1b      	lsrs	r3, r3, #28
 8018ec0:	2b09      	cmp	r3, #9
 8018ec2:	d80b      	bhi.n	8018edc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018ec4:	68fb      	ldr	r3, [r7, #12]
 8018ec6:	0f1b      	lsrs	r3, r3, #28
 8018ec8:	b2da      	uxtb	r2, r3
 8018eca:	7dfb      	ldrb	r3, [r7, #23]
 8018ecc:	005b      	lsls	r3, r3, #1
 8018ece:	4619      	mov	r1, r3
 8018ed0:	68bb      	ldr	r3, [r7, #8]
 8018ed2:	440b      	add	r3, r1
 8018ed4:	3230      	adds	r2, #48	; 0x30
 8018ed6:	b2d2      	uxtb	r2, r2
 8018ed8:	701a      	strb	r2, [r3, #0]
 8018eda:	e00a      	b.n	8018ef2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018edc:	68fb      	ldr	r3, [r7, #12]
 8018ede:	0f1b      	lsrs	r3, r3, #28
 8018ee0:	b2da      	uxtb	r2, r3
 8018ee2:	7dfb      	ldrb	r3, [r7, #23]
 8018ee4:	005b      	lsls	r3, r3, #1
 8018ee6:	4619      	mov	r1, r3
 8018ee8:	68bb      	ldr	r3, [r7, #8]
 8018eea:	440b      	add	r3, r1
 8018eec:	3237      	adds	r2, #55	; 0x37
 8018eee:	b2d2      	uxtb	r2, r2
 8018ef0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018ef2:	68fb      	ldr	r3, [r7, #12]
 8018ef4:	011b      	lsls	r3, r3, #4
 8018ef6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018ef8:	7dfb      	ldrb	r3, [r7, #23]
 8018efa:	005b      	lsls	r3, r3, #1
 8018efc:	3301      	adds	r3, #1
 8018efe:	68ba      	ldr	r2, [r7, #8]
 8018f00:	4413      	add	r3, r2
 8018f02:	2200      	movs	r2, #0
 8018f04:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018f06:	7dfb      	ldrb	r3, [r7, #23]
 8018f08:	3301      	adds	r3, #1
 8018f0a:	75fb      	strb	r3, [r7, #23]
 8018f0c:	7dfa      	ldrb	r2, [r7, #23]
 8018f0e:	79fb      	ldrb	r3, [r7, #7]
 8018f10:	429a      	cmp	r2, r3
 8018f12:	d3d3      	bcc.n	8018ebc <IntToUnicode+0x18>
  }
}
 8018f14:	bf00      	nop
 8018f16:	bf00      	nop
 8018f18:	371c      	adds	r7, #28
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f20:	4770      	bx	lr
	...

08018f24 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018f24:	b580      	push	{r7, lr}
 8018f26:	b0b2      	sub	sp, #200	; 0xc8
 8018f28:	af00      	add	r7, sp, #0
 8018f2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018f2c:	f107 0310 	add.w	r3, r7, #16
 8018f30:	22b8      	movs	r2, #184	; 0xb8
 8018f32:	2100      	movs	r1, #0
 8018f34:	4618      	mov	r0, r3
 8018f36:	f001 fa66 	bl	801a406 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	681b      	ldr	r3, [r3, #0]
 8018f3e:	4a1a      	ldr	r2, [pc, #104]	; (8018fa8 <HAL_PCD_MspInit+0x84>)
 8018f40:	4293      	cmp	r3, r2
 8018f42:	d12c      	bne.n	8018f9e <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018f44:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8018f48:	f04f 0300 	mov.w	r3, #0
 8018f4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8018f50:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8018f54:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018f58:	f107 0310 	add.w	r3, r7, #16
 8018f5c:	4618      	mov	r0, r3
 8018f5e:	f7f1 f9dd 	bl	800a31c <HAL_RCCEx_PeriphCLKConfig>
 8018f62:	4603      	mov	r3, r0
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d001      	beq.n	8018f6c <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8018f68:	f7e9 f9ca 	bl	8002300 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8018f6c:	f7f0 f9f6 	bl	800935c <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8018f70:	4b0e      	ldr	r3, [pc, #56]	; (8018fac <HAL_PCD_MspInit+0x88>)
 8018f72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8018f76:	4a0d      	ldr	r2, [pc, #52]	; (8018fac <HAL_PCD_MspInit+0x88>)
 8018f78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8018f7c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8018f80:	4b0a      	ldr	r3, [pc, #40]	; (8018fac <HAL_PCD_MspInit+0x88>)
 8018f82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8018f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8018f8a:	60fb      	str	r3, [r7, #12]
 8018f8c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8018f8e:	2200      	movs	r2, #0
 8018f90:	2100      	movs	r1, #0
 8018f92:	204d      	movs	r0, #77	; 0x4d
 8018f94:	f7eb ff7f 	bl	8004e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8018f98:	204d      	movs	r0, #77	; 0x4d
 8018f9a:	f7eb ff96 	bl	8004eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8018f9e:	bf00      	nop
 8018fa0:	37c8      	adds	r7, #200	; 0xc8
 8018fa2:	46bd      	mov	sp, r7
 8018fa4:	bd80      	pop	{r7, pc}
 8018fa6:	bf00      	nop
 8018fa8:	40040000 	.word	0x40040000
 8018fac:	58024400 	.word	0x58024400

08018fb0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018fb0:	b580      	push	{r7, lr}
 8018fb2:	b082      	sub	sp, #8
 8018fb4:	af00      	add	r7, sp, #0
 8018fb6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018fb8:	687b      	ldr	r3, [r7, #4]
 8018fba:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8018fc4:	4619      	mov	r1, r3
 8018fc6:	4610      	mov	r0, r2
 8018fc8:	f7fb fde3 	bl	8014b92 <USBD_LL_SetupStage>
}
 8018fcc:	bf00      	nop
 8018fce:	3708      	adds	r7, #8
 8018fd0:	46bd      	mov	sp, r7
 8018fd2:	bd80      	pop	{r7, pc}

08018fd4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018fd4:	b580      	push	{r7, lr}
 8018fd6:	b082      	sub	sp, #8
 8018fd8:	af00      	add	r7, sp, #0
 8018fda:	6078      	str	r0, [r7, #4]
 8018fdc:	460b      	mov	r3, r1
 8018fde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8018fe6:	78fa      	ldrb	r2, [r7, #3]
 8018fe8:	6879      	ldr	r1, [r7, #4]
 8018fea:	4613      	mov	r3, r2
 8018fec:	00db      	lsls	r3, r3, #3
 8018fee:	4413      	add	r3, r2
 8018ff0:	009b      	lsls	r3, r3, #2
 8018ff2:	440b      	add	r3, r1
 8018ff4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8018ff8:	681a      	ldr	r2, [r3, #0]
 8018ffa:	78fb      	ldrb	r3, [r7, #3]
 8018ffc:	4619      	mov	r1, r3
 8018ffe:	f7fb fe1d 	bl	8014c3c <USBD_LL_DataOutStage>
}
 8019002:	bf00      	nop
 8019004:	3708      	adds	r7, #8
 8019006:	46bd      	mov	sp, r7
 8019008:	bd80      	pop	{r7, pc}

0801900a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801900a:	b580      	push	{r7, lr}
 801900c:	b082      	sub	sp, #8
 801900e:	af00      	add	r7, sp, #0
 8019010:	6078      	str	r0, [r7, #4]
 8019012:	460b      	mov	r3, r1
 8019014:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801901c:	78fa      	ldrb	r2, [r7, #3]
 801901e:	6879      	ldr	r1, [r7, #4]
 8019020:	4613      	mov	r3, r2
 8019022:	00db      	lsls	r3, r3, #3
 8019024:	4413      	add	r3, r2
 8019026:	009b      	lsls	r3, r3, #2
 8019028:	440b      	add	r3, r1
 801902a:	3348      	adds	r3, #72	; 0x48
 801902c:	681a      	ldr	r2, [r3, #0]
 801902e:	78fb      	ldrb	r3, [r7, #3]
 8019030:	4619      	mov	r1, r3
 8019032:	f7fb feb6 	bl	8014da2 <USBD_LL_DataInStage>
}
 8019036:	bf00      	nop
 8019038:	3708      	adds	r7, #8
 801903a:	46bd      	mov	sp, r7
 801903c:	bd80      	pop	{r7, pc}

0801903e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801903e:	b580      	push	{r7, lr}
 8019040:	b082      	sub	sp, #8
 8019042:	af00      	add	r7, sp, #0
 8019044:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801904c:	4618      	mov	r0, r3
 801904e:	f7fb fff0 	bl	8015032 <USBD_LL_SOF>
}
 8019052:	bf00      	nop
 8019054:	3708      	adds	r7, #8
 8019056:	46bd      	mov	sp, r7
 8019058:	bd80      	pop	{r7, pc}

0801905a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801905a:	b580      	push	{r7, lr}
 801905c:	b084      	sub	sp, #16
 801905e:	af00      	add	r7, sp, #0
 8019060:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019062:	2301      	movs	r3, #1
 8019064:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019066:	687b      	ldr	r3, [r7, #4]
 8019068:	691b      	ldr	r3, [r3, #16]
 801906a:	2b00      	cmp	r3, #0
 801906c:	d102      	bne.n	8019074 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801906e:	2300      	movs	r3, #0
 8019070:	73fb      	strb	r3, [r7, #15]
 8019072:	e008      	b.n	8019086 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	691b      	ldr	r3, [r3, #16]
 8019078:	2b02      	cmp	r3, #2
 801907a:	d102      	bne.n	8019082 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801907c:	2301      	movs	r3, #1
 801907e:	73fb      	strb	r3, [r7, #15]
 8019080:	e001      	b.n	8019086 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019082:	f7e9 f93d 	bl	8002300 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019086:	687b      	ldr	r3, [r7, #4]
 8019088:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801908c:	7bfa      	ldrb	r2, [r7, #15]
 801908e:	4611      	mov	r1, r2
 8019090:	4618      	mov	r0, r3
 8019092:	f7fb ff8a 	bl	8014faa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801909c:	4618      	mov	r0, r3
 801909e:	f7fb ff32 	bl	8014f06 <USBD_LL_Reset>
}
 80190a2:	bf00      	nop
 80190a4:	3710      	adds	r7, #16
 80190a6:	46bd      	mov	sp, r7
 80190a8:	bd80      	pop	{r7, pc}
	...

080190ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	b082      	sub	sp, #8
 80190b0:	af00      	add	r7, sp, #0
 80190b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80190b4:	687b      	ldr	r3, [r7, #4]
 80190b6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80190ba:	4618      	mov	r0, r3
 80190bc:	f7fb ff85 	bl	8014fca <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	681b      	ldr	r3, [r3, #0]
 80190c4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80190c8:	681b      	ldr	r3, [r3, #0]
 80190ca:	687a      	ldr	r2, [r7, #4]
 80190cc:	6812      	ldr	r2, [r2, #0]
 80190ce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80190d2:	f043 0301 	orr.w	r3, r3, #1
 80190d6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	6a1b      	ldr	r3, [r3, #32]
 80190dc:	2b00      	cmp	r3, #0
 80190de:	d005      	beq.n	80190ec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80190e0:	4b04      	ldr	r3, [pc, #16]	; (80190f4 <HAL_PCD_SuspendCallback+0x48>)
 80190e2:	691b      	ldr	r3, [r3, #16]
 80190e4:	4a03      	ldr	r2, [pc, #12]	; (80190f4 <HAL_PCD_SuspendCallback+0x48>)
 80190e6:	f043 0306 	orr.w	r3, r3, #6
 80190ea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80190ec:	bf00      	nop
 80190ee:	3708      	adds	r7, #8
 80190f0:	46bd      	mov	sp, r7
 80190f2:	bd80      	pop	{r7, pc}
 80190f4:	e000ed00 	.word	0xe000ed00

080190f8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80190f8:	b580      	push	{r7, lr}
 80190fa:	b082      	sub	sp, #8
 80190fc:	af00      	add	r7, sp, #0
 80190fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8019100:	687b      	ldr	r3, [r7, #4]
 8019102:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8019106:	4618      	mov	r0, r3
 8019108:	f7fb ff7b 	bl	8015002 <USBD_LL_Resume>
}
 801910c:	bf00      	nop
 801910e:	3708      	adds	r7, #8
 8019110:	46bd      	mov	sp, r7
 8019112:	bd80      	pop	{r7, pc}

08019114 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019114:	b580      	push	{r7, lr}
 8019116:	b082      	sub	sp, #8
 8019118:	af00      	add	r7, sp, #0
 801911a:	6078      	str	r0, [r7, #4]
 801911c:	460b      	mov	r3, r1
 801911e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019120:	687b      	ldr	r3, [r7, #4]
 8019122:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8019126:	78fa      	ldrb	r2, [r7, #3]
 8019128:	4611      	mov	r1, r2
 801912a:	4618      	mov	r0, r3
 801912c:	f7fb ffd3 	bl	80150d6 <USBD_LL_IsoOUTIncomplete>
}
 8019130:	bf00      	nop
 8019132:	3708      	adds	r7, #8
 8019134:	46bd      	mov	sp, r7
 8019136:	bd80      	pop	{r7, pc}

08019138 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019138:	b580      	push	{r7, lr}
 801913a:	b082      	sub	sp, #8
 801913c:	af00      	add	r7, sp, #0
 801913e:	6078      	str	r0, [r7, #4]
 8019140:	460b      	mov	r3, r1
 8019142:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801914a:	78fa      	ldrb	r2, [r7, #3]
 801914c:	4611      	mov	r1, r2
 801914e:	4618      	mov	r0, r3
 8019150:	f7fb ff8f 	bl	8015072 <USBD_LL_IsoINIncomplete>
}
 8019154:	bf00      	nop
 8019156:	3708      	adds	r7, #8
 8019158:	46bd      	mov	sp, r7
 801915a:	bd80      	pop	{r7, pc}

0801915c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801915c:	b580      	push	{r7, lr}
 801915e:	b082      	sub	sp, #8
 8019160:	af00      	add	r7, sp, #0
 8019162:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019164:	687b      	ldr	r3, [r7, #4]
 8019166:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801916a:	4618      	mov	r0, r3
 801916c:	f7fb ffe5 	bl	801513a <USBD_LL_DevConnected>
}
 8019170:	bf00      	nop
 8019172:	3708      	adds	r7, #8
 8019174:	46bd      	mov	sp, r7
 8019176:	bd80      	pop	{r7, pc}

08019178 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019178:	b580      	push	{r7, lr}
 801917a:	b082      	sub	sp, #8
 801917c:	af00      	add	r7, sp, #0
 801917e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8019186:	4618      	mov	r0, r3
 8019188:	f7fb ffe2 	bl	8015150 <USBD_LL_DevDisconnected>
}
 801918c:	bf00      	nop
 801918e:	3708      	adds	r7, #8
 8019190:	46bd      	mov	sp, r7
 8019192:	bd80      	pop	{r7, pc}

08019194 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019194:	b580      	push	{r7, lr}
 8019196:	b082      	sub	sp, #8
 8019198:	af00      	add	r7, sp, #0
 801919a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	781b      	ldrb	r3, [r3, #0]
 80191a0:	2b01      	cmp	r3, #1
 80191a2:	d140      	bne.n	8019226 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80191a4:	4a22      	ldr	r2, [pc, #136]	; (8019230 <USBD_LL_Init+0x9c>)
 80191a6:	687b      	ldr	r3, [r7, #4]
 80191a8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 80191ac:	687b      	ldr	r3, [r7, #4]
 80191ae:	4a20      	ldr	r2, [pc, #128]	; (8019230 <USBD_LL_Init+0x9c>)
 80191b0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80191b4:	4b1e      	ldr	r3, [pc, #120]	; (8019230 <USBD_LL_Init+0x9c>)
 80191b6:	4a1f      	ldr	r2, [pc, #124]	; (8019234 <USBD_LL_Init+0xa0>)
 80191b8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80191ba:	4b1d      	ldr	r3, [pc, #116]	; (8019230 <USBD_LL_Init+0x9c>)
 80191bc:	2209      	movs	r2, #9
 80191be:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 80191c0:	4b1b      	ldr	r3, [pc, #108]	; (8019230 <USBD_LL_Init+0x9c>)
 80191c2:	2202      	movs	r2, #2
 80191c4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80191c6:	4b1a      	ldr	r3, [pc, #104]	; (8019230 <USBD_LL_Init+0x9c>)
 80191c8:	2200      	movs	r2, #0
 80191ca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80191cc:	4b18      	ldr	r3, [pc, #96]	; (8019230 <USBD_LL_Init+0x9c>)
 80191ce:	2202      	movs	r2, #2
 80191d0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80191d2:	4b17      	ldr	r3, [pc, #92]	; (8019230 <USBD_LL_Init+0x9c>)
 80191d4:	2200      	movs	r2, #0
 80191d6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80191d8:	4b15      	ldr	r3, [pc, #84]	; (8019230 <USBD_LL_Init+0x9c>)
 80191da:	2200      	movs	r2, #0
 80191dc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80191de:	4b14      	ldr	r3, [pc, #80]	; (8019230 <USBD_LL_Init+0x9c>)
 80191e0:	2200      	movs	r2, #0
 80191e2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80191e4:	4b12      	ldr	r3, [pc, #72]	; (8019230 <USBD_LL_Init+0x9c>)
 80191e6:	2200      	movs	r2, #0
 80191e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80191ea:	4b11      	ldr	r3, [pc, #68]	; (8019230 <USBD_LL_Init+0x9c>)
 80191ec:	2200      	movs	r2, #0
 80191ee:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80191f0:	4b0f      	ldr	r3, [pc, #60]	; (8019230 <USBD_LL_Init+0x9c>)
 80191f2:	2200      	movs	r2, #0
 80191f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80191f6:	480e      	ldr	r0, [pc, #56]	; (8019230 <USBD_LL_Init+0x9c>)
 80191f8:	f7ee fdbd 	bl	8007d76 <HAL_PCD_Init>
 80191fc:	4603      	mov	r3, r0
 80191fe:	2b00      	cmp	r3, #0
 8019200:	d001      	beq.n	8019206 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8019202:	f7e9 f87d 	bl	8002300 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8019206:	f44f 7100 	mov.w	r1, #512	; 0x200
 801920a:	4809      	ldr	r0, [pc, #36]	; (8019230 <USBD_LL_Init+0x9c>)
 801920c:	f7f0 f82b 	bl	8009266 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8019210:	2280      	movs	r2, #128	; 0x80
 8019212:	2100      	movs	r1, #0
 8019214:	4806      	ldr	r0, [pc, #24]	; (8019230 <USBD_LL_Init+0x9c>)
 8019216:	f7ef ffdf 	bl	80091d8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801921a:	f44f 72ba 	mov.w	r2, #372	; 0x174
 801921e:	2101      	movs	r1, #1
 8019220:	4803      	ldr	r0, [pc, #12]	; (8019230 <USBD_LL_Init+0x9c>)
 8019222:	f7ef ffd9 	bl	80091d8 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8019226:	2300      	movs	r3, #0
}
 8019228:	4618      	mov	r0, r3
 801922a:	3708      	adds	r7, #8
 801922c:	46bd      	mov	sp, r7
 801922e:	bd80      	pop	{r7, pc}
 8019230:	24002db8 	.word	0x24002db8
 8019234:	40040000 	.word	0x40040000

08019238 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8019238:	b580      	push	{r7, lr}
 801923a:	b084      	sub	sp, #16
 801923c:	af00      	add	r7, sp, #0
 801923e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019240:	2300      	movs	r3, #0
 8019242:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019244:	2300      	movs	r3, #0
 8019246:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8019248:	687b      	ldr	r3, [r7, #4]
 801924a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801924e:	4618      	mov	r0, r3
 8019250:	f7ee feb5 	bl	8007fbe <HAL_PCD_Start>
 8019254:	4603      	mov	r3, r0
 8019256:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019258:	7bfb      	ldrb	r3, [r7, #15]
 801925a:	4618      	mov	r0, r3
 801925c:	f000 f942 	bl	80194e4 <USBD_Get_USB_Status>
 8019260:	4603      	mov	r3, r0
 8019262:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019264:	7bbb      	ldrb	r3, [r7, #14]
}
 8019266:	4618      	mov	r0, r3
 8019268:	3710      	adds	r7, #16
 801926a:	46bd      	mov	sp, r7
 801926c:	bd80      	pop	{r7, pc}

0801926e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801926e:	b580      	push	{r7, lr}
 8019270:	b084      	sub	sp, #16
 8019272:	af00      	add	r7, sp, #0
 8019274:	6078      	str	r0, [r7, #4]
 8019276:	4608      	mov	r0, r1
 8019278:	4611      	mov	r1, r2
 801927a:	461a      	mov	r2, r3
 801927c:	4603      	mov	r3, r0
 801927e:	70fb      	strb	r3, [r7, #3]
 8019280:	460b      	mov	r3, r1
 8019282:	70bb      	strb	r3, [r7, #2]
 8019284:	4613      	mov	r3, r2
 8019286:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019288:	2300      	movs	r3, #0
 801928a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801928c:	2300      	movs	r3, #0
 801928e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8019296:	78bb      	ldrb	r3, [r7, #2]
 8019298:	883a      	ldrh	r2, [r7, #0]
 801929a:	78f9      	ldrb	r1, [r7, #3]
 801929c:	f7ef fbb5 	bl	8008a0a <HAL_PCD_EP_Open>
 80192a0:	4603      	mov	r3, r0
 80192a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80192a4:	7bfb      	ldrb	r3, [r7, #15]
 80192a6:	4618      	mov	r0, r3
 80192a8:	f000 f91c 	bl	80194e4 <USBD_Get_USB_Status>
 80192ac:	4603      	mov	r3, r0
 80192ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80192b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80192b2:	4618      	mov	r0, r3
 80192b4:	3710      	adds	r7, #16
 80192b6:	46bd      	mov	sp, r7
 80192b8:	bd80      	pop	{r7, pc}

080192ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80192ba:	b580      	push	{r7, lr}
 80192bc:	b084      	sub	sp, #16
 80192be:	af00      	add	r7, sp, #0
 80192c0:	6078      	str	r0, [r7, #4]
 80192c2:	460b      	mov	r3, r1
 80192c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80192c6:	2300      	movs	r3, #0
 80192c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80192ca:	2300      	movs	r3, #0
 80192cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80192ce:	687b      	ldr	r3, [r7, #4]
 80192d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80192d4:	78fa      	ldrb	r2, [r7, #3]
 80192d6:	4611      	mov	r1, r2
 80192d8:	4618      	mov	r0, r3
 80192da:	f7ef fbfe 	bl	8008ada <HAL_PCD_EP_Close>
 80192de:	4603      	mov	r3, r0
 80192e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80192e2:	7bfb      	ldrb	r3, [r7, #15]
 80192e4:	4618      	mov	r0, r3
 80192e6:	f000 f8fd 	bl	80194e4 <USBD_Get_USB_Status>
 80192ea:	4603      	mov	r3, r0
 80192ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80192ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80192f0:	4618      	mov	r0, r3
 80192f2:	3710      	adds	r7, #16
 80192f4:	46bd      	mov	sp, r7
 80192f6:	bd80      	pop	{r7, pc}

080192f8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80192f8:	b580      	push	{r7, lr}
 80192fa:	b084      	sub	sp, #16
 80192fc:	af00      	add	r7, sp, #0
 80192fe:	6078      	str	r0, [r7, #4]
 8019300:	460b      	mov	r3, r1
 8019302:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019304:	2300      	movs	r3, #0
 8019306:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019308:	2300      	movs	r3, #0
 801930a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801930c:	687b      	ldr	r3, [r7, #4]
 801930e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019312:	78fa      	ldrb	r2, [r7, #3]
 8019314:	4611      	mov	r1, r2
 8019316:	4618      	mov	r0, r3
 8019318:	f7ef fcb8 	bl	8008c8c <HAL_PCD_EP_SetStall>
 801931c:	4603      	mov	r3, r0
 801931e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019320:	7bfb      	ldrb	r3, [r7, #15]
 8019322:	4618      	mov	r0, r3
 8019324:	f000 f8de 	bl	80194e4 <USBD_Get_USB_Status>
 8019328:	4603      	mov	r3, r0
 801932a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801932c:	7bbb      	ldrb	r3, [r7, #14]
}
 801932e:	4618      	mov	r0, r3
 8019330:	3710      	adds	r7, #16
 8019332:	46bd      	mov	sp, r7
 8019334:	bd80      	pop	{r7, pc}

08019336 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019336:	b580      	push	{r7, lr}
 8019338:	b084      	sub	sp, #16
 801933a:	af00      	add	r7, sp, #0
 801933c:	6078      	str	r0, [r7, #4]
 801933e:	460b      	mov	r3, r1
 8019340:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019342:	2300      	movs	r3, #0
 8019344:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019346:	2300      	movs	r3, #0
 8019348:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019350:	78fa      	ldrb	r2, [r7, #3]
 8019352:	4611      	mov	r1, r2
 8019354:	4618      	mov	r0, r3
 8019356:	f7ef fcfd 	bl	8008d54 <HAL_PCD_EP_ClrStall>
 801935a:	4603      	mov	r3, r0
 801935c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801935e:	7bfb      	ldrb	r3, [r7, #15]
 8019360:	4618      	mov	r0, r3
 8019362:	f000 f8bf 	bl	80194e4 <USBD_Get_USB_Status>
 8019366:	4603      	mov	r3, r0
 8019368:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801936a:	7bbb      	ldrb	r3, [r7, #14]
}
 801936c:	4618      	mov	r0, r3
 801936e:	3710      	adds	r7, #16
 8019370:	46bd      	mov	sp, r7
 8019372:	bd80      	pop	{r7, pc}

08019374 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019374:	b480      	push	{r7}
 8019376:	b085      	sub	sp, #20
 8019378:	af00      	add	r7, sp, #0
 801937a:	6078      	str	r0, [r7, #4]
 801937c:	460b      	mov	r3, r1
 801937e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8019386:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8019388:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801938c:	2b00      	cmp	r3, #0
 801938e:	da0b      	bge.n	80193a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019390:	78fb      	ldrb	r3, [r7, #3]
 8019392:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019396:	68f9      	ldr	r1, [r7, #12]
 8019398:	4613      	mov	r3, r2
 801939a:	00db      	lsls	r3, r3, #3
 801939c:	4413      	add	r3, r2
 801939e:	009b      	lsls	r3, r3, #2
 80193a0:	440b      	add	r3, r1
 80193a2:	333e      	adds	r3, #62	; 0x3e
 80193a4:	781b      	ldrb	r3, [r3, #0]
 80193a6:	e00b      	b.n	80193c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80193a8:	78fb      	ldrb	r3, [r7, #3]
 80193aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80193ae:	68f9      	ldr	r1, [r7, #12]
 80193b0:	4613      	mov	r3, r2
 80193b2:	00db      	lsls	r3, r3, #3
 80193b4:	4413      	add	r3, r2
 80193b6:	009b      	lsls	r3, r3, #2
 80193b8:	440b      	add	r3, r1
 80193ba:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80193be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80193c0:	4618      	mov	r0, r3
 80193c2:	3714      	adds	r7, #20
 80193c4:	46bd      	mov	sp, r7
 80193c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193ca:	4770      	bx	lr

080193cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80193cc:	b580      	push	{r7, lr}
 80193ce:	b084      	sub	sp, #16
 80193d0:	af00      	add	r7, sp, #0
 80193d2:	6078      	str	r0, [r7, #4]
 80193d4:	460b      	mov	r3, r1
 80193d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80193d8:	2300      	movs	r3, #0
 80193da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80193dc:	2300      	movs	r3, #0
 80193de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80193e0:	687b      	ldr	r3, [r7, #4]
 80193e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80193e6:	78fa      	ldrb	r2, [r7, #3]
 80193e8:	4611      	mov	r1, r2
 80193ea:	4618      	mov	r0, r3
 80193ec:	f7ef fae8 	bl	80089c0 <HAL_PCD_SetAddress>
 80193f0:	4603      	mov	r3, r0
 80193f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80193f4:	7bfb      	ldrb	r3, [r7, #15]
 80193f6:	4618      	mov	r0, r3
 80193f8:	f000 f874 	bl	80194e4 <USBD_Get_USB_Status>
 80193fc:	4603      	mov	r3, r0
 80193fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019400:	7bbb      	ldrb	r3, [r7, #14]
}
 8019402:	4618      	mov	r0, r3
 8019404:	3710      	adds	r7, #16
 8019406:	46bd      	mov	sp, r7
 8019408:	bd80      	pop	{r7, pc}

0801940a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801940a:	b580      	push	{r7, lr}
 801940c:	b086      	sub	sp, #24
 801940e:	af00      	add	r7, sp, #0
 8019410:	60f8      	str	r0, [r7, #12]
 8019412:	607a      	str	r2, [r7, #4]
 8019414:	603b      	str	r3, [r7, #0]
 8019416:	460b      	mov	r3, r1
 8019418:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801941a:	2300      	movs	r3, #0
 801941c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801941e:	2300      	movs	r3, #0
 8019420:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8019422:	68fb      	ldr	r3, [r7, #12]
 8019424:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8019428:	7af9      	ldrb	r1, [r7, #11]
 801942a:	683b      	ldr	r3, [r7, #0]
 801942c:	687a      	ldr	r2, [r7, #4]
 801942e:	f7ef fbf2 	bl	8008c16 <HAL_PCD_EP_Transmit>
 8019432:	4603      	mov	r3, r0
 8019434:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019436:	7dfb      	ldrb	r3, [r7, #23]
 8019438:	4618      	mov	r0, r3
 801943a:	f000 f853 	bl	80194e4 <USBD_Get_USB_Status>
 801943e:	4603      	mov	r3, r0
 8019440:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019442:	7dbb      	ldrb	r3, [r7, #22]
}
 8019444:	4618      	mov	r0, r3
 8019446:	3718      	adds	r7, #24
 8019448:	46bd      	mov	sp, r7
 801944a:	bd80      	pop	{r7, pc}

0801944c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801944c:	b580      	push	{r7, lr}
 801944e:	b086      	sub	sp, #24
 8019450:	af00      	add	r7, sp, #0
 8019452:	60f8      	str	r0, [r7, #12]
 8019454:	607a      	str	r2, [r7, #4]
 8019456:	603b      	str	r3, [r7, #0]
 8019458:	460b      	mov	r3, r1
 801945a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801945c:	2300      	movs	r3, #0
 801945e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019460:	2300      	movs	r3, #0
 8019462:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8019464:	68fb      	ldr	r3, [r7, #12]
 8019466:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801946a:	7af9      	ldrb	r1, [r7, #11]
 801946c:	683b      	ldr	r3, [r7, #0]
 801946e:	687a      	ldr	r2, [r7, #4]
 8019470:	f7ef fb7d 	bl	8008b6e <HAL_PCD_EP_Receive>
 8019474:	4603      	mov	r3, r0
 8019476:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019478:	7dfb      	ldrb	r3, [r7, #23]
 801947a:	4618      	mov	r0, r3
 801947c:	f000 f832 	bl	80194e4 <USBD_Get_USB_Status>
 8019480:	4603      	mov	r3, r0
 8019482:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019484:	7dbb      	ldrb	r3, [r7, #22]
}
 8019486:	4618      	mov	r0, r3
 8019488:	3718      	adds	r7, #24
 801948a:	46bd      	mov	sp, r7
 801948c:	bd80      	pop	{r7, pc}

0801948e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801948e:	b580      	push	{r7, lr}
 8019490:	b082      	sub	sp, #8
 8019492:	af00      	add	r7, sp, #0
 8019494:	6078      	str	r0, [r7, #4]
 8019496:	460b      	mov	r3, r1
 8019498:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801949a:	687b      	ldr	r3, [r7, #4]
 801949c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80194a0:	78fa      	ldrb	r2, [r7, #3]
 80194a2:	4611      	mov	r1, r2
 80194a4:	4618      	mov	r0, r3
 80194a6:	f7ef fb9e 	bl	8008be6 <HAL_PCD_EP_GetRxCount>
 80194aa:	4603      	mov	r3, r0
}
 80194ac:	4618      	mov	r0, r3
 80194ae:	3708      	adds	r7, #8
 80194b0:	46bd      	mov	sp, r7
 80194b2:	bd80      	pop	{r7, pc}

080194b4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80194b4:	b480      	push	{r7}
 80194b6:	b083      	sub	sp, #12
 80194b8:	af00      	add	r7, sp, #0
 80194ba:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80194bc:	4b03      	ldr	r3, [pc, #12]	; (80194cc <USBD_static_malloc+0x18>)
}
 80194be:	4618      	mov	r0, r3
 80194c0:	370c      	adds	r7, #12
 80194c2:	46bd      	mov	sp, r7
 80194c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194c8:	4770      	bx	lr
 80194ca:	bf00      	nop
 80194cc:	240032c4 	.word	0x240032c4

080194d0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80194d0:	b480      	push	{r7}
 80194d2:	b083      	sub	sp, #12
 80194d4:	af00      	add	r7, sp, #0
 80194d6:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80194d8:	bf00      	nop
 80194da:	370c      	adds	r7, #12
 80194dc:	46bd      	mov	sp, r7
 80194de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194e2:	4770      	bx	lr

080194e4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80194e4:	b480      	push	{r7}
 80194e6:	b085      	sub	sp, #20
 80194e8:	af00      	add	r7, sp, #0
 80194ea:	4603      	mov	r3, r0
 80194ec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80194ee:	2300      	movs	r3, #0
 80194f0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80194f2:	79fb      	ldrb	r3, [r7, #7]
 80194f4:	2b03      	cmp	r3, #3
 80194f6:	d817      	bhi.n	8019528 <USBD_Get_USB_Status+0x44>
 80194f8:	a201      	add	r2, pc, #4	; (adr r2, 8019500 <USBD_Get_USB_Status+0x1c>)
 80194fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194fe:	bf00      	nop
 8019500:	08019511 	.word	0x08019511
 8019504:	08019517 	.word	0x08019517
 8019508:	0801951d 	.word	0x0801951d
 801950c:	08019523 	.word	0x08019523
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8019510:	2300      	movs	r3, #0
 8019512:	73fb      	strb	r3, [r7, #15]
    break;
 8019514:	e00b      	b.n	801952e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019516:	2303      	movs	r3, #3
 8019518:	73fb      	strb	r3, [r7, #15]
    break;
 801951a:	e008      	b.n	801952e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801951c:	2301      	movs	r3, #1
 801951e:	73fb      	strb	r3, [r7, #15]
    break;
 8019520:	e005      	b.n	801952e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019522:	2303      	movs	r3, #3
 8019524:	73fb      	strb	r3, [r7, #15]
    break;
 8019526:	e002      	b.n	801952e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019528:	2303      	movs	r3, #3
 801952a:	73fb      	strb	r3, [r7, #15]
    break;
 801952c:	bf00      	nop
  }
  return usb_status;
 801952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019530:	4618      	mov	r0, r3
 8019532:	3714      	adds	r7, #20
 8019534:	46bd      	mov	sp, r7
 8019536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801953a:	4770      	bx	lr

0801953c <__cvt>:
 801953c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801953e:	ed2d 8b02 	vpush	{d8}
 8019542:	eeb0 8b40 	vmov.f64	d8, d0
 8019546:	b085      	sub	sp, #20
 8019548:	4617      	mov	r7, r2
 801954a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801954c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801954e:	ee18 2a90 	vmov	r2, s17
 8019552:	f025 0520 	bic.w	r5, r5, #32
 8019556:	2a00      	cmp	r2, #0
 8019558:	bfb6      	itet	lt
 801955a:	222d      	movlt	r2, #45	; 0x2d
 801955c:	2200      	movge	r2, #0
 801955e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019562:	2d46      	cmp	r5, #70	; 0x46
 8019564:	460c      	mov	r4, r1
 8019566:	701a      	strb	r2, [r3, #0]
 8019568:	d004      	beq.n	8019574 <__cvt+0x38>
 801956a:	2d45      	cmp	r5, #69	; 0x45
 801956c:	d100      	bne.n	8019570 <__cvt+0x34>
 801956e:	3401      	adds	r4, #1
 8019570:	2102      	movs	r1, #2
 8019572:	e000      	b.n	8019576 <__cvt+0x3a>
 8019574:	2103      	movs	r1, #3
 8019576:	ab03      	add	r3, sp, #12
 8019578:	9301      	str	r3, [sp, #4]
 801957a:	ab02      	add	r3, sp, #8
 801957c:	9300      	str	r3, [sp, #0]
 801957e:	4622      	mov	r2, r4
 8019580:	4633      	mov	r3, r6
 8019582:	eeb0 0b48 	vmov.f64	d0, d8
 8019586:	f001 f85b 	bl	801a640 <_dtoa_r>
 801958a:	2d47      	cmp	r5, #71	; 0x47
 801958c:	d101      	bne.n	8019592 <__cvt+0x56>
 801958e:	07fb      	lsls	r3, r7, #31
 8019590:	d51a      	bpl.n	80195c8 <__cvt+0x8c>
 8019592:	2d46      	cmp	r5, #70	; 0x46
 8019594:	eb00 0204 	add.w	r2, r0, r4
 8019598:	d10c      	bne.n	80195b4 <__cvt+0x78>
 801959a:	7803      	ldrb	r3, [r0, #0]
 801959c:	2b30      	cmp	r3, #48	; 0x30
 801959e:	d107      	bne.n	80195b0 <__cvt+0x74>
 80195a0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80195a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195a8:	bf1c      	itt	ne
 80195aa:	f1c4 0401 	rsbne	r4, r4, #1
 80195ae:	6034      	strne	r4, [r6, #0]
 80195b0:	6833      	ldr	r3, [r6, #0]
 80195b2:	441a      	add	r2, r3
 80195b4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80195b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195bc:	bf08      	it	eq
 80195be:	9203      	streq	r2, [sp, #12]
 80195c0:	2130      	movs	r1, #48	; 0x30
 80195c2:	9b03      	ldr	r3, [sp, #12]
 80195c4:	4293      	cmp	r3, r2
 80195c6:	d307      	bcc.n	80195d8 <__cvt+0x9c>
 80195c8:	9b03      	ldr	r3, [sp, #12]
 80195ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80195cc:	1a1b      	subs	r3, r3, r0
 80195ce:	6013      	str	r3, [r2, #0]
 80195d0:	b005      	add	sp, #20
 80195d2:	ecbd 8b02 	vpop	{d8}
 80195d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195d8:	1c5c      	adds	r4, r3, #1
 80195da:	9403      	str	r4, [sp, #12]
 80195dc:	7019      	strb	r1, [r3, #0]
 80195de:	e7f0      	b.n	80195c2 <__cvt+0x86>

080195e0 <__exponent>:
 80195e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80195e2:	4603      	mov	r3, r0
 80195e4:	2900      	cmp	r1, #0
 80195e6:	bfb8      	it	lt
 80195e8:	4249      	neglt	r1, r1
 80195ea:	f803 2b02 	strb.w	r2, [r3], #2
 80195ee:	bfb4      	ite	lt
 80195f0:	222d      	movlt	r2, #45	; 0x2d
 80195f2:	222b      	movge	r2, #43	; 0x2b
 80195f4:	2909      	cmp	r1, #9
 80195f6:	7042      	strb	r2, [r0, #1]
 80195f8:	dd2a      	ble.n	8019650 <__exponent+0x70>
 80195fa:	f10d 0207 	add.w	r2, sp, #7
 80195fe:	4617      	mov	r7, r2
 8019600:	260a      	movs	r6, #10
 8019602:	4694      	mov	ip, r2
 8019604:	fb91 f5f6 	sdiv	r5, r1, r6
 8019608:	fb06 1415 	mls	r4, r6, r5, r1
 801960c:	3430      	adds	r4, #48	; 0x30
 801960e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8019612:	460c      	mov	r4, r1
 8019614:	2c63      	cmp	r4, #99	; 0x63
 8019616:	f102 32ff 	add.w	r2, r2, #4294967295
 801961a:	4629      	mov	r1, r5
 801961c:	dcf1      	bgt.n	8019602 <__exponent+0x22>
 801961e:	3130      	adds	r1, #48	; 0x30
 8019620:	f1ac 0402 	sub.w	r4, ip, #2
 8019624:	f802 1c01 	strb.w	r1, [r2, #-1]
 8019628:	1c41      	adds	r1, r0, #1
 801962a:	4622      	mov	r2, r4
 801962c:	42ba      	cmp	r2, r7
 801962e:	d30a      	bcc.n	8019646 <__exponent+0x66>
 8019630:	f10d 0209 	add.w	r2, sp, #9
 8019634:	eba2 020c 	sub.w	r2, r2, ip
 8019638:	42bc      	cmp	r4, r7
 801963a:	bf88      	it	hi
 801963c:	2200      	movhi	r2, #0
 801963e:	4413      	add	r3, r2
 8019640:	1a18      	subs	r0, r3, r0
 8019642:	b003      	add	sp, #12
 8019644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019646:	f812 5b01 	ldrb.w	r5, [r2], #1
 801964a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801964e:	e7ed      	b.n	801962c <__exponent+0x4c>
 8019650:	2330      	movs	r3, #48	; 0x30
 8019652:	3130      	adds	r1, #48	; 0x30
 8019654:	7083      	strb	r3, [r0, #2]
 8019656:	70c1      	strb	r1, [r0, #3]
 8019658:	1d03      	adds	r3, r0, #4
 801965a:	e7f1      	b.n	8019640 <__exponent+0x60>
 801965c:	0000      	movs	r0, r0
	...

08019660 <_printf_float>:
 8019660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019664:	b08b      	sub	sp, #44	; 0x2c
 8019666:	460c      	mov	r4, r1
 8019668:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801966c:	4616      	mov	r6, r2
 801966e:	461f      	mov	r7, r3
 8019670:	4605      	mov	r5, r0
 8019672:	f000 fed1 	bl	801a418 <_localeconv_r>
 8019676:	f8d0 b000 	ldr.w	fp, [r0]
 801967a:	4658      	mov	r0, fp
 801967c:	f7e6 fe98 	bl	80003b0 <strlen>
 8019680:	2300      	movs	r3, #0
 8019682:	9308      	str	r3, [sp, #32]
 8019684:	f8d8 3000 	ldr.w	r3, [r8]
 8019688:	f894 9018 	ldrb.w	r9, [r4, #24]
 801968c:	6822      	ldr	r2, [r4, #0]
 801968e:	3307      	adds	r3, #7
 8019690:	f023 0307 	bic.w	r3, r3, #7
 8019694:	f103 0108 	add.w	r1, r3, #8
 8019698:	f8c8 1000 	str.w	r1, [r8]
 801969c:	ed93 0b00 	vldr	d0, [r3]
 80196a0:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8019900 <_printf_float+0x2a0>
 80196a4:	eeb0 7bc0 	vabs.f64	d7, d0
 80196a8:	eeb4 7b46 	vcmp.f64	d7, d6
 80196ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196b0:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80196b4:	4682      	mov	sl, r0
 80196b6:	dd24      	ble.n	8019702 <_printf_float+0xa2>
 80196b8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80196bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196c0:	d502      	bpl.n	80196c8 <_printf_float+0x68>
 80196c2:	232d      	movs	r3, #45	; 0x2d
 80196c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80196c8:	498f      	ldr	r1, [pc, #572]	; (8019908 <_printf_float+0x2a8>)
 80196ca:	4b90      	ldr	r3, [pc, #576]	; (801990c <_printf_float+0x2ac>)
 80196cc:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80196d0:	bf94      	ite	ls
 80196d2:	4688      	movls	r8, r1
 80196d4:	4698      	movhi	r8, r3
 80196d6:	2303      	movs	r3, #3
 80196d8:	6123      	str	r3, [r4, #16]
 80196da:	f022 0204 	bic.w	r2, r2, #4
 80196de:	2300      	movs	r3, #0
 80196e0:	6022      	str	r2, [r4, #0]
 80196e2:	9304      	str	r3, [sp, #16]
 80196e4:	9700      	str	r7, [sp, #0]
 80196e6:	4633      	mov	r3, r6
 80196e8:	aa09      	add	r2, sp, #36	; 0x24
 80196ea:	4621      	mov	r1, r4
 80196ec:	4628      	mov	r0, r5
 80196ee:	f000 f9d1 	bl	8019a94 <_printf_common>
 80196f2:	3001      	adds	r0, #1
 80196f4:	f040 808a 	bne.w	801980c <_printf_float+0x1ac>
 80196f8:	f04f 30ff 	mov.w	r0, #4294967295
 80196fc:	b00b      	add	sp, #44	; 0x2c
 80196fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019702:	eeb4 0b40 	vcmp.f64	d0, d0
 8019706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801970a:	d709      	bvc.n	8019720 <_printf_float+0xc0>
 801970c:	ee10 3a90 	vmov	r3, s1
 8019710:	2b00      	cmp	r3, #0
 8019712:	bfbc      	itt	lt
 8019714:	232d      	movlt	r3, #45	; 0x2d
 8019716:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801971a:	497d      	ldr	r1, [pc, #500]	; (8019910 <_printf_float+0x2b0>)
 801971c:	4b7d      	ldr	r3, [pc, #500]	; (8019914 <_printf_float+0x2b4>)
 801971e:	e7d5      	b.n	80196cc <_printf_float+0x6c>
 8019720:	6863      	ldr	r3, [r4, #4]
 8019722:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8019726:	9104      	str	r1, [sp, #16]
 8019728:	1c59      	adds	r1, r3, #1
 801972a:	d13c      	bne.n	80197a6 <_printf_float+0x146>
 801972c:	2306      	movs	r3, #6
 801972e:	6063      	str	r3, [r4, #4]
 8019730:	2300      	movs	r3, #0
 8019732:	9303      	str	r3, [sp, #12]
 8019734:	ab08      	add	r3, sp, #32
 8019736:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801973a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801973e:	ab07      	add	r3, sp, #28
 8019740:	6861      	ldr	r1, [r4, #4]
 8019742:	9300      	str	r3, [sp, #0]
 8019744:	6022      	str	r2, [r4, #0]
 8019746:	f10d 031b 	add.w	r3, sp, #27
 801974a:	4628      	mov	r0, r5
 801974c:	f7ff fef6 	bl	801953c <__cvt>
 8019750:	9b04      	ldr	r3, [sp, #16]
 8019752:	9907      	ldr	r1, [sp, #28]
 8019754:	2b47      	cmp	r3, #71	; 0x47
 8019756:	4680      	mov	r8, r0
 8019758:	d108      	bne.n	801976c <_printf_float+0x10c>
 801975a:	1cc8      	adds	r0, r1, #3
 801975c:	db02      	blt.n	8019764 <_printf_float+0x104>
 801975e:	6863      	ldr	r3, [r4, #4]
 8019760:	4299      	cmp	r1, r3
 8019762:	dd41      	ble.n	80197e8 <_printf_float+0x188>
 8019764:	f1a9 0902 	sub.w	r9, r9, #2
 8019768:	fa5f f989 	uxtb.w	r9, r9
 801976c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8019770:	d820      	bhi.n	80197b4 <_printf_float+0x154>
 8019772:	3901      	subs	r1, #1
 8019774:	464a      	mov	r2, r9
 8019776:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801977a:	9107      	str	r1, [sp, #28]
 801977c:	f7ff ff30 	bl	80195e0 <__exponent>
 8019780:	9a08      	ldr	r2, [sp, #32]
 8019782:	9004      	str	r0, [sp, #16]
 8019784:	1813      	adds	r3, r2, r0
 8019786:	2a01      	cmp	r2, #1
 8019788:	6123      	str	r3, [r4, #16]
 801978a:	dc02      	bgt.n	8019792 <_printf_float+0x132>
 801978c:	6822      	ldr	r2, [r4, #0]
 801978e:	07d2      	lsls	r2, r2, #31
 8019790:	d501      	bpl.n	8019796 <_printf_float+0x136>
 8019792:	3301      	adds	r3, #1
 8019794:	6123      	str	r3, [r4, #16]
 8019796:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801979a:	2b00      	cmp	r3, #0
 801979c:	d0a2      	beq.n	80196e4 <_printf_float+0x84>
 801979e:	232d      	movs	r3, #45	; 0x2d
 80197a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80197a4:	e79e      	b.n	80196e4 <_printf_float+0x84>
 80197a6:	9904      	ldr	r1, [sp, #16]
 80197a8:	2947      	cmp	r1, #71	; 0x47
 80197aa:	d1c1      	bne.n	8019730 <_printf_float+0xd0>
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	d1bf      	bne.n	8019730 <_printf_float+0xd0>
 80197b0:	2301      	movs	r3, #1
 80197b2:	e7bc      	b.n	801972e <_printf_float+0xce>
 80197b4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80197b8:	d118      	bne.n	80197ec <_printf_float+0x18c>
 80197ba:	2900      	cmp	r1, #0
 80197bc:	6863      	ldr	r3, [r4, #4]
 80197be:	dd0b      	ble.n	80197d8 <_printf_float+0x178>
 80197c0:	6121      	str	r1, [r4, #16]
 80197c2:	b913      	cbnz	r3, 80197ca <_printf_float+0x16a>
 80197c4:	6822      	ldr	r2, [r4, #0]
 80197c6:	07d0      	lsls	r0, r2, #31
 80197c8:	d502      	bpl.n	80197d0 <_printf_float+0x170>
 80197ca:	3301      	adds	r3, #1
 80197cc:	440b      	add	r3, r1
 80197ce:	6123      	str	r3, [r4, #16]
 80197d0:	2300      	movs	r3, #0
 80197d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80197d4:	9304      	str	r3, [sp, #16]
 80197d6:	e7de      	b.n	8019796 <_printf_float+0x136>
 80197d8:	b913      	cbnz	r3, 80197e0 <_printf_float+0x180>
 80197da:	6822      	ldr	r2, [r4, #0]
 80197dc:	07d2      	lsls	r2, r2, #31
 80197de:	d501      	bpl.n	80197e4 <_printf_float+0x184>
 80197e0:	3302      	adds	r3, #2
 80197e2:	e7f4      	b.n	80197ce <_printf_float+0x16e>
 80197e4:	2301      	movs	r3, #1
 80197e6:	e7f2      	b.n	80197ce <_printf_float+0x16e>
 80197e8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80197ec:	9b08      	ldr	r3, [sp, #32]
 80197ee:	4299      	cmp	r1, r3
 80197f0:	db05      	blt.n	80197fe <_printf_float+0x19e>
 80197f2:	6823      	ldr	r3, [r4, #0]
 80197f4:	6121      	str	r1, [r4, #16]
 80197f6:	07d8      	lsls	r0, r3, #31
 80197f8:	d5ea      	bpl.n	80197d0 <_printf_float+0x170>
 80197fa:	1c4b      	adds	r3, r1, #1
 80197fc:	e7e7      	b.n	80197ce <_printf_float+0x16e>
 80197fe:	2900      	cmp	r1, #0
 8019800:	bfd4      	ite	le
 8019802:	f1c1 0202 	rsble	r2, r1, #2
 8019806:	2201      	movgt	r2, #1
 8019808:	4413      	add	r3, r2
 801980a:	e7e0      	b.n	80197ce <_printf_float+0x16e>
 801980c:	6823      	ldr	r3, [r4, #0]
 801980e:	055a      	lsls	r2, r3, #21
 8019810:	d407      	bmi.n	8019822 <_printf_float+0x1c2>
 8019812:	6923      	ldr	r3, [r4, #16]
 8019814:	4642      	mov	r2, r8
 8019816:	4631      	mov	r1, r6
 8019818:	4628      	mov	r0, r5
 801981a:	47b8      	blx	r7
 801981c:	3001      	adds	r0, #1
 801981e:	d12a      	bne.n	8019876 <_printf_float+0x216>
 8019820:	e76a      	b.n	80196f8 <_printf_float+0x98>
 8019822:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8019826:	f240 80e0 	bls.w	80199ea <_printf_float+0x38a>
 801982a:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801982e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019836:	d133      	bne.n	80198a0 <_printf_float+0x240>
 8019838:	4a37      	ldr	r2, [pc, #220]	; (8019918 <_printf_float+0x2b8>)
 801983a:	2301      	movs	r3, #1
 801983c:	4631      	mov	r1, r6
 801983e:	4628      	mov	r0, r5
 8019840:	47b8      	blx	r7
 8019842:	3001      	adds	r0, #1
 8019844:	f43f af58 	beq.w	80196f8 <_printf_float+0x98>
 8019848:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801984c:	429a      	cmp	r2, r3
 801984e:	db02      	blt.n	8019856 <_printf_float+0x1f6>
 8019850:	6823      	ldr	r3, [r4, #0]
 8019852:	07d8      	lsls	r0, r3, #31
 8019854:	d50f      	bpl.n	8019876 <_printf_float+0x216>
 8019856:	4653      	mov	r3, sl
 8019858:	465a      	mov	r2, fp
 801985a:	4631      	mov	r1, r6
 801985c:	4628      	mov	r0, r5
 801985e:	47b8      	blx	r7
 8019860:	3001      	adds	r0, #1
 8019862:	f43f af49 	beq.w	80196f8 <_printf_float+0x98>
 8019866:	f04f 0800 	mov.w	r8, #0
 801986a:	f104 091a 	add.w	r9, r4, #26
 801986e:	9b08      	ldr	r3, [sp, #32]
 8019870:	3b01      	subs	r3, #1
 8019872:	4543      	cmp	r3, r8
 8019874:	dc09      	bgt.n	801988a <_printf_float+0x22a>
 8019876:	6823      	ldr	r3, [r4, #0]
 8019878:	079b      	lsls	r3, r3, #30
 801987a:	f100 8106 	bmi.w	8019a8a <_printf_float+0x42a>
 801987e:	68e0      	ldr	r0, [r4, #12]
 8019880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019882:	4298      	cmp	r0, r3
 8019884:	bfb8      	it	lt
 8019886:	4618      	movlt	r0, r3
 8019888:	e738      	b.n	80196fc <_printf_float+0x9c>
 801988a:	2301      	movs	r3, #1
 801988c:	464a      	mov	r2, r9
 801988e:	4631      	mov	r1, r6
 8019890:	4628      	mov	r0, r5
 8019892:	47b8      	blx	r7
 8019894:	3001      	adds	r0, #1
 8019896:	f43f af2f 	beq.w	80196f8 <_printf_float+0x98>
 801989a:	f108 0801 	add.w	r8, r8, #1
 801989e:	e7e6      	b.n	801986e <_printf_float+0x20e>
 80198a0:	9b07      	ldr	r3, [sp, #28]
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	dc3a      	bgt.n	801991c <_printf_float+0x2bc>
 80198a6:	4a1c      	ldr	r2, [pc, #112]	; (8019918 <_printf_float+0x2b8>)
 80198a8:	2301      	movs	r3, #1
 80198aa:	4631      	mov	r1, r6
 80198ac:	4628      	mov	r0, r5
 80198ae:	47b8      	blx	r7
 80198b0:	3001      	adds	r0, #1
 80198b2:	f43f af21 	beq.w	80196f8 <_printf_float+0x98>
 80198b6:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80198ba:	4313      	orrs	r3, r2
 80198bc:	d102      	bne.n	80198c4 <_printf_float+0x264>
 80198be:	6823      	ldr	r3, [r4, #0]
 80198c0:	07d9      	lsls	r1, r3, #31
 80198c2:	d5d8      	bpl.n	8019876 <_printf_float+0x216>
 80198c4:	4653      	mov	r3, sl
 80198c6:	465a      	mov	r2, fp
 80198c8:	4631      	mov	r1, r6
 80198ca:	4628      	mov	r0, r5
 80198cc:	47b8      	blx	r7
 80198ce:	3001      	adds	r0, #1
 80198d0:	f43f af12 	beq.w	80196f8 <_printf_float+0x98>
 80198d4:	f04f 0900 	mov.w	r9, #0
 80198d8:	f104 0a1a 	add.w	sl, r4, #26
 80198dc:	9b07      	ldr	r3, [sp, #28]
 80198de:	425b      	negs	r3, r3
 80198e0:	454b      	cmp	r3, r9
 80198e2:	dc01      	bgt.n	80198e8 <_printf_float+0x288>
 80198e4:	9b08      	ldr	r3, [sp, #32]
 80198e6:	e795      	b.n	8019814 <_printf_float+0x1b4>
 80198e8:	2301      	movs	r3, #1
 80198ea:	4652      	mov	r2, sl
 80198ec:	4631      	mov	r1, r6
 80198ee:	4628      	mov	r0, r5
 80198f0:	47b8      	blx	r7
 80198f2:	3001      	adds	r0, #1
 80198f4:	f43f af00 	beq.w	80196f8 <_printf_float+0x98>
 80198f8:	f109 0901 	add.w	r9, r9, #1
 80198fc:	e7ee      	b.n	80198dc <_printf_float+0x27c>
 80198fe:	bf00      	nop
 8019900:	ffffffff 	.word	0xffffffff
 8019904:	7fefffff 	.word	0x7fefffff
 8019908:	0801e108 	.word	0x0801e108
 801990c:	0801e10c 	.word	0x0801e10c
 8019910:	0801e110 	.word	0x0801e110
 8019914:	0801e114 	.word	0x0801e114
 8019918:	0801e118 	.word	0x0801e118
 801991c:	9a08      	ldr	r2, [sp, #32]
 801991e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019920:	429a      	cmp	r2, r3
 8019922:	bfa8      	it	ge
 8019924:	461a      	movge	r2, r3
 8019926:	2a00      	cmp	r2, #0
 8019928:	4691      	mov	r9, r2
 801992a:	dc38      	bgt.n	801999e <_printf_float+0x33e>
 801992c:	2300      	movs	r3, #0
 801992e:	9305      	str	r3, [sp, #20]
 8019930:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019934:	f104 021a 	add.w	r2, r4, #26
 8019938:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801993a:	9905      	ldr	r1, [sp, #20]
 801993c:	9304      	str	r3, [sp, #16]
 801993e:	eba3 0309 	sub.w	r3, r3, r9
 8019942:	428b      	cmp	r3, r1
 8019944:	dc33      	bgt.n	80199ae <_printf_float+0x34e>
 8019946:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801994a:	429a      	cmp	r2, r3
 801994c:	db3c      	blt.n	80199c8 <_printf_float+0x368>
 801994e:	6823      	ldr	r3, [r4, #0]
 8019950:	07da      	lsls	r2, r3, #31
 8019952:	d439      	bmi.n	80199c8 <_printf_float+0x368>
 8019954:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8019958:	eba2 0903 	sub.w	r9, r2, r3
 801995c:	9b04      	ldr	r3, [sp, #16]
 801995e:	1ad2      	subs	r2, r2, r3
 8019960:	4591      	cmp	r9, r2
 8019962:	bfa8      	it	ge
 8019964:	4691      	movge	r9, r2
 8019966:	f1b9 0f00 	cmp.w	r9, #0
 801996a:	dc35      	bgt.n	80199d8 <_printf_float+0x378>
 801996c:	f04f 0800 	mov.w	r8, #0
 8019970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019974:	f104 0a1a 	add.w	sl, r4, #26
 8019978:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801997c:	1a9b      	subs	r3, r3, r2
 801997e:	eba3 0309 	sub.w	r3, r3, r9
 8019982:	4543      	cmp	r3, r8
 8019984:	f77f af77 	ble.w	8019876 <_printf_float+0x216>
 8019988:	2301      	movs	r3, #1
 801998a:	4652      	mov	r2, sl
 801998c:	4631      	mov	r1, r6
 801998e:	4628      	mov	r0, r5
 8019990:	47b8      	blx	r7
 8019992:	3001      	adds	r0, #1
 8019994:	f43f aeb0 	beq.w	80196f8 <_printf_float+0x98>
 8019998:	f108 0801 	add.w	r8, r8, #1
 801999c:	e7ec      	b.n	8019978 <_printf_float+0x318>
 801999e:	4613      	mov	r3, r2
 80199a0:	4631      	mov	r1, r6
 80199a2:	4642      	mov	r2, r8
 80199a4:	4628      	mov	r0, r5
 80199a6:	47b8      	blx	r7
 80199a8:	3001      	adds	r0, #1
 80199aa:	d1bf      	bne.n	801992c <_printf_float+0x2cc>
 80199ac:	e6a4      	b.n	80196f8 <_printf_float+0x98>
 80199ae:	2301      	movs	r3, #1
 80199b0:	4631      	mov	r1, r6
 80199b2:	4628      	mov	r0, r5
 80199b4:	9204      	str	r2, [sp, #16]
 80199b6:	47b8      	blx	r7
 80199b8:	3001      	adds	r0, #1
 80199ba:	f43f ae9d 	beq.w	80196f8 <_printf_float+0x98>
 80199be:	9b05      	ldr	r3, [sp, #20]
 80199c0:	9a04      	ldr	r2, [sp, #16]
 80199c2:	3301      	adds	r3, #1
 80199c4:	9305      	str	r3, [sp, #20]
 80199c6:	e7b7      	b.n	8019938 <_printf_float+0x2d8>
 80199c8:	4653      	mov	r3, sl
 80199ca:	465a      	mov	r2, fp
 80199cc:	4631      	mov	r1, r6
 80199ce:	4628      	mov	r0, r5
 80199d0:	47b8      	blx	r7
 80199d2:	3001      	adds	r0, #1
 80199d4:	d1be      	bne.n	8019954 <_printf_float+0x2f4>
 80199d6:	e68f      	b.n	80196f8 <_printf_float+0x98>
 80199d8:	9a04      	ldr	r2, [sp, #16]
 80199da:	464b      	mov	r3, r9
 80199dc:	4442      	add	r2, r8
 80199de:	4631      	mov	r1, r6
 80199e0:	4628      	mov	r0, r5
 80199e2:	47b8      	blx	r7
 80199e4:	3001      	adds	r0, #1
 80199e6:	d1c1      	bne.n	801996c <_printf_float+0x30c>
 80199e8:	e686      	b.n	80196f8 <_printf_float+0x98>
 80199ea:	9a08      	ldr	r2, [sp, #32]
 80199ec:	2a01      	cmp	r2, #1
 80199ee:	dc01      	bgt.n	80199f4 <_printf_float+0x394>
 80199f0:	07db      	lsls	r3, r3, #31
 80199f2:	d537      	bpl.n	8019a64 <_printf_float+0x404>
 80199f4:	2301      	movs	r3, #1
 80199f6:	4642      	mov	r2, r8
 80199f8:	4631      	mov	r1, r6
 80199fa:	4628      	mov	r0, r5
 80199fc:	47b8      	blx	r7
 80199fe:	3001      	adds	r0, #1
 8019a00:	f43f ae7a 	beq.w	80196f8 <_printf_float+0x98>
 8019a04:	4653      	mov	r3, sl
 8019a06:	465a      	mov	r2, fp
 8019a08:	4631      	mov	r1, r6
 8019a0a:	4628      	mov	r0, r5
 8019a0c:	47b8      	blx	r7
 8019a0e:	3001      	adds	r0, #1
 8019a10:	f43f ae72 	beq.w	80196f8 <_printf_float+0x98>
 8019a14:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8019a18:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a20:	9b08      	ldr	r3, [sp, #32]
 8019a22:	d01a      	beq.n	8019a5a <_printf_float+0x3fa>
 8019a24:	3b01      	subs	r3, #1
 8019a26:	f108 0201 	add.w	r2, r8, #1
 8019a2a:	4631      	mov	r1, r6
 8019a2c:	4628      	mov	r0, r5
 8019a2e:	47b8      	blx	r7
 8019a30:	3001      	adds	r0, #1
 8019a32:	d10e      	bne.n	8019a52 <_printf_float+0x3f2>
 8019a34:	e660      	b.n	80196f8 <_printf_float+0x98>
 8019a36:	2301      	movs	r3, #1
 8019a38:	464a      	mov	r2, r9
 8019a3a:	4631      	mov	r1, r6
 8019a3c:	4628      	mov	r0, r5
 8019a3e:	47b8      	blx	r7
 8019a40:	3001      	adds	r0, #1
 8019a42:	f43f ae59 	beq.w	80196f8 <_printf_float+0x98>
 8019a46:	f108 0801 	add.w	r8, r8, #1
 8019a4a:	9b08      	ldr	r3, [sp, #32]
 8019a4c:	3b01      	subs	r3, #1
 8019a4e:	4543      	cmp	r3, r8
 8019a50:	dcf1      	bgt.n	8019a36 <_printf_float+0x3d6>
 8019a52:	9b04      	ldr	r3, [sp, #16]
 8019a54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019a58:	e6dd      	b.n	8019816 <_printf_float+0x1b6>
 8019a5a:	f04f 0800 	mov.w	r8, #0
 8019a5e:	f104 091a 	add.w	r9, r4, #26
 8019a62:	e7f2      	b.n	8019a4a <_printf_float+0x3ea>
 8019a64:	2301      	movs	r3, #1
 8019a66:	4642      	mov	r2, r8
 8019a68:	e7df      	b.n	8019a2a <_printf_float+0x3ca>
 8019a6a:	2301      	movs	r3, #1
 8019a6c:	464a      	mov	r2, r9
 8019a6e:	4631      	mov	r1, r6
 8019a70:	4628      	mov	r0, r5
 8019a72:	47b8      	blx	r7
 8019a74:	3001      	adds	r0, #1
 8019a76:	f43f ae3f 	beq.w	80196f8 <_printf_float+0x98>
 8019a7a:	f108 0801 	add.w	r8, r8, #1
 8019a7e:	68e3      	ldr	r3, [r4, #12]
 8019a80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019a82:	1a5b      	subs	r3, r3, r1
 8019a84:	4543      	cmp	r3, r8
 8019a86:	dcf0      	bgt.n	8019a6a <_printf_float+0x40a>
 8019a88:	e6f9      	b.n	801987e <_printf_float+0x21e>
 8019a8a:	f04f 0800 	mov.w	r8, #0
 8019a8e:	f104 0919 	add.w	r9, r4, #25
 8019a92:	e7f4      	b.n	8019a7e <_printf_float+0x41e>

08019a94 <_printf_common>:
 8019a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a98:	4616      	mov	r6, r2
 8019a9a:	4699      	mov	r9, r3
 8019a9c:	688a      	ldr	r2, [r1, #8]
 8019a9e:	690b      	ldr	r3, [r1, #16]
 8019aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019aa4:	4293      	cmp	r3, r2
 8019aa6:	bfb8      	it	lt
 8019aa8:	4613      	movlt	r3, r2
 8019aaa:	6033      	str	r3, [r6, #0]
 8019aac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019ab0:	4607      	mov	r7, r0
 8019ab2:	460c      	mov	r4, r1
 8019ab4:	b10a      	cbz	r2, 8019aba <_printf_common+0x26>
 8019ab6:	3301      	adds	r3, #1
 8019ab8:	6033      	str	r3, [r6, #0]
 8019aba:	6823      	ldr	r3, [r4, #0]
 8019abc:	0699      	lsls	r1, r3, #26
 8019abe:	bf42      	ittt	mi
 8019ac0:	6833      	ldrmi	r3, [r6, #0]
 8019ac2:	3302      	addmi	r3, #2
 8019ac4:	6033      	strmi	r3, [r6, #0]
 8019ac6:	6825      	ldr	r5, [r4, #0]
 8019ac8:	f015 0506 	ands.w	r5, r5, #6
 8019acc:	d106      	bne.n	8019adc <_printf_common+0x48>
 8019ace:	f104 0a19 	add.w	sl, r4, #25
 8019ad2:	68e3      	ldr	r3, [r4, #12]
 8019ad4:	6832      	ldr	r2, [r6, #0]
 8019ad6:	1a9b      	subs	r3, r3, r2
 8019ad8:	42ab      	cmp	r3, r5
 8019ada:	dc26      	bgt.n	8019b2a <_printf_common+0x96>
 8019adc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8019ae0:	1e13      	subs	r3, r2, #0
 8019ae2:	6822      	ldr	r2, [r4, #0]
 8019ae4:	bf18      	it	ne
 8019ae6:	2301      	movne	r3, #1
 8019ae8:	0692      	lsls	r2, r2, #26
 8019aea:	d42b      	bmi.n	8019b44 <_printf_common+0xb0>
 8019aec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019af0:	4649      	mov	r1, r9
 8019af2:	4638      	mov	r0, r7
 8019af4:	47c0      	blx	r8
 8019af6:	3001      	adds	r0, #1
 8019af8:	d01e      	beq.n	8019b38 <_printf_common+0xa4>
 8019afa:	6823      	ldr	r3, [r4, #0]
 8019afc:	6922      	ldr	r2, [r4, #16]
 8019afe:	f003 0306 	and.w	r3, r3, #6
 8019b02:	2b04      	cmp	r3, #4
 8019b04:	bf02      	ittt	eq
 8019b06:	68e5      	ldreq	r5, [r4, #12]
 8019b08:	6833      	ldreq	r3, [r6, #0]
 8019b0a:	1aed      	subeq	r5, r5, r3
 8019b0c:	68a3      	ldr	r3, [r4, #8]
 8019b0e:	bf0c      	ite	eq
 8019b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019b14:	2500      	movne	r5, #0
 8019b16:	4293      	cmp	r3, r2
 8019b18:	bfc4      	itt	gt
 8019b1a:	1a9b      	subgt	r3, r3, r2
 8019b1c:	18ed      	addgt	r5, r5, r3
 8019b1e:	2600      	movs	r6, #0
 8019b20:	341a      	adds	r4, #26
 8019b22:	42b5      	cmp	r5, r6
 8019b24:	d11a      	bne.n	8019b5c <_printf_common+0xc8>
 8019b26:	2000      	movs	r0, #0
 8019b28:	e008      	b.n	8019b3c <_printf_common+0xa8>
 8019b2a:	2301      	movs	r3, #1
 8019b2c:	4652      	mov	r2, sl
 8019b2e:	4649      	mov	r1, r9
 8019b30:	4638      	mov	r0, r7
 8019b32:	47c0      	blx	r8
 8019b34:	3001      	adds	r0, #1
 8019b36:	d103      	bne.n	8019b40 <_printf_common+0xac>
 8019b38:	f04f 30ff 	mov.w	r0, #4294967295
 8019b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019b40:	3501      	adds	r5, #1
 8019b42:	e7c6      	b.n	8019ad2 <_printf_common+0x3e>
 8019b44:	18e1      	adds	r1, r4, r3
 8019b46:	1c5a      	adds	r2, r3, #1
 8019b48:	2030      	movs	r0, #48	; 0x30
 8019b4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8019b4e:	4422      	add	r2, r4
 8019b50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019b54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019b58:	3302      	adds	r3, #2
 8019b5a:	e7c7      	b.n	8019aec <_printf_common+0x58>
 8019b5c:	2301      	movs	r3, #1
 8019b5e:	4622      	mov	r2, r4
 8019b60:	4649      	mov	r1, r9
 8019b62:	4638      	mov	r0, r7
 8019b64:	47c0      	blx	r8
 8019b66:	3001      	adds	r0, #1
 8019b68:	d0e6      	beq.n	8019b38 <_printf_common+0xa4>
 8019b6a:	3601      	adds	r6, #1
 8019b6c:	e7d9      	b.n	8019b22 <_printf_common+0x8e>
	...

08019b70 <_printf_i>:
 8019b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019b74:	7e0f      	ldrb	r7, [r1, #24]
 8019b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019b78:	2f78      	cmp	r7, #120	; 0x78
 8019b7a:	4691      	mov	r9, r2
 8019b7c:	4680      	mov	r8, r0
 8019b7e:	460c      	mov	r4, r1
 8019b80:	469a      	mov	sl, r3
 8019b82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8019b86:	d807      	bhi.n	8019b98 <_printf_i+0x28>
 8019b88:	2f62      	cmp	r7, #98	; 0x62
 8019b8a:	d80a      	bhi.n	8019ba2 <_printf_i+0x32>
 8019b8c:	2f00      	cmp	r7, #0
 8019b8e:	f000 80d4 	beq.w	8019d3a <_printf_i+0x1ca>
 8019b92:	2f58      	cmp	r7, #88	; 0x58
 8019b94:	f000 80c0 	beq.w	8019d18 <_printf_i+0x1a8>
 8019b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019b9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019ba0:	e03a      	b.n	8019c18 <_printf_i+0xa8>
 8019ba2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019ba6:	2b15      	cmp	r3, #21
 8019ba8:	d8f6      	bhi.n	8019b98 <_printf_i+0x28>
 8019baa:	a101      	add	r1, pc, #4	; (adr r1, 8019bb0 <_printf_i+0x40>)
 8019bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019bb0:	08019c09 	.word	0x08019c09
 8019bb4:	08019c1d 	.word	0x08019c1d
 8019bb8:	08019b99 	.word	0x08019b99
 8019bbc:	08019b99 	.word	0x08019b99
 8019bc0:	08019b99 	.word	0x08019b99
 8019bc4:	08019b99 	.word	0x08019b99
 8019bc8:	08019c1d 	.word	0x08019c1d
 8019bcc:	08019b99 	.word	0x08019b99
 8019bd0:	08019b99 	.word	0x08019b99
 8019bd4:	08019b99 	.word	0x08019b99
 8019bd8:	08019b99 	.word	0x08019b99
 8019bdc:	08019d21 	.word	0x08019d21
 8019be0:	08019c49 	.word	0x08019c49
 8019be4:	08019cdb 	.word	0x08019cdb
 8019be8:	08019b99 	.word	0x08019b99
 8019bec:	08019b99 	.word	0x08019b99
 8019bf0:	08019d43 	.word	0x08019d43
 8019bf4:	08019b99 	.word	0x08019b99
 8019bf8:	08019c49 	.word	0x08019c49
 8019bfc:	08019b99 	.word	0x08019b99
 8019c00:	08019b99 	.word	0x08019b99
 8019c04:	08019ce3 	.word	0x08019ce3
 8019c08:	682b      	ldr	r3, [r5, #0]
 8019c0a:	1d1a      	adds	r2, r3, #4
 8019c0c:	681b      	ldr	r3, [r3, #0]
 8019c0e:	602a      	str	r2, [r5, #0]
 8019c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019c14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019c18:	2301      	movs	r3, #1
 8019c1a:	e09f      	b.n	8019d5c <_printf_i+0x1ec>
 8019c1c:	6820      	ldr	r0, [r4, #0]
 8019c1e:	682b      	ldr	r3, [r5, #0]
 8019c20:	0607      	lsls	r7, r0, #24
 8019c22:	f103 0104 	add.w	r1, r3, #4
 8019c26:	6029      	str	r1, [r5, #0]
 8019c28:	d501      	bpl.n	8019c2e <_printf_i+0xbe>
 8019c2a:	681e      	ldr	r6, [r3, #0]
 8019c2c:	e003      	b.n	8019c36 <_printf_i+0xc6>
 8019c2e:	0646      	lsls	r6, r0, #25
 8019c30:	d5fb      	bpl.n	8019c2a <_printf_i+0xba>
 8019c32:	f9b3 6000 	ldrsh.w	r6, [r3]
 8019c36:	2e00      	cmp	r6, #0
 8019c38:	da03      	bge.n	8019c42 <_printf_i+0xd2>
 8019c3a:	232d      	movs	r3, #45	; 0x2d
 8019c3c:	4276      	negs	r6, r6
 8019c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019c42:	485a      	ldr	r0, [pc, #360]	; (8019dac <_printf_i+0x23c>)
 8019c44:	230a      	movs	r3, #10
 8019c46:	e012      	b.n	8019c6e <_printf_i+0xfe>
 8019c48:	682b      	ldr	r3, [r5, #0]
 8019c4a:	6820      	ldr	r0, [r4, #0]
 8019c4c:	1d19      	adds	r1, r3, #4
 8019c4e:	6029      	str	r1, [r5, #0]
 8019c50:	0605      	lsls	r5, r0, #24
 8019c52:	d501      	bpl.n	8019c58 <_printf_i+0xe8>
 8019c54:	681e      	ldr	r6, [r3, #0]
 8019c56:	e002      	b.n	8019c5e <_printf_i+0xee>
 8019c58:	0641      	lsls	r1, r0, #25
 8019c5a:	d5fb      	bpl.n	8019c54 <_printf_i+0xe4>
 8019c5c:	881e      	ldrh	r6, [r3, #0]
 8019c5e:	4853      	ldr	r0, [pc, #332]	; (8019dac <_printf_i+0x23c>)
 8019c60:	2f6f      	cmp	r7, #111	; 0x6f
 8019c62:	bf0c      	ite	eq
 8019c64:	2308      	moveq	r3, #8
 8019c66:	230a      	movne	r3, #10
 8019c68:	2100      	movs	r1, #0
 8019c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8019c6e:	6865      	ldr	r5, [r4, #4]
 8019c70:	60a5      	str	r5, [r4, #8]
 8019c72:	2d00      	cmp	r5, #0
 8019c74:	bfa2      	ittt	ge
 8019c76:	6821      	ldrge	r1, [r4, #0]
 8019c78:	f021 0104 	bicge.w	r1, r1, #4
 8019c7c:	6021      	strge	r1, [r4, #0]
 8019c7e:	b90e      	cbnz	r6, 8019c84 <_printf_i+0x114>
 8019c80:	2d00      	cmp	r5, #0
 8019c82:	d04b      	beq.n	8019d1c <_printf_i+0x1ac>
 8019c84:	4615      	mov	r5, r2
 8019c86:	fbb6 f1f3 	udiv	r1, r6, r3
 8019c8a:	fb03 6711 	mls	r7, r3, r1, r6
 8019c8e:	5dc7      	ldrb	r7, [r0, r7]
 8019c90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019c94:	4637      	mov	r7, r6
 8019c96:	42bb      	cmp	r3, r7
 8019c98:	460e      	mov	r6, r1
 8019c9a:	d9f4      	bls.n	8019c86 <_printf_i+0x116>
 8019c9c:	2b08      	cmp	r3, #8
 8019c9e:	d10b      	bne.n	8019cb8 <_printf_i+0x148>
 8019ca0:	6823      	ldr	r3, [r4, #0]
 8019ca2:	07de      	lsls	r6, r3, #31
 8019ca4:	d508      	bpl.n	8019cb8 <_printf_i+0x148>
 8019ca6:	6923      	ldr	r3, [r4, #16]
 8019ca8:	6861      	ldr	r1, [r4, #4]
 8019caa:	4299      	cmp	r1, r3
 8019cac:	bfde      	ittt	le
 8019cae:	2330      	movle	r3, #48	; 0x30
 8019cb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019cb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019cb8:	1b52      	subs	r2, r2, r5
 8019cba:	6122      	str	r2, [r4, #16]
 8019cbc:	f8cd a000 	str.w	sl, [sp]
 8019cc0:	464b      	mov	r3, r9
 8019cc2:	aa03      	add	r2, sp, #12
 8019cc4:	4621      	mov	r1, r4
 8019cc6:	4640      	mov	r0, r8
 8019cc8:	f7ff fee4 	bl	8019a94 <_printf_common>
 8019ccc:	3001      	adds	r0, #1
 8019cce:	d14a      	bne.n	8019d66 <_printf_i+0x1f6>
 8019cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8019cd4:	b004      	add	sp, #16
 8019cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019cda:	6823      	ldr	r3, [r4, #0]
 8019cdc:	f043 0320 	orr.w	r3, r3, #32
 8019ce0:	6023      	str	r3, [r4, #0]
 8019ce2:	4833      	ldr	r0, [pc, #204]	; (8019db0 <_printf_i+0x240>)
 8019ce4:	2778      	movs	r7, #120	; 0x78
 8019ce6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019cea:	6823      	ldr	r3, [r4, #0]
 8019cec:	6829      	ldr	r1, [r5, #0]
 8019cee:	061f      	lsls	r7, r3, #24
 8019cf0:	f851 6b04 	ldr.w	r6, [r1], #4
 8019cf4:	d402      	bmi.n	8019cfc <_printf_i+0x18c>
 8019cf6:	065f      	lsls	r7, r3, #25
 8019cf8:	bf48      	it	mi
 8019cfa:	b2b6      	uxthmi	r6, r6
 8019cfc:	07df      	lsls	r7, r3, #31
 8019cfe:	bf48      	it	mi
 8019d00:	f043 0320 	orrmi.w	r3, r3, #32
 8019d04:	6029      	str	r1, [r5, #0]
 8019d06:	bf48      	it	mi
 8019d08:	6023      	strmi	r3, [r4, #0]
 8019d0a:	b91e      	cbnz	r6, 8019d14 <_printf_i+0x1a4>
 8019d0c:	6823      	ldr	r3, [r4, #0]
 8019d0e:	f023 0320 	bic.w	r3, r3, #32
 8019d12:	6023      	str	r3, [r4, #0]
 8019d14:	2310      	movs	r3, #16
 8019d16:	e7a7      	b.n	8019c68 <_printf_i+0xf8>
 8019d18:	4824      	ldr	r0, [pc, #144]	; (8019dac <_printf_i+0x23c>)
 8019d1a:	e7e4      	b.n	8019ce6 <_printf_i+0x176>
 8019d1c:	4615      	mov	r5, r2
 8019d1e:	e7bd      	b.n	8019c9c <_printf_i+0x12c>
 8019d20:	682b      	ldr	r3, [r5, #0]
 8019d22:	6826      	ldr	r6, [r4, #0]
 8019d24:	6961      	ldr	r1, [r4, #20]
 8019d26:	1d18      	adds	r0, r3, #4
 8019d28:	6028      	str	r0, [r5, #0]
 8019d2a:	0635      	lsls	r5, r6, #24
 8019d2c:	681b      	ldr	r3, [r3, #0]
 8019d2e:	d501      	bpl.n	8019d34 <_printf_i+0x1c4>
 8019d30:	6019      	str	r1, [r3, #0]
 8019d32:	e002      	b.n	8019d3a <_printf_i+0x1ca>
 8019d34:	0670      	lsls	r0, r6, #25
 8019d36:	d5fb      	bpl.n	8019d30 <_printf_i+0x1c0>
 8019d38:	8019      	strh	r1, [r3, #0]
 8019d3a:	2300      	movs	r3, #0
 8019d3c:	6123      	str	r3, [r4, #16]
 8019d3e:	4615      	mov	r5, r2
 8019d40:	e7bc      	b.n	8019cbc <_printf_i+0x14c>
 8019d42:	682b      	ldr	r3, [r5, #0]
 8019d44:	1d1a      	adds	r2, r3, #4
 8019d46:	602a      	str	r2, [r5, #0]
 8019d48:	681d      	ldr	r5, [r3, #0]
 8019d4a:	6862      	ldr	r2, [r4, #4]
 8019d4c:	2100      	movs	r1, #0
 8019d4e:	4628      	mov	r0, r5
 8019d50:	f7e6 fade 	bl	8000310 <memchr>
 8019d54:	b108      	cbz	r0, 8019d5a <_printf_i+0x1ea>
 8019d56:	1b40      	subs	r0, r0, r5
 8019d58:	6060      	str	r0, [r4, #4]
 8019d5a:	6863      	ldr	r3, [r4, #4]
 8019d5c:	6123      	str	r3, [r4, #16]
 8019d5e:	2300      	movs	r3, #0
 8019d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019d64:	e7aa      	b.n	8019cbc <_printf_i+0x14c>
 8019d66:	6923      	ldr	r3, [r4, #16]
 8019d68:	462a      	mov	r2, r5
 8019d6a:	4649      	mov	r1, r9
 8019d6c:	4640      	mov	r0, r8
 8019d6e:	47d0      	blx	sl
 8019d70:	3001      	adds	r0, #1
 8019d72:	d0ad      	beq.n	8019cd0 <_printf_i+0x160>
 8019d74:	6823      	ldr	r3, [r4, #0]
 8019d76:	079b      	lsls	r3, r3, #30
 8019d78:	d413      	bmi.n	8019da2 <_printf_i+0x232>
 8019d7a:	68e0      	ldr	r0, [r4, #12]
 8019d7c:	9b03      	ldr	r3, [sp, #12]
 8019d7e:	4298      	cmp	r0, r3
 8019d80:	bfb8      	it	lt
 8019d82:	4618      	movlt	r0, r3
 8019d84:	e7a6      	b.n	8019cd4 <_printf_i+0x164>
 8019d86:	2301      	movs	r3, #1
 8019d88:	4632      	mov	r2, r6
 8019d8a:	4649      	mov	r1, r9
 8019d8c:	4640      	mov	r0, r8
 8019d8e:	47d0      	blx	sl
 8019d90:	3001      	adds	r0, #1
 8019d92:	d09d      	beq.n	8019cd0 <_printf_i+0x160>
 8019d94:	3501      	adds	r5, #1
 8019d96:	68e3      	ldr	r3, [r4, #12]
 8019d98:	9903      	ldr	r1, [sp, #12]
 8019d9a:	1a5b      	subs	r3, r3, r1
 8019d9c:	42ab      	cmp	r3, r5
 8019d9e:	dcf2      	bgt.n	8019d86 <_printf_i+0x216>
 8019da0:	e7eb      	b.n	8019d7a <_printf_i+0x20a>
 8019da2:	2500      	movs	r5, #0
 8019da4:	f104 0619 	add.w	r6, r4, #25
 8019da8:	e7f5      	b.n	8019d96 <_printf_i+0x226>
 8019daa:	bf00      	nop
 8019dac:	0801e11a 	.word	0x0801e11a
 8019db0:	0801e12b 	.word	0x0801e12b

08019db4 <_scanf_float>:
 8019db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019db8:	b087      	sub	sp, #28
 8019dba:	4617      	mov	r7, r2
 8019dbc:	9303      	str	r3, [sp, #12]
 8019dbe:	688b      	ldr	r3, [r1, #8]
 8019dc0:	1e5a      	subs	r2, r3, #1
 8019dc2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8019dc6:	bf83      	ittte	hi
 8019dc8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019dcc:	195b      	addhi	r3, r3, r5
 8019dce:	9302      	strhi	r3, [sp, #8]
 8019dd0:	2300      	movls	r3, #0
 8019dd2:	bf86      	itte	hi
 8019dd4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019dd8:	608b      	strhi	r3, [r1, #8]
 8019dda:	9302      	strls	r3, [sp, #8]
 8019ddc:	680b      	ldr	r3, [r1, #0]
 8019dde:	468b      	mov	fp, r1
 8019de0:	2500      	movs	r5, #0
 8019de2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8019de6:	f84b 3b1c 	str.w	r3, [fp], #28
 8019dea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8019dee:	4680      	mov	r8, r0
 8019df0:	460c      	mov	r4, r1
 8019df2:	465e      	mov	r6, fp
 8019df4:	46aa      	mov	sl, r5
 8019df6:	46a9      	mov	r9, r5
 8019df8:	9501      	str	r5, [sp, #4]
 8019dfa:	68a2      	ldr	r2, [r4, #8]
 8019dfc:	b152      	cbz	r2, 8019e14 <_scanf_float+0x60>
 8019dfe:	683b      	ldr	r3, [r7, #0]
 8019e00:	781b      	ldrb	r3, [r3, #0]
 8019e02:	2b4e      	cmp	r3, #78	; 0x4e
 8019e04:	d864      	bhi.n	8019ed0 <_scanf_float+0x11c>
 8019e06:	2b40      	cmp	r3, #64	; 0x40
 8019e08:	d83c      	bhi.n	8019e84 <_scanf_float+0xd0>
 8019e0a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8019e0e:	b2c8      	uxtb	r0, r1
 8019e10:	280e      	cmp	r0, #14
 8019e12:	d93a      	bls.n	8019e8a <_scanf_float+0xd6>
 8019e14:	f1b9 0f00 	cmp.w	r9, #0
 8019e18:	d003      	beq.n	8019e22 <_scanf_float+0x6e>
 8019e1a:	6823      	ldr	r3, [r4, #0]
 8019e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019e20:	6023      	str	r3, [r4, #0]
 8019e22:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019e26:	f1ba 0f01 	cmp.w	sl, #1
 8019e2a:	f200 8113 	bhi.w	801a054 <_scanf_float+0x2a0>
 8019e2e:	455e      	cmp	r6, fp
 8019e30:	f200 8105 	bhi.w	801a03e <_scanf_float+0x28a>
 8019e34:	2501      	movs	r5, #1
 8019e36:	4628      	mov	r0, r5
 8019e38:	b007      	add	sp, #28
 8019e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e3e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8019e42:	2a0d      	cmp	r2, #13
 8019e44:	d8e6      	bhi.n	8019e14 <_scanf_float+0x60>
 8019e46:	a101      	add	r1, pc, #4	; (adr r1, 8019e4c <_scanf_float+0x98>)
 8019e48:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8019e4c:	08019f8b 	.word	0x08019f8b
 8019e50:	08019e15 	.word	0x08019e15
 8019e54:	08019e15 	.word	0x08019e15
 8019e58:	08019e15 	.word	0x08019e15
 8019e5c:	08019feb 	.word	0x08019feb
 8019e60:	08019fc3 	.word	0x08019fc3
 8019e64:	08019e15 	.word	0x08019e15
 8019e68:	08019e15 	.word	0x08019e15
 8019e6c:	08019f99 	.word	0x08019f99
 8019e70:	08019e15 	.word	0x08019e15
 8019e74:	08019e15 	.word	0x08019e15
 8019e78:	08019e15 	.word	0x08019e15
 8019e7c:	08019e15 	.word	0x08019e15
 8019e80:	08019f51 	.word	0x08019f51
 8019e84:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8019e88:	e7db      	b.n	8019e42 <_scanf_float+0x8e>
 8019e8a:	290e      	cmp	r1, #14
 8019e8c:	d8c2      	bhi.n	8019e14 <_scanf_float+0x60>
 8019e8e:	a001      	add	r0, pc, #4	; (adr r0, 8019e94 <_scanf_float+0xe0>)
 8019e90:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8019e94:	08019f43 	.word	0x08019f43
 8019e98:	08019e15 	.word	0x08019e15
 8019e9c:	08019f43 	.word	0x08019f43
 8019ea0:	08019fd7 	.word	0x08019fd7
 8019ea4:	08019e15 	.word	0x08019e15
 8019ea8:	08019ef1 	.word	0x08019ef1
 8019eac:	08019f2d 	.word	0x08019f2d
 8019eb0:	08019f2d 	.word	0x08019f2d
 8019eb4:	08019f2d 	.word	0x08019f2d
 8019eb8:	08019f2d 	.word	0x08019f2d
 8019ebc:	08019f2d 	.word	0x08019f2d
 8019ec0:	08019f2d 	.word	0x08019f2d
 8019ec4:	08019f2d 	.word	0x08019f2d
 8019ec8:	08019f2d 	.word	0x08019f2d
 8019ecc:	08019f2d 	.word	0x08019f2d
 8019ed0:	2b6e      	cmp	r3, #110	; 0x6e
 8019ed2:	d809      	bhi.n	8019ee8 <_scanf_float+0x134>
 8019ed4:	2b60      	cmp	r3, #96	; 0x60
 8019ed6:	d8b2      	bhi.n	8019e3e <_scanf_float+0x8a>
 8019ed8:	2b54      	cmp	r3, #84	; 0x54
 8019eda:	d077      	beq.n	8019fcc <_scanf_float+0x218>
 8019edc:	2b59      	cmp	r3, #89	; 0x59
 8019ede:	d199      	bne.n	8019e14 <_scanf_float+0x60>
 8019ee0:	2d07      	cmp	r5, #7
 8019ee2:	d197      	bne.n	8019e14 <_scanf_float+0x60>
 8019ee4:	2508      	movs	r5, #8
 8019ee6:	e029      	b.n	8019f3c <_scanf_float+0x188>
 8019ee8:	2b74      	cmp	r3, #116	; 0x74
 8019eea:	d06f      	beq.n	8019fcc <_scanf_float+0x218>
 8019eec:	2b79      	cmp	r3, #121	; 0x79
 8019eee:	e7f6      	b.n	8019ede <_scanf_float+0x12a>
 8019ef0:	6821      	ldr	r1, [r4, #0]
 8019ef2:	05c8      	lsls	r0, r1, #23
 8019ef4:	d51a      	bpl.n	8019f2c <_scanf_float+0x178>
 8019ef6:	9b02      	ldr	r3, [sp, #8]
 8019ef8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8019efc:	6021      	str	r1, [r4, #0]
 8019efe:	f109 0901 	add.w	r9, r9, #1
 8019f02:	b11b      	cbz	r3, 8019f0c <_scanf_float+0x158>
 8019f04:	3b01      	subs	r3, #1
 8019f06:	3201      	adds	r2, #1
 8019f08:	9302      	str	r3, [sp, #8]
 8019f0a:	60a2      	str	r2, [r4, #8]
 8019f0c:	68a3      	ldr	r3, [r4, #8]
 8019f0e:	3b01      	subs	r3, #1
 8019f10:	60a3      	str	r3, [r4, #8]
 8019f12:	6923      	ldr	r3, [r4, #16]
 8019f14:	3301      	adds	r3, #1
 8019f16:	6123      	str	r3, [r4, #16]
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	3b01      	subs	r3, #1
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	607b      	str	r3, [r7, #4]
 8019f20:	f340 8084 	ble.w	801a02c <_scanf_float+0x278>
 8019f24:	683b      	ldr	r3, [r7, #0]
 8019f26:	3301      	adds	r3, #1
 8019f28:	603b      	str	r3, [r7, #0]
 8019f2a:	e766      	b.n	8019dfa <_scanf_float+0x46>
 8019f2c:	eb1a 0f05 	cmn.w	sl, r5
 8019f30:	f47f af70 	bne.w	8019e14 <_scanf_float+0x60>
 8019f34:	6822      	ldr	r2, [r4, #0]
 8019f36:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8019f3a:	6022      	str	r2, [r4, #0]
 8019f3c:	f806 3b01 	strb.w	r3, [r6], #1
 8019f40:	e7e4      	b.n	8019f0c <_scanf_float+0x158>
 8019f42:	6822      	ldr	r2, [r4, #0]
 8019f44:	0610      	lsls	r0, r2, #24
 8019f46:	f57f af65 	bpl.w	8019e14 <_scanf_float+0x60>
 8019f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8019f4e:	e7f4      	b.n	8019f3a <_scanf_float+0x186>
 8019f50:	f1ba 0f00 	cmp.w	sl, #0
 8019f54:	d10e      	bne.n	8019f74 <_scanf_float+0x1c0>
 8019f56:	f1b9 0f00 	cmp.w	r9, #0
 8019f5a:	d10e      	bne.n	8019f7a <_scanf_float+0x1c6>
 8019f5c:	6822      	ldr	r2, [r4, #0]
 8019f5e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019f62:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019f66:	d108      	bne.n	8019f7a <_scanf_float+0x1c6>
 8019f68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019f6c:	6022      	str	r2, [r4, #0]
 8019f6e:	f04f 0a01 	mov.w	sl, #1
 8019f72:	e7e3      	b.n	8019f3c <_scanf_float+0x188>
 8019f74:	f1ba 0f02 	cmp.w	sl, #2
 8019f78:	d055      	beq.n	801a026 <_scanf_float+0x272>
 8019f7a:	2d01      	cmp	r5, #1
 8019f7c:	d002      	beq.n	8019f84 <_scanf_float+0x1d0>
 8019f7e:	2d04      	cmp	r5, #4
 8019f80:	f47f af48 	bne.w	8019e14 <_scanf_float+0x60>
 8019f84:	3501      	adds	r5, #1
 8019f86:	b2ed      	uxtb	r5, r5
 8019f88:	e7d8      	b.n	8019f3c <_scanf_float+0x188>
 8019f8a:	f1ba 0f01 	cmp.w	sl, #1
 8019f8e:	f47f af41 	bne.w	8019e14 <_scanf_float+0x60>
 8019f92:	f04f 0a02 	mov.w	sl, #2
 8019f96:	e7d1      	b.n	8019f3c <_scanf_float+0x188>
 8019f98:	b97d      	cbnz	r5, 8019fba <_scanf_float+0x206>
 8019f9a:	f1b9 0f00 	cmp.w	r9, #0
 8019f9e:	f47f af3c 	bne.w	8019e1a <_scanf_float+0x66>
 8019fa2:	6822      	ldr	r2, [r4, #0]
 8019fa4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019fa8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019fac:	f47f af39 	bne.w	8019e22 <_scanf_float+0x6e>
 8019fb0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019fb4:	6022      	str	r2, [r4, #0]
 8019fb6:	2501      	movs	r5, #1
 8019fb8:	e7c0      	b.n	8019f3c <_scanf_float+0x188>
 8019fba:	2d03      	cmp	r5, #3
 8019fbc:	d0e2      	beq.n	8019f84 <_scanf_float+0x1d0>
 8019fbe:	2d05      	cmp	r5, #5
 8019fc0:	e7de      	b.n	8019f80 <_scanf_float+0x1cc>
 8019fc2:	2d02      	cmp	r5, #2
 8019fc4:	f47f af26 	bne.w	8019e14 <_scanf_float+0x60>
 8019fc8:	2503      	movs	r5, #3
 8019fca:	e7b7      	b.n	8019f3c <_scanf_float+0x188>
 8019fcc:	2d06      	cmp	r5, #6
 8019fce:	f47f af21 	bne.w	8019e14 <_scanf_float+0x60>
 8019fd2:	2507      	movs	r5, #7
 8019fd4:	e7b2      	b.n	8019f3c <_scanf_float+0x188>
 8019fd6:	6822      	ldr	r2, [r4, #0]
 8019fd8:	0591      	lsls	r1, r2, #22
 8019fda:	f57f af1b 	bpl.w	8019e14 <_scanf_float+0x60>
 8019fde:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8019fe2:	6022      	str	r2, [r4, #0]
 8019fe4:	f8cd 9004 	str.w	r9, [sp, #4]
 8019fe8:	e7a8      	b.n	8019f3c <_scanf_float+0x188>
 8019fea:	6822      	ldr	r2, [r4, #0]
 8019fec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8019ff0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8019ff4:	d006      	beq.n	801a004 <_scanf_float+0x250>
 8019ff6:	0550      	lsls	r0, r2, #21
 8019ff8:	f57f af0c 	bpl.w	8019e14 <_scanf_float+0x60>
 8019ffc:	f1b9 0f00 	cmp.w	r9, #0
 801a000:	f43f af0f 	beq.w	8019e22 <_scanf_float+0x6e>
 801a004:	0591      	lsls	r1, r2, #22
 801a006:	bf58      	it	pl
 801a008:	9901      	ldrpl	r1, [sp, #4]
 801a00a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801a00e:	bf58      	it	pl
 801a010:	eba9 0101 	subpl.w	r1, r9, r1
 801a014:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801a018:	bf58      	it	pl
 801a01a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801a01e:	6022      	str	r2, [r4, #0]
 801a020:	f04f 0900 	mov.w	r9, #0
 801a024:	e78a      	b.n	8019f3c <_scanf_float+0x188>
 801a026:	f04f 0a03 	mov.w	sl, #3
 801a02a:	e787      	b.n	8019f3c <_scanf_float+0x188>
 801a02c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a030:	4639      	mov	r1, r7
 801a032:	4640      	mov	r0, r8
 801a034:	4798      	blx	r3
 801a036:	2800      	cmp	r0, #0
 801a038:	f43f aedf 	beq.w	8019dfa <_scanf_float+0x46>
 801a03c:	e6ea      	b.n	8019e14 <_scanf_float+0x60>
 801a03e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a042:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a046:	463a      	mov	r2, r7
 801a048:	4640      	mov	r0, r8
 801a04a:	4798      	blx	r3
 801a04c:	6923      	ldr	r3, [r4, #16]
 801a04e:	3b01      	subs	r3, #1
 801a050:	6123      	str	r3, [r4, #16]
 801a052:	e6ec      	b.n	8019e2e <_scanf_float+0x7a>
 801a054:	1e6b      	subs	r3, r5, #1
 801a056:	2b06      	cmp	r3, #6
 801a058:	d825      	bhi.n	801a0a6 <_scanf_float+0x2f2>
 801a05a:	2d02      	cmp	r5, #2
 801a05c:	d836      	bhi.n	801a0cc <_scanf_float+0x318>
 801a05e:	455e      	cmp	r6, fp
 801a060:	f67f aee8 	bls.w	8019e34 <_scanf_float+0x80>
 801a064:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a068:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a06c:	463a      	mov	r2, r7
 801a06e:	4640      	mov	r0, r8
 801a070:	4798      	blx	r3
 801a072:	6923      	ldr	r3, [r4, #16]
 801a074:	3b01      	subs	r3, #1
 801a076:	6123      	str	r3, [r4, #16]
 801a078:	e7f1      	b.n	801a05e <_scanf_float+0x2aa>
 801a07a:	9802      	ldr	r0, [sp, #8]
 801a07c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a080:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801a084:	9002      	str	r0, [sp, #8]
 801a086:	463a      	mov	r2, r7
 801a088:	4640      	mov	r0, r8
 801a08a:	4798      	blx	r3
 801a08c:	6923      	ldr	r3, [r4, #16]
 801a08e:	3b01      	subs	r3, #1
 801a090:	6123      	str	r3, [r4, #16]
 801a092:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a096:	fa5f fa8a 	uxtb.w	sl, sl
 801a09a:	f1ba 0f02 	cmp.w	sl, #2
 801a09e:	d1ec      	bne.n	801a07a <_scanf_float+0x2c6>
 801a0a0:	3d03      	subs	r5, #3
 801a0a2:	b2ed      	uxtb	r5, r5
 801a0a4:	1b76      	subs	r6, r6, r5
 801a0a6:	6823      	ldr	r3, [r4, #0]
 801a0a8:	05da      	lsls	r2, r3, #23
 801a0aa:	d52f      	bpl.n	801a10c <_scanf_float+0x358>
 801a0ac:	055b      	lsls	r3, r3, #21
 801a0ae:	d510      	bpl.n	801a0d2 <_scanf_float+0x31e>
 801a0b0:	455e      	cmp	r6, fp
 801a0b2:	f67f aebf 	bls.w	8019e34 <_scanf_float+0x80>
 801a0b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a0ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801a0be:	463a      	mov	r2, r7
 801a0c0:	4640      	mov	r0, r8
 801a0c2:	4798      	blx	r3
 801a0c4:	6923      	ldr	r3, [r4, #16]
 801a0c6:	3b01      	subs	r3, #1
 801a0c8:	6123      	str	r3, [r4, #16]
 801a0ca:	e7f1      	b.n	801a0b0 <_scanf_float+0x2fc>
 801a0cc:	46aa      	mov	sl, r5
 801a0ce:	9602      	str	r6, [sp, #8]
 801a0d0:	e7df      	b.n	801a092 <_scanf_float+0x2de>
 801a0d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801a0d6:	6923      	ldr	r3, [r4, #16]
 801a0d8:	2965      	cmp	r1, #101	; 0x65
 801a0da:	f103 33ff 	add.w	r3, r3, #4294967295
 801a0de:	f106 35ff 	add.w	r5, r6, #4294967295
 801a0e2:	6123      	str	r3, [r4, #16]
 801a0e4:	d00c      	beq.n	801a100 <_scanf_float+0x34c>
 801a0e6:	2945      	cmp	r1, #69	; 0x45
 801a0e8:	d00a      	beq.n	801a100 <_scanf_float+0x34c>
 801a0ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a0ee:	463a      	mov	r2, r7
 801a0f0:	4640      	mov	r0, r8
 801a0f2:	4798      	blx	r3
 801a0f4:	6923      	ldr	r3, [r4, #16]
 801a0f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801a0fa:	3b01      	subs	r3, #1
 801a0fc:	1eb5      	subs	r5, r6, #2
 801a0fe:	6123      	str	r3, [r4, #16]
 801a100:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a104:	463a      	mov	r2, r7
 801a106:	4640      	mov	r0, r8
 801a108:	4798      	blx	r3
 801a10a:	462e      	mov	r6, r5
 801a10c:	6825      	ldr	r5, [r4, #0]
 801a10e:	f015 0510 	ands.w	r5, r5, #16
 801a112:	d14d      	bne.n	801a1b0 <_scanf_float+0x3fc>
 801a114:	7035      	strb	r5, [r6, #0]
 801a116:	6823      	ldr	r3, [r4, #0]
 801a118:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801a11c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801a120:	d11a      	bne.n	801a158 <_scanf_float+0x3a4>
 801a122:	9b01      	ldr	r3, [sp, #4]
 801a124:	454b      	cmp	r3, r9
 801a126:	eba3 0209 	sub.w	r2, r3, r9
 801a12a:	d122      	bne.n	801a172 <_scanf_float+0x3be>
 801a12c:	2200      	movs	r2, #0
 801a12e:	4659      	mov	r1, fp
 801a130:	4640      	mov	r0, r8
 801a132:	f002 fb67 	bl	801c804 <_strtod_r>
 801a136:	9b03      	ldr	r3, [sp, #12]
 801a138:	6821      	ldr	r1, [r4, #0]
 801a13a:	681b      	ldr	r3, [r3, #0]
 801a13c:	f011 0f02 	tst.w	r1, #2
 801a140:	f103 0204 	add.w	r2, r3, #4
 801a144:	d020      	beq.n	801a188 <_scanf_float+0x3d4>
 801a146:	9903      	ldr	r1, [sp, #12]
 801a148:	600a      	str	r2, [r1, #0]
 801a14a:	681b      	ldr	r3, [r3, #0]
 801a14c:	ed83 0b00 	vstr	d0, [r3]
 801a150:	68e3      	ldr	r3, [r4, #12]
 801a152:	3301      	adds	r3, #1
 801a154:	60e3      	str	r3, [r4, #12]
 801a156:	e66e      	b.n	8019e36 <_scanf_float+0x82>
 801a158:	9b04      	ldr	r3, [sp, #16]
 801a15a:	2b00      	cmp	r3, #0
 801a15c:	d0e6      	beq.n	801a12c <_scanf_float+0x378>
 801a15e:	9905      	ldr	r1, [sp, #20]
 801a160:	230a      	movs	r3, #10
 801a162:	462a      	mov	r2, r5
 801a164:	3101      	adds	r1, #1
 801a166:	4640      	mov	r0, r8
 801a168:	f002 fbd4 	bl	801c914 <_strtol_r>
 801a16c:	9b04      	ldr	r3, [sp, #16]
 801a16e:	9e05      	ldr	r6, [sp, #20]
 801a170:	1ac2      	subs	r2, r0, r3
 801a172:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801a176:	429e      	cmp	r6, r3
 801a178:	bf28      	it	cs
 801a17a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801a17e:	490d      	ldr	r1, [pc, #52]	; (801a1b4 <_scanf_float+0x400>)
 801a180:	4630      	mov	r0, r6
 801a182:	f000 f8dd 	bl	801a340 <siprintf>
 801a186:	e7d1      	b.n	801a12c <_scanf_float+0x378>
 801a188:	f011 0f04 	tst.w	r1, #4
 801a18c:	9903      	ldr	r1, [sp, #12]
 801a18e:	600a      	str	r2, [r1, #0]
 801a190:	d1db      	bne.n	801a14a <_scanf_float+0x396>
 801a192:	eeb4 0b40 	vcmp.f64	d0, d0
 801a196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a19a:	681e      	ldr	r6, [r3, #0]
 801a19c:	d705      	bvc.n	801a1aa <_scanf_float+0x3f6>
 801a19e:	4806      	ldr	r0, [pc, #24]	; (801a1b8 <_scanf_float+0x404>)
 801a1a0:	f000 f9c0 	bl	801a524 <nanf>
 801a1a4:	ed86 0a00 	vstr	s0, [r6]
 801a1a8:	e7d2      	b.n	801a150 <_scanf_float+0x39c>
 801a1aa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801a1ae:	e7f9      	b.n	801a1a4 <_scanf_float+0x3f0>
 801a1b0:	2500      	movs	r5, #0
 801a1b2:	e640      	b.n	8019e36 <_scanf_float+0x82>
 801a1b4:	0801e13c 	.word	0x0801e13c
 801a1b8:	0801e4cd 	.word	0x0801e4cd

0801a1bc <std>:
 801a1bc:	2300      	movs	r3, #0
 801a1be:	b510      	push	{r4, lr}
 801a1c0:	4604      	mov	r4, r0
 801a1c2:	e9c0 3300 	strd	r3, r3, [r0]
 801a1c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a1ca:	6083      	str	r3, [r0, #8]
 801a1cc:	8181      	strh	r1, [r0, #12]
 801a1ce:	6643      	str	r3, [r0, #100]	; 0x64
 801a1d0:	81c2      	strh	r2, [r0, #14]
 801a1d2:	6183      	str	r3, [r0, #24]
 801a1d4:	4619      	mov	r1, r3
 801a1d6:	2208      	movs	r2, #8
 801a1d8:	305c      	adds	r0, #92	; 0x5c
 801a1da:	f000 f914 	bl	801a406 <memset>
 801a1de:	4b0d      	ldr	r3, [pc, #52]	; (801a214 <std+0x58>)
 801a1e0:	6263      	str	r3, [r4, #36]	; 0x24
 801a1e2:	4b0d      	ldr	r3, [pc, #52]	; (801a218 <std+0x5c>)
 801a1e4:	62a3      	str	r3, [r4, #40]	; 0x28
 801a1e6:	4b0d      	ldr	r3, [pc, #52]	; (801a21c <std+0x60>)
 801a1e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a1ea:	4b0d      	ldr	r3, [pc, #52]	; (801a220 <std+0x64>)
 801a1ec:	6323      	str	r3, [r4, #48]	; 0x30
 801a1ee:	4b0d      	ldr	r3, [pc, #52]	; (801a224 <std+0x68>)
 801a1f0:	6224      	str	r4, [r4, #32]
 801a1f2:	429c      	cmp	r4, r3
 801a1f4:	d006      	beq.n	801a204 <std+0x48>
 801a1f6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801a1fa:	4294      	cmp	r4, r2
 801a1fc:	d002      	beq.n	801a204 <std+0x48>
 801a1fe:	33d0      	adds	r3, #208	; 0xd0
 801a200:	429c      	cmp	r4, r3
 801a202:	d105      	bne.n	801a210 <std+0x54>
 801a204:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a20c:	f000 b978 	b.w	801a500 <__retarget_lock_init_recursive>
 801a210:	bd10      	pop	{r4, pc}
 801a212:	bf00      	nop
 801a214:	0801a381 	.word	0x0801a381
 801a218:	0801a3a3 	.word	0x0801a3a3
 801a21c:	0801a3db 	.word	0x0801a3db
 801a220:	0801a3ff 	.word	0x0801a3ff
 801a224:	240034e4 	.word	0x240034e4

0801a228 <stdio_exit_handler>:
 801a228:	4a02      	ldr	r2, [pc, #8]	; (801a234 <stdio_exit_handler+0xc>)
 801a22a:	4903      	ldr	r1, [pc, #12]	; (801a238 <stdio_exit_handler+0x10>)
 801a22c:	4803      	ldr	r0, [pc, #12]	; (801a23c <stdio_exit_handler+0x14>)
 801a22e:	f000 b869 	b.w	801a304 <_fwalk_sglue>
 801a232:	bf00      	nop
 801a234:	24000100 	.word	0x24000100
 801a238:	0801ccd5 	.word	0x0801ccd5
 801a23c:	2400010c 	.word	0x2400010c

0801a240 <cleanup_stdio>:
 801a240:	6841      	ldr	r1, [r0, #4]
 801a242:	4b0c      	ldr	r3, [pc, #48]	; (801a274 <cleanup_stdio+0x34>)
 801a244:	4299      	cmp	r1, r3
 801a246:	b510      	push	{r4, lr}
 801a248:	4604      	mov	r4, r0
 801a24a:	d001      	beq.n	801a250 <cleanup_stdio+0x10>
 801a24c:	f002 fd42 	bl	801ccd4 <_fflush_r>
 801a250:	68a1      	ldr	r1, [r4, #8]
 801a252:	4b09      	ldr	r3, [pc, #36]	; (801a278 <cleanup_stdio+0x38>)
 801a254:	4299      	cmp	r1, r3
 801a256:	d002      	beq.n	801a25e <cleanup_stdio+0x1e>
 801a258:	4620      	mov	r0, r4
 801a25a:	f002 fd3b 	bl	801ccd4 <_fflush_r>
 801a25e:	68e1      	ldr	r1, [r4, #12]
 801a260:	4b06      	ldr	r3, [pc, #24]	; (801a27c <cleanup_stdio+0x3c>)
 801a262:	4299      	cmp	r1, r3
 801a264:	d004      	beq.n	801a270 <cleanup_stdio+0x30>
 801a266:	4620      	mov	r0, r4
 801a268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a26c:	f002 bd32 	b.w	801ccd4 <_fflush_r>
 801a270:	bd10      	pop	{r4, pc}
 801a272:	bf00      	nop
 801a274:	240034e4 	.word	0x240034e4
 801a278:	2400354c 	.word	0x2400354c
 801a27c:	240035b4 	.word	0x240035b4

0801a280 <global_stdio_init.part.0>:
 801a280:	b510      	push	{r4, lr}
 801a282:	4b0b      	ldr	r3, [pc, #44]	; (801a2b0 <global_stdio_init.part.0+0x30>)
 801a284:	4c0b      	ldr	r4, [pc, #44]	; (801a2b4 <global_stdio_init.part.0+0x34>)
 801a286:	4a0c      	ldr	r2, [pc, #48]	; (801a2b8 <global_stdio_init.part.0+0x38>)
 801a288:	601a      	str	r2, [r3, #0]
 801a28a:	4620      	mov	r0, r4
 801a28c:	2200      	movs	r2, #0
 801a28e:	2104      	movs	r1, #4
 801a290:	f7ff ff94 	bl	801a1bc <std>
 801a294:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801a298:	2201      	movs	r2, #1
 801a29a:	2109      	movs	r1, #9
 801a29c:	f7ff ff8e 	bl	801a1bc <std>
 801a2a0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801a2a4:	2202      	movs	r2, #2
 801a2a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a2aa:	2112      	movs	r1, #18
 801a2ac:	f7ff bf86 	b.w	801a1bc <std>
 801a2b0:	2400361c 	.word	0x2400361c
 801a2b4:	240034e4 	.word	0x240034e4
 801a2b8:	0801a229 	.word	0x0801a229

0801a2bc <__sfp_lock_acquire>:
 801a2bc:	4801      	ldr	r0, [pc, #4]	; (801a2c4 <__sfp_lock_acquire+0x8>)
 801a2be:	f000 b920 	b.w	801a502 <__retarget_lock_acquire_recursive>
 801a2c2:	bf00      	nop
 801a2c4:	24003625 	.word	0x24003625

0801a2c8 <__sfp_lock_release>:
 801a2c8:	4801      	ldr	r0, [pc, #4]	; (801a2d0 <__sfp_lock_release+0x8>)
 801a2ca:	f000 b91b 	b.w	801a504 <__retarget_lock_release_recursive>
 801a2ce:	bf00      	nop
 801a2d0:	24003625 	.word	0x24003625

0801a2d4 <__sinit>:
 801a2d4:	b510      	push	{r4, lr}
 801a2d6:	4604      	mov	r4, r0
 801a2d8:	f7ff fff0 	bl	801a2bc <__sfp_lock_acquire>
 801a2dc:	6a23      	ldr	r3, [r4, #32]
 801a2de:	b11b      	cbz	r3, 801a2e8 <__sinit+0x14>
 801a2e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a2e4:	f7ff bff0 	b.w	801a2c8 <__sfp_lock_release>
 801a2e8:	4b04      	ldr	r3, [pc, #16]	; (801a2fc <__sinit+0x28>)
 801a2ea:	6223      	str	r3, [r4, #32]
 801a2ec:	4b04      	ldr	r3, [pc, #16]	; (801a300 <__sinit+0x2c>)
 801a2ee:	681b      	ldr	r3, [r3, #0]
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d1f5      	bne.n	801a2e0 <__sinit+0xc>
 801a2f4:	f7ff ffc4 	bl	801a280 <global_stdio_init.part.0>
 801a2f8:	e7f2      	b.n	801a2e0 <__sinit+0xc>
 801a2fa:	bf00      	nop
 801a2fc:	0801a241 	.word	0x0801a241
 801a300:	2400361c 	.word	0x2400361c

0801a304 <_fwalk_sglue>:
 801a304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a308:	4607      	mov	r7, r0
 801a30a:	4688      	mov	r8, r1
 801a30c:	4614      	mov	r4, r2
 801a30e:	2600      	movs	r6, #0
 801a310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a314:	f1b9 0901 	subs.w	r9, r9, #1
 801a318:	d505      	bpl.n	801a326 <_fwalk_sglue+0x22>
 801a31a:	6824      	ldr	r4, [r4, #0]
 801a31c:	2c00      	cmp	r4, #0
 801a31e:	d1f7      	bne.n	801a310 <_fwalk_sglue+0xc>
 801a320:	4630      	mov	r0, r6
 801a322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a326:	89ab      	ldrh	r3, [r5, #12]
 801a328:	2b01      	cmp	r3, #1
 801a32a:	d907      	bls.n	801a33c <_fwalk_sglue+0x38>
 801a32c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a330:	3301      	adds	r3, #1
 801a332:	d003      	beq.n	801a33c <_fwalk_sglue+0x38>
 801a334:	4629      	mov	r1, r5
 801a336:	4638      	mov	r0, r7
 801a338:	47c0      	blx	r8
 801a33a:	4306      	orrs	r6, r0
 801a33c:	3568      	adds	r5, #104	; 0x68
 801a33e:	e7e9      	b.n	801a314 <_fwalk_sglue+0x10>

0801a340 <siprintf>:
 801a340:	b40e      	push	{r1, r2, r3}
 801a342:	b500      	push	{lr}
 801a344:	b09c      	sub	sp, #112	; 0x70
 801a346:	ab1d      	add	r3, sp, #116	; 0x74
 801a348:	9002      	str	r0, [sp, #8]
 801a34a:	9006      	str	r0, [sp, #24]
 801a34c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801a350:	4809      	ldr	r0, [pc, #36]	; (801a378 <siprintf+0x38>)
 801a352:	9107      	str	r1, [sp, #28]
 801a354:	9104      	str	r1, [sp, #16]
 801a356:	4909      	ldr	r1, [pc, #36]	; (801a37c <siprintf+0x3c>)
 801a358:	f853 2b04 	ldr.w	r2, [r3], #4
 801a35c:	9105      	str	r1, [sp, #20]
 801a35e:	6800      	ldr	r0, [r0, #0]
 801a360:	9301      	str	r3, [sp, #4]
 801a362:	a902      	add	r1, sp, #8
 801a364:	f002 fb32 	bl	801c9cc <_svfiprintf_r>
 801a368:	9b02      	ldr	r3, [sp, #8]
 801a36a:	2200      	movs	r2, #0
 801a36c:	701a      	strb	r2, [r3, #0]
 801a36e:	b01c      	add	sp, #112	; 0x70
 801a370:	f85d eb04 	ldr.w	lr, [sp], #4
 801a374:	b003      	add	sp, #12
 801a376:	4770      	bx	lr
 801a378:	24000158 	.word	0x24000158
 801a37c:	ffff0208 	.word	0xffff0208

0801a380 <__sread>:
 801a380:	b510      	push	{r4, lr}
 801a382:	460c      	mov	r4, r1
 801a384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a388:	f000 f86c 	bl	801a464 <_read_r>
 801a38c:	2800      	cmp	r0, #0
 801a38e:	bfab      	itete	ge
 801a390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801a392:	89a3      	ldrhlt	r3, [r4, #12]
 801a394:	181b      	addge	r3, r3, r0
 801a396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801a39a:	bfac      	ite	ge
 801a39c:	6563      	strge	r3, [r4, #84]	; 0x54
 801a39e:	81a3      	strhlt	r3, [r4, #12]
 801a3a0:	bd10      	pop	{r4, pc}

0801a3a2 <__swrite>:
 801a3a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3a6:	461f      	mov	r7, r3
 801a3a8:	898b      	ldrh	r3, [r1, #12]
 801a3aa:	05db      	lsls	r3, r3, #23
 801a3ac:	4605      	mov	r5, r0
 801a3ae:	460c      	mov	r4, r1
 801a3b0:	4616      	mov	r6, r2
 801a3b2:	d505      	bpl.n	801a3c0 <__swrite+0x1e>
 801a3b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3b8:	2302      	movs	r3, #2
 801a3ba:	2200      	movs	r2, #0
 801a3bc:	f000 f840 	bl	801a440 <_lseek_r>
 801a3c0:	89a3      	ldrh	r3, [r4, #12]
 801a3c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a3c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801a3ca:	81a3      	strh	r3, [r4, #12]
 801a3cc:	4632      	mov	r2, r6
 801a3ce:	463b      	mov	r3, r7
 801a3d0:	4628      	mov	r0, r5
 801a3d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a3d6:	f000 b857 	b.w	801a488 <_write_r>

0801a3da <__sseek>:
 801a3da:	b510      	push	{r4, lr}
 801a3dc:	460c      	mov	r4, r1
 801a3de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3e2:	f000 f82d 	bl	801a440 <_lseek_r>
 801a3e6:	1c43      	adds	r3, r0, #1
 801a3e8:	89a3      	ldrh	r3, [r4, #12]
 801a3ea:	bf15      	itete	ne
 801a3ec:	6560      	strne	r0, [r4, #84]	; 0x54
 801a3ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801a3f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801a3f6:	81a3      	strheq	r3, [r4, #12]
 801a3f8:	bf18      	it	ne
 801a3fa:	81a3      	strhne	r3, [r4, #12]
 801a3fc:	bd10      	pop	{r4, pc}

0801a3fe <__sclose>:
 801a3fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a402:	f000 b80d 	b.w	801a420 <_close_r>

0801a406 <memset>:
 801a406:	4402      	add	r2, r0
 801a408:	4603      	mov	r3, r0
 801a40a:	4293      	cmp	r3, r2
 801a40c:	d100      	bne.n	801a410 <memset+0xa>
 801a40e:	4770      	bx	lr
 801a410:	f803 1b01 	strb.w	r1, [r3], #1
 801a414:	e7f9      	b.n	801a40a <memset+0x4>
	...

0801a418 <_localeconv_r>:
 801a418:	4800      	ldr	r0, [pc, #0]	; (801a41c <_localeconv_r+0x4>)
 801a41a:	4770      	bx	lr
 801a41c:	2400024c 	.word	0x2400024c

0801a420 <_close_r>:
 801a420:	b538      	push	{r3, r4, r5, lr}
 801a422:	4d06      	ldr	r5, [pc, #24]	; (801a43c <_close_r+0x1c>)
 801a424:	2300      	movs	r3, #0
 801a426:	4604      	mov	r4, r0
 801a428:	4608      	mov	r0, r1
 801a42a:	602b      	str	r3, [r5, #0]
 801a42c:	f7e8 ff0f 	bl	800324e <_close>
 801a430:	1c43      	adds	r3, r0, #1
 801a432:	d102      	bne.n	801a43a <_close_r+0x1a>
 801a434:	682b      	ldr	r3, [r5, #0]
 801a436:	b103      	cbz	r3, 801a43a <_close_r+0x1a>
 801a438:	6023      	str	r3, [r4, #0]
 801a43a:	bd38      	pop	{r3, r4, r5, pc}
 801a43c:	24003620 	.word	0x24003620

0801a440 <_lseek_r>:
 801a440:	b538      	push	{r3, r4, r5, lr}
 801a442:	4d07      	ldr	r5, [pc, #28]	; (801a460 <_lseek_r+0x20>)
 801a444:	4604      	mov	r4, r0
 801a446:	4608      	mov	r0, r1
 801a448:	4611      	mov	r1, r2
 801a44a:	2200      	movs	r2, #0
 801a44c:	602a      	str	r2, [r5, #0]
 801a44e:	461a      	mov	r2, r3
 801a450:	f7e8 ff24 	bl	800329c <_lseek>
 801a454:	1c43      	adds	r3, r0, #1
 801a456:	d102      	bne.n	801a45e <_lseek_r+0x1e>
 801a458:	682b      	ldr	r3, [r5, #0]
 801a45a:	b103      	cbz	r3, 801a45e <_lseek_r+0x1e>
 801a45c:	6023      	str	r3, [r4, #0]
 801a45e:	bd38      	pop	{r3, r4, r5, pc}
 801a460:	24003620 	.word	0x24003620

0801a464 <_read_r>:
 801a464:	b538      	push	{r3, r4, r5, lr}
 801a466:	4d07      	ldr	r5, [pc, #28]	; (801a484 <_read_r+0x20>)
 801a468:	4604      	mov	r4, r0
 801a46a:	4608      	mov	r0, r1
 801a46c:	4611      	mov	r1, r2
 801a46e:	2200      	movs	r2, #0
 801a470:	602a      	str	r2, [r5, #0]
 801a472:	461a      	mov	r2, r3
 801a474:	f7e8 feb2 	bl	80031dc <_read>
 801a478:	1c43      	adds	r3, r0, #1
 801a47a:	d102      	bne.n	801a482 <_read_r+0x1e>
 801a47c:	682b      	ldr	r3, [r5, #0]
 801a47e:	b103      	cbz	r3, 801a482 <_read_r+0x1e>
 801a480:	6023      	str	r3, [r4, #0]
 801a482:	bd38      	pop	{r3, r4, r5, pc}
 801a484:	24003620 	.word	0x24003620

0801a488 <_write_r>:
 801a488:	b538      	push	{r3, r4, r5, lr}
 801a48a:	4d07      	ldr	r5, [pc, #28]	; (801a4a8 <_write_r+0x20>)
 801a48c:	4604      	mov	r4, r0
 801a48e:	4608      	mov	r0, r1
 801a490:	4611      	mov	r1, r2
 801a492:	2200      	movs	r2, #0
 801a494:	602a      	str	r2, [r5, #0]
 801a496:	461a      	mov	r2, r3
 801a498:	f7e8 febd 	bl	8003216 <_write>
 801a49c:	1c43      	adds	r3, r0, #1
 801a49e:	d102      	bne.n	801a4a6 <_write_r+0x1e>
 801a4a0:	682b      	ldr	r3, [r5, #0]
 801a4a2:	b103      	cbz	r3, 801a4a6 <_write_r+0x1e>
 801a4a4:	6023      	str	r3, [r4, #0]
 801a4a6:	bd38      	pop	{r3, r4, r5, pc}
 801a4a8:	24003620 	.word	0x24003620

0801a4ac <__errno>:
 801a4ac:	4b01      	ldr	r3, [pc, #4]	; (801a4b4 <__errno+0x8>)
 801a4ae:	6818      	ldr	r0, [r3, #0]
 801a4b0:	4770      	bx	lr
 801a4b2:	bf00      	nop
 801a4b4:	24000158 	.word	0x24000158

0801a4b8 <__libc_init_array>:
 801a4b8:	b570      	push	{r4, r5, r6, lr}
 801a4ba:	4d0d      	ldr	r5, [pc, #52]	; (801a4f0 <__libc_init_array+0x38>)
 801a4bc:	4c0d      	ldr	r4, [pc, #52]	; (801a4f4 <__libc_init_array+0x3c>)
 801a4be:	1b64      	subs	r4, r4, r5
 801a4c0:	10a4      	asrs	r4, r4, #2
 801a4c2:	2600      	movs	r6, #0
 801a4c4:	42a6      	cmp	r6, r4
 801a4c6:	d109      	bne.n	801a4dc <__libc_init_array+0x24>
 801a4c8:	4d0b      	ldr	r5, [pc, #44]	; (801a4f8 <__libc_init_array+0x40>)
 801a4ca:	4c0c      	ldr	r4, [pc, #48]	; (801a4fc <__libc_init_array+0x44>)
 801a4cc:	f003 fb0c 	bl	801dae8 <_init>
 801a4d0:	1b64      	subs	r4, r4, r5
 801a4d2:	10a4      	asrs	r4, r4, #2
 801a4d4:	2600      	movs	r6, #0
 801a4d6:	42a6      	cmp	r6, r4
 801a4d8:	d105      	bne.n	801a4e6 <__libc_init_array+0x2e>
 801a4da:	bd70      	pop	{r4, r5, r6, pc}
 801a4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 801a4e0:	4798      	blx	r3
 801a4e2:	3601      	adds	r6, #1
 801a4e4:	e7ee      	b.n	801a4c4 <__libc_init_array+0xc>
 801a4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 801a4ea:	4798      	blx	r3
 801a4ec:	3601      	adds	r6, #1
 801a4ee:	e7f2      	b.n	801a4d6 <__libc_init_array+0x1e>
 801a4f0:	0801e538 	.word	0x0801e538
 801a4f4:	0801e538 	.word	0x0801e538
 801a4f8:	0801e538 	.word	0x0801e538
 801a4fc:	0801e53c 	.word	0x0801e53c

0801a500 <__retarget_lock_init_recursive>:
 801a500:	4770      	bx	lr

0801a502 <__retarget_lock_acquire_recursive>:
 801a502:	4770      	bx	lr

0801a504 <__retarget_lock_release_recursive>:
 801a504:	4770      	bx	lr

0801a506 <memcpy>:
 801a506:	440a      	add	r2, r1
 801a508:	4291      	cmp	r1, r2
 801a50a:	f100 33ff 	add.w	r3, r0, #4294967295
 801a50e:	d100      	bne.n	801a512 <memcpy+0xc>
 801a510:	4770      	bx	lr
 801a512:	b510      	push	{r4, lr}
 801a514:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a518:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a51c:	4291      	cmp	r1, r2
 801a51e:	d1f9      	bne.n	801a514 <memcpy+0xe>
 801a520:	bd10      	pop	{r4, pc}
	...

0801a524 <nanf>:
 801a524:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801a52c <nanf+0x8>
 801a528:	4770      	bx	lr
 801a52a:	bf00      	nop
 801a52c:	7fc00000 	.word	0x7fc00000

0801a530 <quorem>:
 801a530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a534:	6903      	ldr	r3, [r0, #16]
 801a536:	690c      	ldr	r4, [r1, #16]
 801a538:	42a3      	cmp	r3, r4
 801a53a:	4607      	mov	r7, r0
 801a53c:	db7e      	blt.n	801a63c <quorem+0x10c>
 801a53e:	3c01      	subs	r4, #1
 801a540:	f101 0814 	add.w	r8, r1, #20
 801a544:	f100 0514 	add.w	r5, r0, #20
 801a548:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a54c:	9301      	str	r3, [sp, #4]
 801a54e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a556:	3301      	adds	r3, #1
 801a558:	429a      	cmp	r2, r3
 801a55a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a55e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a562:	fbb2 f6f3 	udiv	r6, r2, r3
 801a566:	d331      	bcc.n	801a5cc <quorem+0x9c>
 801a568:	f04f 0e00 	mov.w	lr, #0
 801a56c:	4640      	mov	r0, r8
 801a56e:	46ac      	mov	ip, r5
 801a570:	46f2      	mov	sl, lr
 801a572:	f850 2b04 	ldr.w	r2, [r0], #4
 801a576:	b293      	uxth	r3, r2
 801a578:	fb06 e303 	mla	r3, r6, r3, lr
 801a57c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a580:	0c1a      	lsrs	r2, r3, #16
 801a582:	b29b      	uxth	r3, r3
 801a584:	ebaa 0303 	sub.w	r3, sl, r3
 801a588:	f8dc a000 	ldr.w	sl, [ip]
 801a58c:	fa13 f38a 	uxtah	r3, r3, sl
 801a590:	fb06 220e 	mla	r2, r6, lr, r2
 801a594:	9300      	str	r3, [sp, #0]
 801a596:	9b00      	ldr	r3, [sp, #0]
 801a598:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a59c:	b292      	uxth	r2, r2
 801a59e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801a5a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a5a6:	f8bd 3000 	ldrh.w	r3, [sp]
 801a5aa:	4581      	cmp	r9, r0
 801a5ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a5b0:	f84c 3b04 	str.w	r3, [ip], #4
 801a5b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a5b8:	d2db      	bcs.n	801a572 <quorem+0x42>
 801a5ba:	f855 300b 	ldr.w	r3, [r5, fp]
 801a5be:	b92b      	cbnz	r3, 801a5cc <quorem+0x9c>
 801a5c0:	9b01      	ldr	r3, [sp, #4]
 801a5c2:	3b04      	subs	r3, #4
 801a5c4:	429d      	cmp	r5, r3
 801a5c6:	461a      	mov	r2, r3
 801a5c8:	d32c      	bcc.n	801a624 <quorem+0xf4>
 801a5ca:	613c      	str	r4, [r7, #16]
 801a5cc:	4638      	mov	r0, r7
 801a5ce:	f001 f969 	bl	801b8a4 <__mcmp>
 801a5d2:	2800      	cmp	r0, #0
 801a5d4:	db22      	blt.n	801a61c <quorem+0xec>
 801a5d6:	3601      	adds	r6, #1
 801a5d8:	4629      	mov	r1, r5
 801a5da:	2000      	movs	r0, #0
 801a5dc:	f858 2b04 	ldr.w	r2, [r8], #4
 801a5e0:	f8d1 c000 	ldr.w	ip, [r1]
 801a5e4:	b293      	uxth	r3, r2
 801a5e6:	1ac3      	subs	r3, r0, r3
 801a5e8:	0c12      	lsrs	r2, r2, #16
 801a5ea:	fa13 f38c 	uxtah	r3, r3, ip
 801a5ee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801a5f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a5f6:	b29b      	uxth	r3, r3
 801a5f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a5fc:	45c1      	cmp	r9, r8
 801a5fe:	f841 3b04 	str.w	r3, [r1], #4
 801a602:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a606:	d2e9      	bcs.n	801a5dc <quorem+0xac>
 801a608:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a60c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a610:	b922      	cbnz	r2, 801a61c <quorem+0xec>
 801a612:	3b04      	subs	r3, #4
 801a614:	429d      	cmp	r5, r3
 801a616:	461a      	mov	r2, r3
 801a618:	d30a      	bcc.n	801a630 <quorem+0x100>
 801a61a:	613c      	str	r4, [r7, #16]
 801a61c:	4630      	mov	r0, r6
 801a61e:	b003      	add	sp, #12
 801a620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a624:	6812      	ldr	r2, [r2, #0]
 801a626:	3b04      	subs	r3, #4
 801a628:	2a00      	cmp	r2, #0
 801a62a:	d1ce      	bne.n	801a5ca <quorem+0x9a>
 801a62c:	3c01      	subs	r4, #1
 801a62e:	e7c9      	b.n	801a5c4 <quorem+0x94>
 801a630:	6812      	ldr	r2, [r2, #0]
 801a632:	3b04      	subs	r3, #4
 801a634:	2a00      	cmp	r2, #0
 801a636:	d1f0      	bne.n	801a61a <quorem+0xea>
 801a638:	3c01      	subs	r4, #1
 801a63a:	e7eb      	b.n	801a614 <quorem+0xe4>
 801a63c:	2000      	movs	r0, #0
 801a63e:	e7ee      	b.n	801a61e <quorem+0xee>

0801a640 <_dtoa_r>:
 801a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a644:	ed2d 8b02 	vpush	{d8}
 801a648:	69c5      	ldr	r5, [r0, #28]
 801a64a:	b091      	sub	sp, #68	; 0x44
 801a64c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a650:	ec59 8b10 	vmov	r8, r9, d0
 801a654:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801a656:	9106      	str	r1, [sp, #24]
 801a658:	4606      	mov	r6, r0
 801a65a:	9208      	str	r2, [sp, #32]
 801a65c:	930c      	str	r3, [sp, #48]	; 0x30
 801a65e:	b975      	cbnz	r5, 801a67e <_dtoa_r+0x3e>
 801a660:	2010      	movs	r0, #16
 801a662:	f000 fda5 	bl	801b1b0 <malloc>
 801a666:	4602      	mov	r2, r0
 801a668:	61f0      	str	r0, [r6, #28]
 801a66a:	b920      	cbnz	r0, 801a676 <_dtoa_r+0x36>
 801a66c:	4ba6      	ldr	r3, [pc, #664]	; (801a908 <_dtoa_r+0x2c8>)
 801a66e:	21ef      	movs	r1, #239	; 0xef
 801a670:	48a6      	ldr	r0, [pc, #664]	; (801a90c <_dtoa_r+0x2cc>)
 801a672:	f002 fb9d 	bl	801cdb0 <__assert_func>
 801a676:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a67a:	6005      	str	r5, [r0, #0]
 801a67c:	60c5      	str	r5, [r0, #12]
 801a67e:	69f3      	ldr	r3, [r6, #28]
 801a680:	6819      	ldr	r1, [r3, #0]
 801a682:	b151      	cbz	r1, 801a69a <_dtoa_r+0x5a>
 801a684:	685a      	ldr	r2, [r3, #4]
 801a686:	604a      	str	r2, [r1, #4]
 801a688:	2301      	movs	r3, #1
 801a68a:	4093      	lsls	r3, r2
 801a68c:	608b      	str	r3, [r1, #8]
 801a68e:	4630      	mov	r0, r6
 801a690:	f000 fe82 	bl	801b398 <_Bfree>
 801a694:	69f3      	ldr	r3, [r6, #28]
 801a696:	2200      	movs	r2, #0
 801a698:	601a      	str	r2, [r3, #0]
 801a69a:	f1b9 0300 	subs.w	r3, r9, #0
 801a69e:	bfbb      	ittet	lt
 801a6a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a6a4:	9303      	strlt	r3, [sp, #12]
 801a6a6:	2300      	movge	r3, #0
 801a6a8:	2201      	movlt	r2, #1
 801a6aa:	bfac      	ite	ge
 801a6ac:	6023      	strge	r3, [r4, #0]
 801a6ae:	6022      	strlt	r2, [r4, #0]
 801a6b0:	4b97      	ldr	r3, [pc, #604]	; (801a910 <_dtoa_r+0x2d0>)
 801a6b2:	9c03      	ldr	r4, [sp, #12]
 801a6b4:	43a3      	bics	r3, r4
 801a6b6:	d11c      	bne.n	801a6f2 <_dtoa_r+0xb2>
 801a6b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a6ba:	f242 730f 	movw	r3, #9999	; 0x270f
 801a6be:	6013      	str	r3, [r2, #0]
 801a6c0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801a6c4:	ea53 0308 	orrs.w	r3, r3, r8
 801a6c8:	f000 84fb 	beq.w	801b0c2 <_dtoa_r+0xa82>
 801a6cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a6ce:	b963      	cbnz	r3, 801a6ea <_dtoa_r+0xaa>
 801a6d0:	4b90      	ldr	r3, [pc, #576]	; (801a914 <_dtoa_r+0x2d4>)
 801a6d2:	e020      	b.n	801a716 <_dtoa_r+0xd6>
 801a6d4:	4b90      	ldr	r3, [pc, #576]	; (801a918 <_dtoa_r+0x2d8>)
 801a6d6:	9301      	str	r3, [sp, #4]
 801a6d8:	3308      	adds	r3, #8
 801a6da:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a6dc:	6013      	str	r3, [r2, #0]
 801a6de:	9801      	ldr	r0, [sp, #4]
 801a6e0:	b011      	add	sp, #68	; 0x44
 801a6e2:	ecbd 8b02 	vpop	{d8}
 801a6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a6ea:	4b8a      	ldr	r3, [pc, #552]	; (801a914 <_dtoa_r+0x2d4>)
 801a6ec:	9301      	str	r3, [sp, #4]
 801a6ee:	3303      	adds	r3, #3
 801a6f0:	e7f3      	b.n	801a6da <_dtoa_r+0x9a>
 801a6f2:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a6f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6fe:	d10c      	bne.n	801a71a <_dtoa_r+0xda>
 801a700:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a702:	2301      	movs	r3, #1
 801a704:	6013      	str	r3, [r2, #0]
 801a706:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a708:	2b00      	cmp	r3, #0
 801a70a:	f000 84d7 	beq.w	801b0bc <_dtoa_r+0xa7c>
 801a70e:	4b83      	ldr	r3, [pc, #524]	; (801a91c <_dtoa_r+0x2dc>)
 801a710:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a712:	6013      	str	r3, [r2, #0]
 801a714:	3b01      	subs	r3, #1
 801a716:	9301      	str	r3, [sp, #4]
 801a718:	e7e1      	b.n	801a6de <_dtoa_r+0x9e>
 801a71a:	aa0e      	add	r2, sp, #56	; 0x38
 801a71c:	a90f      	add	r1, sp, #60	; 0x3c
 801a71e:	4630      	mov	r0, r6
 801a720:	eeb0 0b48 	vmov.f64	d0, d8
 801a724:	f001 f9d4 	bl	801bad0 <__d2b>
 801a728:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801a72c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a72e:	4605      	mov	r5, r0
 801a730:	2b00      	cmp	r3, #0
 801a732:	d046      	beq.n	801a7c2 <_dtoa_r+0x182>
 801a734:	eeb0 7b48 	vmov.f64	d7, d8
 801a738:	ee18 1a90 	vmov	r1, s17
 801a73c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a740:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801a744:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801a748:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a74c:	2000      	movs	r0, #0
 801a74e:	ee07 1a90 	vmov	s15, r1
 801a752:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801a756:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a8f0 <_dtoa_r+0x2b0>
 801a75a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a75e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801a8f8 <_dtoa_r+0x2b8>
 801a762:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a766:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a900 <_dtoa_r+0x2c0>
 801a76a:	ee07 3a90 	vmov	s15, r3
 801a76e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a772:	eeb0 7b46 	vmov.f64	d7, d6
 801a776:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a77a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a77e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a786:	ee16 ba90 	vmov	fp, s13
 801a78a:	9009      	str	r0, [sp, #36]	; 0x24
 801a78c:	d508      	bpl.n	801a7a0 <_dtoa_r+0x160>
 801a78e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a792:	eeb4 6b47 	vcmp.f64	d6, d7
 801a796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a79a:	bf18      	it	ne
 801a79c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801a7a0:	f1bb 0f16 	cmp.w	fp, #22
 801a7a4:	d82b      	bhi.n	801a7fe <_dtoa_r+0x1be>
 801a7a6:	495e      	ldr	r1, [pc, #376]	; (801a920 <_dtoa_r+0x2e0>)
 801a7a8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801a7ac:	ed91 7b00 	vldr	d7, [r1]
 801a7b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7b8:	d501      	bpl.n	801a7be <_dtoa_r+0x17e>
 801a7ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a7be:	2100      	movs	r1, #0
 801a7c0:	e01e      	b.n	801a800 <_dtoa_r+0x1c0>
 801a7c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a7c4:	4413      	add	r3, r2
 801a7c6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801a7ca:	2920      	cmp	r1, #32
 801a7cc:	bfc1      	itttt	gt
 801a7ce:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801a7d2:	408c      	lslgt	r4, r1
 801a7d4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801a7d8:	fa28 f101 	lsrgt.w	r1, r8, r1
 801a7dc:	bfd6      	itet	le
 801a7de:	f1c1 0120 	rsble	r1, r1, #32
 801a7e2:	4321      	orrgt	r1, r4
 801a7e4:	fa08 f101 	lslle.w	r1, r8, r1
 801a7e8:	ee07 1a90 	vmov	s15, r1
 801a7ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a7f0:	3b01      	subs	r3, #1
 801a7f2:	ee17 1a90 	vmov	r1, s15
 801a7f6:	2001      	movs	r0, #1
 801a7f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801a7fc:	e7a7      	b.n	801a74e <_dtoa_r+0x10e>
 801a7fe:	2101      	movs	r1, #1
 801a800:	1ad2      	subs	r2, r2, r3
 801a802:	1e53      	subs	r3, r2, #1
 801a804:	9305      	str	r3, [sp, #20]
 801a806:	bf45      	ittet	mi
 801a808:	f1c2 0301 	rsbmi	r3, r2, #1
 801a80c:	9304      	strmi	r3, [sp, #16]
 801a80e:	2300      	movpl	r3, #0
 801a810:	2300      	movmi	r3, #0
 801a812:	bf4c      	ite	mi
 801a814:	9305      	strmi	r3, [sp, #20]
 801a816:	9304      	strpl	r3, [sp, #16]
 801a818:	f1bb 0f00 	cmp.w	fp, #0
 801a81c:	910b      	str	r1, [sp, #44]	; 0x2c
 801a81e:	db18      	blt.n	801a852 <_dtoa_r+0x212>
 801a820:	9b05      	ldr	r3, [sp, #20]
 801a822:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801a826:	445b      	add	r3, fp
 801a828:	9305      	str	r3, [sp, #20]
 801a82a:	2300      	movs	r3, #0
 801a82c:	9a06      	ldr	r2, [sp, #24]
 801a82e:	2a09      	cmp	r2, #9
 801a830:	d848      	bhi.n	801a8c4 <_dtoa_r+0x284>
 801a832:	2a05      	cmp	r2, #5
 801a834:	bfc4      	itt	gt
 801a836:	3a04      	subgt	r2, #4
 801a838:	9206      	strgt	r2, [sp, #24]
 801a83a:	9a06      	ldr	r2, [sp, #24]
 801a83c:	f1a2 0202 	sub.w	r2, r2, #2
 801a840:	bfcc      	ite	gt
 801a842:	2400      	movgt	r4, #0
 801a844:	2401      	movle	r4, #1
 801a846:	2a03      	cmp	r2, #3
 801a848:	d847      	bhi.n	801a8da <_dtoa_r+0x29a>
 801a84a:	e8df f002 	tbb	[pc, r2]
 801a84e:	2d0b      	.short	0x2d0b
 801a850:	392b      	.short	0x392b
 801a852:	9b04      	ldr	r3, [sp, #16]
 801a854:	2200      	movs	r2, #0
 801a856:	eba3 030b 	sub.w	r3, r3, fp
 801a85a:	9304      	str	r3, [sp, #16]
 801a85c:	920a      	str	r2, [sp, #40]	; 0x28
 801a85e:	f1cb 0300 	rsb	r3, fp, #0
 801a862:	e7e3      	b.n	801a82c <_dtoa_r+0x1ec>
 801a864:	2200      	movs	r2, #0
 801a866:	9207      	str	r2, [sp, #28]
 801a868:	9a08      	ldr	r2, [sp, #32]
 801a86a:	2a00      	cmp	r2, #0
 801a86c:	dc38      	bgt.n	801a8e0 <_dtoa_r+0x2a0>
 801a86e:	f04f 0a01 	mov.w	sl, #1
 801a872:	46d1      	mov	r9, sl
 801a874:	4652      	mov	r2, sl
 801a876:	f8cd a020 	str.w	sl, [sp, #32]
 801a87a:	69f7      	ldr	r7, [r6, #28]
 801a87c:	2100      	movs	r1, #0
 801a87e:	2004      	movs	r0, #4
 801a880:	f100 0c14 	add.w	ip, r0, #20
 801a884:	4594      	cmp	ip, r2
 801a886:	d930      	bls.n	801a8ea <_dtoa_r+0x2aa>
 801a888:	6079      	str	r1, [r7, #4]
 801a88a:	4630      	mov	r0, r6
 801a88c:	930d      	str	r3, [sp, #52]	; 0x34
 801a88e:	f000 fd43 	bl	801b318 <_Balloc>
 801a892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a894:	9001      	str	r0, [sp, #4]
 801a896:	4602      	mov	r2, r0
 801a898:	2800      	cmp	r0, #0
 801a89a:	d145      	bne.n	801a928 <_dtoa_r+0x2e8>
 801a89c:	4b21      	ldr	r3, [pc, #132]	; (801a924 <_dtoa_r+0x2e4>)
 801a89e:	f240 11af 	movw	r1, #431	; 0x1af
 801a8a2:	e6e5      	b.n	801a670 <_dtoa_r+0x30>
 801a8a4:	2201      	movs	r2, #1
 801a8a6:	e7de      	b.n	801a866 <_dtoa_r+0x226>
 801a8a8:	2200      	movs	r2, #0
 801a8aa:	9207      	str	r2, [sp, #28]
 801a8ac:	9a08      	ldr	r2, [sp, #32]
 801a8ae:	eb0b 0a02 	add.w	sl, fp, r2
 801a8b2:	f10a 0901 	add.w	r9, sl, #1
 801a8b6:	464a      	mov	r2, r9
 801a8b8:	2a01      	cmp	r2, #1
 801a8ba:	bfb8      	it	lt
 801a8bc:	2201      	movlt	r2, #1
 801a8be:	e7dc      	b.n	801a87a <_dtoa_r+0x23a>
 801a8c0:	2201      	movs	r2, #1
 801a8c2:	e7f2      	b.n	801a8aa <_dtoa_r+0x26a>
 801a8c4:	2401      	movs	r4, #1
 801a8c6:	2200      	movs	r2, #0
 801a8c8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801a8cc:	f04f 3aff 	mov.w	sl, #4294967295
 801a8d0:	2100      	movs	r1, #0
 801a8d2:	46d1      	mov	r9, sl
 801a8d4:	2212      	movs	r2, #18
 801a8d6:	9108      	str	r1, [sp, #32]
 801a8d8:	e7cf      	b.n	801a87a <_dtoa_r+0x23a>
 801a8da:	2201      	movs	r2, #1
 801a8dc:	9207      	str	r2, [sp, #28]
 801a8de:	e7f5      	b.n	801a8cc <_dtoa_r+0x28c>
 801a8e0:	f8dd a020 	ldr.w	sl, [sp, #32]
 801a8e4:	46d1      	mov	r9, sl
 801a8e6:	4652      	mov	r2, sl
 801a8e8:	e7c7      	b.n	801a87a <_dtoa_r+0x23a>
 801a8ea:	3101      	adds	r1, #1
 801a8ec:	0040      	lsls	r0, r0, #1
 801a8ee:	e7c7      	b.n	801a880 <_dtoa_r+0x240>
 801a8f0:	636f4361 	.word	0x636f4361
 801a8f4:	3fd287a7 	.word	0x3fd287a7
 801a8f8:	8b60c8b3 	.word	0x8b60c8b3
 801a8fc:	3fc68a28 	.word	0x3fc68a28
 801a900:	509f79fb 	.word	0x509f79fb
 801a904:	3fd34413 	.word	0x3fd34413
 801a908:	0801e14e 	.word	0x0801e14e
 801a90c:	0801e165 	.word	0x0801e165
 801a910:	7ff00000 	.word	0x7ff00000
 801a914:	0801e14a 	.word	0x0801e14a
 801a918:	0801e141 	.word	0x0801e141
 801a91c:	0801e119 	.word	0x0801e119
 801a920:	0801e250 	.word	0x0801e250
 801a924:	0801e1bd 	.word	0x0801e1bd
 801a928:	69f2      	ldr	r2, [r6, #28]
 801a92a:	9901      	ldr	r1, [sp, #4]
 801a92c:	6011      	str	r1, [r2, #0]
 801a92e:	f1b9 0f0e 	cmp.w	r9, #14
 801a932:	d86c      	bhi.n	801aa0e <_dtoa_r+0x3ce>
 801a934:	2c00      	cmp	r4, #0
 801a936:	d06a      	beq.n	801aa0e <_dtoa_r+0x3ce>
 801a938:	f1bb 0f00 	cmp.w	fp, #0
 801a93c:	f340 80a0 	ble.w	801aa80 <_dtoa_r+0x440>
 801a940:	4ac1      	ldr	r2, [pc, #772]	; (801ac48 <_dtoa_r+0x608>)
 801a942:	f00b 010f 	and.w	r1, fp, #15
 801a946:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a94a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801a94e:	ed92 7b00 	vldr	d7, [r2]
 801a952:	ea4f 122b 	mov.w	r2, fp, asr #4
 801a956:	f000 8087 	beq.w	801aa68 <_dtoa_r+0x428>
 801a95a:	49bc      	ldr	r1, [pc, #752]	; (801ac4c <_dtoa_r+0x60c>)
 801a95c:	ed91 6b08 	vldr	d6, [r1, #32]
 801a960:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a964:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a968:	f002 020f 	and.w	r2, r2, #15
 801a96c:	2103      	movs	r1, #3
 801a96e:	48b7      	ldr	r0, [pc, #732]	; (801ac4c <_dtoa_r+0x60c>)
 801a970:	2a00      	cmp	r2, #0
 801a972:	d17b      	bne.n	801aa6c <_dtoa_r+0x42c>
 801a974:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a978:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a97c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a980:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a982:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a986:	2a00      	cmp	r2, #0
 801a988:	f000 80a0 	beq.w	801aacc <_dtoa_r+0x48c>
 801a98c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801a990:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a998:	f140 8098 	bpl.w	801aacc <_dtoa_r+0x48c>
 801a99c:	f1b9 0f00 	cmp.w	r9, #0
 801a9a0:	f000 8094 	beq.w	801aacc <_dtoa_r+0x48c>
 801a9a4:	f1ba 0f00 	cmp.w	sl, #0
 801a9a8:	dd2f      	ble.n	801aa0a <_dtoa_r+0x3ca>
 801a9aa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801a9ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a9b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a9b6:	f10b 32ff 	add.w	r2, fp, #4294967295
 801a9ba:	3101      	adds	r1, #1
 801a9bc:	4654      	mov	r4, sl
 801a9be:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a9c2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801a9c6:	ee07 1a90 	vmov	s15, r1
 801a9ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a9ce:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a9d2:	ee15 7a90 	vmov	r7, s11
 801a9d6:	ec51 0b15 	vmov	r0, r1, d5
 801a9da:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801a9de:	2c00      	cmp	r4, #0
 801a9e0:	d177      	bne.n	801aad2 <_dtoa_r+0x492>
 801a9e2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801a9e6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a9ea:	ec41 0b17 	vmov	d7, r0, r1
 801a9ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a9f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a9f6:	f300 826a 	bgt.w	801aece <_dtoa_r+0x88e>
 801a9fa:	eeb1 7b47 	vneg.f64	d7, d7
 801a9fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801aa02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aa06:	f100 8260 	bmi.w	801aeca <_dtoa_r+0x88a>
 801aa0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801aa0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801aa10:	2a00      	cmp	r2, #0
 801aa12:	f2c0 811d 	blt.w	801ac50 <_dtoa_r+0x610>
 801aa16:	f1bb 0f0e 	cmp.w	fp, #14
 801aa1a:	f300 8119 	bgt.w	801ac50 <_dtoa_r+0x610>
 801aa1e:	4b8a      	ldr	r3, [pc, #552]	; (801ac48 <_dtoa_r+0x608>)
 801aa20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801aa24:	ed93 6b00 	vldr	d6, [r3]
 801aa28:	9b08      	ldr	r3, [sp, #32]
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	f280 80b7 	bge.w	801ab9e <_dtoa_r+0x55e>
 801aa30:	f1b9 0f00 	cmp.w	r9, #0
 801aa34:	f300 80b3 	bgt.w	801ab9e <_dtoa_r+0x55e>
 801aa38:	f040 8246 	bne.w	801aec8 <_dtoa_r+0x888>
 801aa3c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801aa40:	ee26 6b07 	vmul.f64	d6, d6, d7
 801aa44:	ed9d 7b02 	vldr	d7, [sp, #8]
 801aa48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801aa4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801aa50:	464c      	mov	r4, r9
 801aa52:	464f      	mov	r7, r9
 801aa54:	f280 821c 	bge.w	801ae90 <_dtoa_r+0x850>
 801aa58:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801aa5c:	2331      	movs	r3, #49	; 0x31
 801aa5e:	f808 3b01 	strb.w	r3, [r8], #1
 801aa62:	f10b 0b01 	add.w	fp, fp, #1
 801aa66:	e218      	b.n	801ae9a <_dtoa_r+0x85a>
 801aa68:	2102      	movs	r1, #2
 801aa6a:	e780      	b.n	801a96e <_dtoa_r+0x32e>
 801aa6c:	07d4      	lsls	r4, r2, #31
 801aa6e:	d504      	bpl.n	801aa7a <_dtoa_r+0x43a>
 801aa70:	ed90 6b00 	vldr	d6, [r0]
 801aa74:	3101      	adds	r1, #1
 801aa76:	ee27 7b06 	vmul.f64	d7, d7, d6
 801aa7a:	1052      	asrs	r2, r2, #1
 801aa7c:	3008      	adds	r0, #8
 801aa7e:	e777      	b.n	801a970 <_dtoa_r+0x330>
 801aa80:	d022      	beq.n	801aac8 <_dtoa_r+0x488>
 801aa82:	f1cb 0200 	rsb	r2, fp, #0
 801aa86:	4970      	ldr	r1, [pc, #448]	; (801ac48 <_dtoa_r+0x608>)
 801aa88:	f002 000f 	and.w	r0, r2, #15
 801aa8c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801aa90:	ed91 7b00 	vldr	d7, [r1]
 801aa94:	ee28 7b07 	vmul.f64	d7, d8, d7
 801aa98:	ed8d 7b02 	vstr	d7, [sp, #8]
 801aa9c:	486b      	ldr	r0, [pc, #428]	; (801ac4c <_dtoa_r+0x60c>)
 801aa9e:	1112      	asrs	r2, r2, #4
 801aaa0:	2400      	movs	r4, #0
 801aaa2:	2102      	movs	r1, #2
 801aaa4:	b92a      	cbnz	r2, 801aab2 <_dtoa_r+0x472>
 801aaa6:	2c00      	cmp	r4, #0
 801aaa8:	f43f af6a 	beq.w	801a980 <_dtoa_r+0x340>
 801aaac:	ed8d 7b02 	vstr	d7, [sp, #8]
 801aab0:	e766      	b.n	801a980 <_dtoa_r+0x340>
 801aab2:	07d7      	lsls	r7, r2, #31
 801aab4:	d505      	bpl.n	801aac2 <_dtoa_r+0x482>
 801aab6:	ed90 6b00 	vldr	d6, [r0]
 801aaba:	3101      	adds	r1, #1
 801aabc:	2401      	movs	r4, #1
 801aabe:	ee27 7b06 	vmul.f64	d7, d7, d6
 801aac2:	1052      	asrs	r2, r2, #1
 801aac4:	3008      	adds	r0, #8
 801aac6:	e7ed      	b.n	801aaa4 <_dtoa_r+0x464>
 801aac8:	2102      	movs	r1, #2
 801aaca:	e759      	b.n	801a980 <_dtoa_r+0x340>
 801aacc:	465a      	mov	r2, fp
 801aace:	464c      	mov	r4, r9
 801aad0:	e775      	b.n	801a9be <_dtoa_r+0x37e>
 801aad2:	ec41 0b17 	vmov	d7, r0, r1
 801aad6:	495c      	ldr	r1, [pc, #368]	; (801ac48 <_dtoa_r+0x608>)
 801aad8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801aadc:	ed11 4b02 	vldr	d4, [r1, #-8]
 801aae0:	9901      	ldr	r1, [sp, #4]
 801aae2:	440c      	add	r4, r1
 801aae4:	9907      	ldr	r1, [sp, #28]
 801aae6:	b351      	cbz	r1, 801ab3e <_dtoa_r+0x4fe>
 801aae8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801aaec:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801aaf0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801aaf4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801aaf8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801aafc:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ab00:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ab04:	ee14 1a90 	vmov	r1, s9
 801ab08:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ab0c:	3130      	adds	r1, #48	; 0x30
 801ab0e:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ab12:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ab16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab1a:	f808 1b01 	strb.w	r1, [r8], #1
 801ab1e:	d439      	bmi.n	801ab94 <_dtoa_r+0x554>
 801ab20:	ee32 5b46 	vsub.f64	d5, d2, d6
 801ab24:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801ab28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab2c:	d472      	bmi.n	801ac14 <_dtoa_r+0x5d4>
 801ab2e:	45a0      	cmp	r8, r4
 801ab30:	f43f af6b 	beq.w	801aa0a <_dtoa_r+0x3ca>
 801ab34:	ee27 7b03 	vmul.f64	d7, d7, d3
 801ab38:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ab3c:	e7e0      	b.n	801ab00 <_dtoa_r+0x4c0>
 801ab3e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ab42:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ab46:	4620      	mov	r0, r4
 801ab48:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801ab4c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ab50:	ee14 1a90 	vmov	r1, s9
 801ab54:	3130      	adds	r1, #48	; 0x30
 801ab56:	f808 1b01 	strb.w	r1, [r8], #1
 801ab5a:	45a0      	cmp	r8, r4
 801ab5c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ab60:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ab64:	d118      	bne.n	801ab98 <_dtoa_r+0x558>
 801ab66:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801ab6a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801ab6e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801ab72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab76:	dc4d      	bgt.n	801ac14 <_dtoa_r+0x5d4>
 801ab78:	ee35 5b47 	vsub.f64	d5, d5, d7
 801ab7c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801ab80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab84:	f57f af41 	bpl.w	801aa0a <_dtoa_r+0x3ca>
 801ab88:	4680      	mov	r8, r0
 801ab8a:	3801      	subs	r0, #1
 801ab8c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801ab90:	2b30      	cmp	r3, #48	; 0x30
 801ab92:	d0f9      	beq.n	801ab88 <_dtoa_r+0x548>
 801ab94:	4693      	mov	fp, r2
 801ab96:	e02a      	b.n	801abee <_dtoa_r+0x5ae>
 801ab98:	ee26 6b03 	vmul.f64	d6, d6, d3
 801ab9c:	e7d6      	b.n	801ab4c <_dtoa_r+0x50c>
 801ab9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801aba2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801aba6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801abaa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801abae:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801abb2:	ee15 3a10 	vmov	r3, s10
 801abb6:	3330      	adds	r3, #48	; 0x30
 801abb8:	f808 3b01 	strb.w	r3, [r8], #1
 801abbc:	9b01      	ldr	r3, [sp, #4]
 801abbe:	eba8 0303 	sub.w	r3, r8, r3
 801abc2:	4599      	cmp	r9, r3
 801abc4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801abc8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801abcc:	d133      	bne.n	801ac36 <_dtoa_r+0x5f6>
 801abce:	ee37 7b07 	vadd.f64	d7, d7, d7
 801abd2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801abd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801abda:	dc1a      	bgt.n	801ac12 <_dtoa_r+0x5d2>
 801abdc:	eeb4 7b46 	vcmp.f64	d7, d6
 801abe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801abe4:	d103      	bne.n	801abee <_dtoa_r+0x5ae>
 801abe6:	ee15 3a10 	vmov	r3, s10
 801abea:	07d9      	lsls	r1, r3, #31
 801abec:	d411      	bmi.n	801ac12 <_dtoa_r+0x5d2>
 801abee:	4629      	mov	r1, r5
 801abf0:	4630      	mov	r0, r6
 801abf2:	f000 fbd1 	bl	801b398 <_Bfree>
 801abf6:	2300      	movs	r3, #0
 801abf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801abfa:	f888 3000 	strb.w	r3, [r8]
 801abfe:	f10b 0301 	add.w	r3, fp, #1
 801ac02:	6013      	str	r3, [r2, #0]
 801ac04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ac06:	2b00      	cmp	r3, #0
 801ac08:	f43f ad69 	beq.w	801a6de <_dtoa_r+0x9e>
 801ac0c:	f8c3 8000 	str.w	r8, [r3]
 801ac10:	e565      	b.n	801a6de <_dtoa_r+0x9e>
 801ac12:	465a      	mov	r2, fp
 801ac14:	4643      	mov	r3, r8
 801ac16:	4698      	mov	r8, r3
 801ac18:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801ac1c:	2939      	cmp	r1, #57	; 0x39
 801ac1e:	d106      	bne.n	801ac2e <_dtoa_r+0x5ee>
 801ac20:	9901      	ldr	r1, [sp, #4]
 801ac22:	4299      	cmp	r1, r3
 801ac24:	d1f7      	bne.n	801ac16 <_dtoa_r+0x5d6>
 801ac26:	9801      	ldr	r0, [sp, #4]
 801ac28:	2130      	movs	r1, #48	; 0x30
 801ac2a:	3201      	adds	r2, #1
 801ac2c:	7001      	strb	r1, [r0, #0]
 801ac2e:	7819      	ldrb	r1, [r3, #0]
 801ac30:	3101      	adds	r1, #1
 801ac32:	7019      	strb	r1, [r3, #0]
 801ac34:	e7ae      	b.n	801ab94 <_dtoa_r+0x554>
 801ac36:	ee27 7b04 	vmul.f64	d7, d7, d4
 801ac3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ac3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ac42:	d1b2      	bne.n	801abaa <_dtoa_r+0x56a>
 801ac44:	e7d3      	b.n	801abee <_dtoa_r+0x5ae>
 801ac46:	bf00      	nop
 801ac48:	0801e250 	.word	0x0801e250
 801ac4c:	0801e228 	.word	0x0801e228
 801ac50:	9907      	ldr	r1, [sp, #28]
 801ac52:	2900      	cmp	r1, #0
 801ac54:	f000 80d0 	beq.w	801adf8 <_dtoa_r+0x7b8>
 801ac58:	9906      	ldr	r1, [sp, #24]
 801ac5a:	2901      	cmp	r1, #1
 801ac5c:	f300 80b4 	bgt.w	801adc8 <_dtoa_r+0x788>
 801ac60:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ac62:	2900      	cmp	r1, #0
 801ac64:	f000 80ac 	beq.w	801adc0 <_dtoa_r+0x780>
 801ac68:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801ac6c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801ac70:	461c      	mov	r4, r3
 801ac72:	9309      	str	r3, [sp, #36]	; 0x24
 801ac74:	9b04      	ldr	r3, [sp, #16]
 801ac76:	4413      	add	r3, r2
 801ac78:	9304      	str	r3, [sp, #16]
 801ac7a:	9b05      	ldr	r3, [sp, #20]
 801ac7c:	2101      	movs	r1, #1
 801ac7e:	4413      	add	r3, r2
 801ac80:	4630      	mov	r0, r6
 801ac82:	9305      	str	r3, [sp, #20]
 801ac84:	f000 fc88 	bl	801b598 <__i2b>
 801ac88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ac8a:	4607      	mov	r7, r0
 801ac8c:	f1b8 0f00 	cmp.w	r8, #0
 801ac90:	d00d      	beq.n	801acae <_dtoa_r+0x66e>
 801ac92:	9a05      	ldr	r2, [sp, #20]
 801ac94:	2a00      	cmp	r2, #0
 801ac96:	dd0a      	ble.n	801acae <_dtoa_r+0x66e>
 801ac98:	4542      	cmp	r2, r8
 801ac9a:	9904      	ldr	r1, [sp, #16]
 801ac9c:	bfa8      	it	ge
 801ac9e:	4642      	movge	r2, r8
 801aca0:	1a89      	subs	r1, r1, r2
 801aca2:	9104      	str	r1, [sp, #16]
 801aca4:	9905      	ldr	r1, [sp, #20]
 801aca6:	eba8 0802 	sub.w	r8, r8, r2
 801acaa:	1a8a      	subs	r2, r1, r2
 801acac:	9205      	str	r2, [sp, #20]
 801acae:	b303      	cbz	r3, 801acf2 <_dtoa_r+0x6b2>
 801acb0:	9a07      	ldr	r2, [sp, #28]
 801acb2:	2a00      	cmp	r2, #0
 801acb4:	f000 80a5 	beq.w	801ae02 <_dtoa_r+0x7c2>
 801acb8:	2c00      	cmp	r4, #0
 801acba:	dd13      	ble.n	801ace4 <_dtoa_r+0x6a4>
 801acbc:	4639      	mov	r1, r7
 801acbe:	4622      	mov	r2, r4
 801acc0:	4630      	mov	r0, r6
 801acc2:	930d      	str	r3, [sp, #52]	; 0x34
 801acc4:	f000 fd28 	bl	801b718 <__pow5mult>
 801acc8:	462a      	mov	r2, r5
 801acca:	4601      	mov	r1, r0
 801accc:	4607      	mov	r7, r0
 801acce:	4630      	mov	r0, r6
 801acd0:	f000 fc78 	bl	801b5c4 <__multiply>
 801acd4:	4629      	mov	r1, r5
 801acd6:	9009      	str	r0, [sp, #36]	; 0x24
 801acd8:	4630      	mov	r0, r6
 801acda:	f000 fb5d 	bl	801b398 <_Bfree>
 801acde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ace0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ace2:	4615      	mov	r5, r2
 801ace4:	1b1a      	subs	r2, r3, r4
 801ace6:	d004      	beq.n	801acf2 <_dtoa_r+0x6b2>
 801ace8:	4629      	mov	r1, r5
 801acea:	4630      	mov	r0, r6
 801acec:	f000 fd14 	bl	801b718 <__pow5mult>
 801acf0:	4605      	mov	r5, r0
 801acf2:	2101      	movs	r1, #1
 801acf4:	4630      	mov	r0, r6
 801acf6:	f000 fc4f 	bl	801b598 <__i2b>
 801acfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	4604      	mov	r4, r0
 801ad00:	f340 8081 	ble.w	801ae06 <_dtoa_r+0x7c6>
 801ad04:	461a      	mov	r2, r3
 801ad06:	4601      	mov	r1, r0
 801ad08:	4630      	mov	r0, r6
 801ad0a:	f000 fd05 	bl	801b718 <__pow5mult>
 801ad0e:	9b06      	ldr	r3, [sp, #24]
 801ad10:	2b01      	cmp	r3, #1
 801ad12:	4604      	mov	r4, r0
 801ad14:	dd7a      	ble.n	801ae0c <_dtoa_r+0x7cc>
 801ad16:	2300      	movs	r3, #0
 801ad18:	9309      	str	r3, [sp, #36]	; 0x24
 801ad1a:	6922      	ldr	r2, [r4, #16]
 801ad1c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801ad20:	6910      	ldr	r0, [r2, #16]
 801ad22:	f000 fbeb 	bl	801b4fc <__hi0bits>
 801ad26:	f1c0 0020 	rsb	r0, r0, #32
 801ad2a:	9b05      	ldr	r3, [sp, #20]
 801ad2c:	4418      	add	r0, r3
 801ad2e:	f010 001f 	ands.w	r0, r0, #31
 801ad32:	f000 8093 	beq.w	801ae5c <_dtoa_r+0x81c>
 801ad36:	f1c0 0220 	rsb	r2, r0, #32
 801ad3a:	2a04      	cmp	r2, #4
 801ad3c:	f340 8085 	ble.w	801ae4a <_dtoa_r+0x80a>
 801ad40:	9b04      	ldr	r3, [sp, #16]
 801ad42:	f1c0 001c 	rsb	r0, r0, #28
 801ad46:	4403      	add	r3, r0
 801ad48:	9304      	str	r3, [sp, #16]
 801ad4a:	9b05      	ldr	r3, [sp, #20]
 801ad4c:	4480      	add	r8, r0
 801ad4e:	4403      	add	r3, r0
 801ad50:	9305      	str	r3, [sp, #20]
 801ad52:	9b04      	ldr	r3, [sp, #16]
 801ad54:	2b00      	cmp	r3, #0
 801ad56:	dd05      	ble.n	801ad64 <_dtoa_r+0x724>
 801ad58:	4629      	mov	r1, r5
 801ad5a:	461a      	mov	r2, r3
 801ad5c:	4630      	mov	r0, r6
 801ad5e:	f000 fd35 	bl	801b7cc <__lshift>
 801ad62:	4605      	mov	r5, r0
 801ad64:	9b05      	ldr	r3, [sp, #20]
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	dd05      	ble.n	801ad76 <_dtoa_r+0x736>
 801ad6a:	4621      	mov	r1, r4
 801ad6c:	461a      	mov	r2, r3
 801ad6e:	4630      	mov	r0, r6
 801ad70:	f000 fd2c 	bl	801b7cc <__lshift>
 801ad74:	4604      	mov	r4, r0
 801ad76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ad78:	2b00      	cmp	r3, #0
 801ad7a:	d071      	beq.n	801ae60 <_dtoa_r+0x820>
 801ad7c:	4621      	mov	r1, r4
 801ad7e:	4628      	mov	r0, r5
 801ad80:	f000 fd90 	bl	801b8a4 <__mcmp>
 801ad84:	2800      	cmp	r0, #0
 801ad86:	da6b      	bge.n	801ae60 <_dtoa_r+0x820>
 801ad88:	2300      	movs	r3, #0
 801ad8a:	4629      	mov	r1, r5
 801ad8c:	220a      	movs	r2, #10
 801ad8e:	4630      	mov	r0, r6
 801ad90:	f000 fb24 	bl	801b3dc <__multadd>
 801ad94:	9b07      	ldr	r3, [sp, #28]
 801ad96:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ad9a:	4605      	mov	r5, r0
 801ad9c:	2b00      	cmp	r3, #0
 801ad9e:	f000 8197 	beq.w	801b0d0 <_dtoa_r+0xa90>
 801ada2:	4639      	mov	r1, r7
 801ada4:	2300      	movs	r3, #0
 801ada6:	220a      	movs	r2, #10
 801ada8:	4630      	mov	r0, r6
 801adaa:	f000 fb17 	bl	801b3dc <__multadd>
 801adae:	f1ba 0f00 	cmp.w	sl, #0
 801adb2:	4607      	mov	r7, r0
 801adb4:	f300 8093 	bgt.w	801aede <_dtoa_r+0x89e>
 801adb8:	9b06      	ldr	r3, [sp, #24]
 801adba:	2b02      	cmp	r3, #2
 801adbc:	dc57      	bgt.n	801ae6e <_dtoa_r+0x82e>
 801adbe:	e08e      	b.n	801aede <_dtoa_r+0x89e>
 801adc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801adc2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801adc6:	e751      	b.n	801ac6c <_dtoa_r+0x62c>
 801adc8:	f109 34ff 	add.w	r4, r9, #4294967295
 801adcc:	42a3      	cmp	r3, r4
 801adce:	bfbf      	itttt	lt
 801add0:	1ae2      	sublt	r2, r4, r3
 801add2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801add4:	189b      	addlt	r3, r3, r2
 801add6:	930a      	strlt	r3, [sp, #40]	; 0x28
 801add8:	bfae      	itee	ge
 801adda:	1b1c      	subge	r4, r3, r4
 801addc:	4623      	movlt	r3, r4
 801adde:	2400      	movlt	r4, #0
 801ade0:	f1b9 0f00 	cmp.w	r9, #0
 801ade4:	bfb5      	itete	lt
 801ade6:	9a04      	ldrlt	r2, [sp, #16]
 801ade8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801adec:	eba2 0809 	sublt.w	r8, r2, r9
 801adf0:	464a      	movge	r2, r9
 801adf2:	bfb8      	it	lt
 801adf4:	2200      	movlt	r2, #0
 801adf6:	e73c      	b.n	801ac72 <_dtoa_r+0x632>
 801adf8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801adfc:	9f07      	ldr	r7, [sp, #28]
 801adfe:	461c      	mov	r4, r3
 801ae00:	e744      	b.n	801ac8c <_dtoa_r+0x64c>
 801ae02:	461a      	mov	r2, r3
 801ae04:	e770      	b.n	801ace8 <_dtoa_r+0x6a8>
 801ae06:	9b06      	ldr	r3, [sp, #24]
 801ae08:	2b01      	cmp	r3, #1
 801ae0a:	dc18      	bgt.n	801ae3e <_dtoa_r+0x7fe>
 801ae0c:	9b02      	ldr	r3, [sp, #8]
 801ae0e:	b9b3      	cbnz	r3, 801ae3e <_dtoa_r+0x7fe>
 801ae10:	9b03      	ldr	r3, [sp, #12]
 801ae12:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801ae16:	b9a2      	cbnz	r2, 801ae42 <_dtoa_r+0x802>
 801ae18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801ae1c:	0d12      	lsrs	r2, r2, #20
 801ae1e:	0512      	lsls	r2, r2, #20
 801ae20:	b18a      	cbz	r2, 801ae46 <_dtoa_r+0x806>
 801ae22:	9b04      	ldr	r3, [sp, #16]
 801ae24:	3301      	adds	r3, #1
 801ae26:	9304      	str	r3, [sp, #16]
 801ae28:	9b05      	ldr	r3, [sp, #20]
 801ae2a:	3301      	adds	r3, #1
 801ae2c:	9305      	str	r3, [sp, #20]
 801ae2e:	2301      	movs	r3, #1
 801ae30:	9309      	str	r3, [sp, #36]	; 0x24
 801ae32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ae34:	2b00      	cmp	r3, #0
 801ae36:	f47f af70 	bne.w	801ad1a <_dtoa_r+0x6da>
 801ae3a:	2001      	movs	r0, #1
 801ae3c:	e775      	b.n	801ad2a <_dtoa_r+0x6ea>
 801ae3e:	2300      	movs	r3, #0
 801ae40:	e7f6      	b.n	801ae30 <_dtoa_r+0x7f0>
 801ae42:	9b02      	ldr	r3, [sp, #8]
 801ae44:	e7f4      	b.n	801ae30 <_dtoa_r+0x7f0>
 801ae46:	9209      	str	r2, [sp, #36]	; 0x24
 801ae48:	e7f3      	b.n	801ae32 <_dtoa_r+0x7f2>
 801ae4a:	d082      	beq.n	801ad52 <_dtoa_r+0x712>
 801ae4c:	9b04      	ldr	r3, [sp, #16]
 801ae4e:	321c      	adds	r2, #28
 801ae50:	4413      	add	r3, r2
 801ae52:	9304      	str	r3, [sp, #16]
 801ae54:	9b05      	ldr	r3, [sp, #20]
 801ae56:	4490      	add	r8, r2
 801ae58:	4413      	add	r3, r2
 801ae5a:	e779      	b.n	801ad50 <_dtoa_r+0x710>
 801ae5c:	4602      	mov	r2, r0
 801ae5e:	e7f5      	b.n	801ae4c <_dtoa_r+0x80c>
 801ae60:	f1b9 0f00 	cmp.w	r9, #0
 801ae64:	dc36      	bgt.n	801aed4 <_dtoa_r+0x894>
 801ae66:	9b06      	ldr	r3, [sp, #24]
 801ae68:	2b02      	cmp	r3, #2
 801ae6a:	dd33      	ble.n	801aed4 <_dtoa_r+0x894>
 801ae6c:	46ca      	mov	sl, r9
 801ae6e:	f1ba 0f00 	cmp.w	sl, #0
 801ae72:	d10d      	bne.n	801ae90 <_dtoa_r+0x850>
 801ae74:	4621      	mov	r1, r4
 801ae76:	4653      	mov	r3, sl
 801ae78:	2205      	movs	r2, #5
 801ae7a:	4630      	mov	r0, r6
 801ae7c:	f000 faae 	bl	801b3dc <__multadd>
 801ae80:	4601      	mov	r1, r0
 801ae82:	4604      	mov	r4, r0
 801ae84:	4628      	mov	r0, r5
 801ae86:	f000 fd0d 	bl	801b8a4 <__mcmp>
 801ae8a:	2800      	cmp	r0, #0
 801ae8c:	f73f ade4 	bgt.w	801aa58 <_dtoa_r+0x418>
 801ae90:	9b08      	ldr	r3, [sp, #32]
 801ae92:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ae96:	ea6f 0b03 	mvn.w	fp, r3
 801ae9a:	f04f 0900 	mov.w	r9, #0
 801ae9e:	4621      	mov	r1, r4
 801aea0:	4630      	mov	r0, r6
 801aea2:	f000 fa79 	bl	801b398 <_Bfree>
 801aea6:	2f00      	cmp	r7, #0
 801aea8:	f43f aea1 	beq.w	801abee <_dtoa_r+0x5ae>
 801aeac:	f1b9 0f00 	cmp.w	r9, #0
 801aeb0:	d005      	beq.n	801aebe <_dtoa_r+0x87e>
 801aeb2:	45b9      	cmp	r9, r7
 801aeb4:	d003      	beq.n	801aebe <_dtoa_r+0x87e>
 801aeb6:	4649      	mov	r1, r9
 801aeb8:	4630      	mov	r0, r6
 801aeba:	f000 fa6d 	bl	801b398 <_Bfree>
 801aebe:	4639      	mov	r1, r7
 801aec0:	4630      	mov	r0, r6
 801aec2:	f000 fa69 	bl	801b398 <_Bfree>
 801aec6:	e692      	b.n	801abee <_dtoa_r+0x5ae>
 801aec8:	2400      	movs	r4, #0
 801aeca:	4627      	mov	r7, r4
 801aecc:	e7e0      	b.n	801ae90 <_dtoa_r+0x850>
 801aece:	4693      	mov	fp, r2
 801aed0:	4627      	mov	r7, r4
 801aed2:	e5c1      	b.n	801aa58 <_dtoa_r+0x418>
 801aed4:	9b07      	ldr	r3, [sp, #28]
 801aed6:	46ca      	mov	sl, r9
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	f000 8100 	beq.w	801b0de <_dtoa_r+0xa9e>
 801aede:	f1b8 0f00 	cmp.w	r8, #0
 801aee2:	dd05      	ble.n	801aef0 <_dtoa_r+0x8b0>
 801aee4:	4639      	mov	r1, r7
 801aee6:	4642      	mov	r2, r8
 801aee8:	4630      	mov	r0, r6
 801aeea:	f000 fc6f 	bl	801b7cc <__lshift>
 801aeee:	4607      	mov	r7, r0
 801aef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801aef2:	2b00      	cmp	r3, #0
 801aef4:	d05d      	beq.n	801afb2 <_dtoa_r+0x972>
 801aef6:	6879      	ldr	r1, [r7, #4]
 801aef8:	4630      	mov	r0, r6
 801aefa:	f000 fa0d 	bl	801b318 <_Balloc>
 801aefe:	4680      	mov	r8, r0
 801af00:	b928      	cbnz	r0, 801af0e <_dtoa_r+0x8ce>
 801af02:	4b82      	ldr	r3, [pc, #520]	; (801b10c <_dtoa_r+0xacc>)
 801af04:	4602      	mov	r2, r0
 801af06:	f240 21ef 	movw	r1, #751	; 0x2ef
 801af0a:	f7ff bbb1 	b.w	801a670 <_dtoa_r+0x30>
 801af0e:	693a      	ldr	r2, [r7, #16]
 801af10:	3202      	adds	r2, #2
 801af12:	0092      	lsls	r2, r2, #2
 801af14:	f107 010c 	add.w	r1, r7, #12
 801af18:	300c      	adds	r0, #12
 801af1a:	f7ff faf4 	bl	801a506 <memcpy>
 801af1e:	2201      	movs	r2, #1
 801af20:	4641      	mov	r1, r8
 801af22:	4630      	mov	r0, r6
 801af24:	f000 fc52 	bl	801b7cc <__lshift>
 801af28:	9b01      	ldr	r3, [sp, #4]
 801af2a:	3301      	adds	r3, #1
 801af2c:	9304      	str	r3, [sp, #16]
 801af2e:	9b01      	ldr	r3, [sp, #4]
 801af30:	4453      	add	r3, sl
 801af32:	9308      	str	r3, [sp, #32]
 801af34:	9b02      	ldr	r3, [sp, #8]
 801af36:	f003 0301 	and.w	r3, r3, #1
 801af3a:	46b9      	mov	r9, r7
 801af3c:	9307      	str	r3, [sp, #28]
 801af3e:	4607      	mov	r7, r0
 801af40:	9b04      	ldr	r3, [sp, #16]
 801af42:	4621      	mov	r1, r4
 801af44:	3b01      	subs	r3, #1
 801af46:	4628      	mov	r0, r5
 801af48:	9302      	str	r3, [sp, #8]
 801af4a:	f7ff faf1 	bl	801a530 <quorem>
 801af4e:	4603      	mov	r3, r0
 801af50:	3330      	adds	r3, #48	; 0x30
 801af52:	9005      	str	r0, [sp, #20]
 801af54:	4649      	mov	r1, r9
 801af56:	4628      	mov	r0, r5
 801af58:	9309      	str	r3, [sp, #36]	; 0x24
 801af5a:	f000 fca3 	bl	801b8a4 <__mcmp>
 801af5e:	463a      	mov	r2, r7
 801af60:	4682      	mov	sl, r0
 801af62:	4621      	mov	r1, r4
 801af64:	4630      	mov	r0, r6
 801af66:	f000 fcb9 	bl	801b8dc <__mdiff>
 801af6a:	68c2      	ldr	r2, [r0, #12]
 801af6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af6e:	4680      	mov	r8, r0
 801af70:	bb0a      	cbnz	r2, 801afb6 <_dtoa_r+0x976>
 801af72:	4601      	mov	r1, r0
 801af74:	4628      	mov	r0, r5
 801af76:	f000 fc95 	bl	801b8a4 <__mcmp>
 801af7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af7c:	4602      	mov	r2, r0
 801af7e:	4641      	mov	r1, r8
 801af80:	4630      	mov	r0, r6
 801af82:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801af86:	f000 fa07 	bl	801b398 <_Bfree>
 801af8a:	9b06      	ldr	r3, [sp, #24]
 801af8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801af8e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801af92:	ea43 0102 	orr.w	r1, r3, r2
 801af96:	9b07      	ldr	r3, [sp, #28]
 801af98:	4319      	orrs	r1, r3
 801af9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801af9c:	d10d      	bne.n	801afba <_dtoa_r+0x97a>
 801af9e:	2b39      	cmp	r3, #57	; 0x39
 801afa0:	d029      	beq.n	801aff6 <_dtoa_r+0x9b6>
 801afa2:	f1ba 0f00 	cmp.w	sl, #0
 801afa6:	dd01      	ble.n	801afac <_dtoa_r+0x96c>
 801afa8:	9b05      	ldr	r3, [sp, #20]
 801afaa:	3331      	adds	r3, #49	; 0x31
 801afac:	9a02      	ldr	r2, [sp, #8]
 801afae:	7013      	strb	r3, [r2, #0]
 801afb0:	e775      	b.n	801ae9e <_dtoa_r+0x85e>
 801afb2:	4638      	mov	r0, r7
 801afb4:	e7b8      	b.n	801af28 <_dtoa_r+0x8e8>
 801afb6:	2201      	movs	r2, #1
 801afb8:	e7e1      	b.n	801af7e <_dtoa_r+0x93e>
 801afba:	f1ba 0f00 	cmp.w	sl, #0
 801afbe:	db06      	blt.n	801afce <_dtoa_r+0x98e>
 801afc0:	9906      	ldr	r1, [sp, #24]
 801afc2:	ea41 0a0a 	orr.w	sl, r1, sl
 801afc6:	9907      	ldr	r1, [sp, #28]
 801afc8:	ea5a 0a01 	orrs.w	sl, sl, r1
 801afcc:	d120      	bne.n	801b010 <_dtoa_r+0x9d0>
 801afce:	2a00      	cmp	r2, #0
 801afd0:	ddec      	ble.n	801afac <_dtoa_r+0x96c>
 801afd2:	4629      	mov	r1, r5
 801afd4:	2201      	movs	r2, #1
 801afd6:	4630      	mov	r0, r6
 801afd8:	9304      	str	r3, [sp, #16]
 801afda:	f000 fbf7 	bl	801b7cc <__lshift>
 801afde:	4621      	mov	r1, r4
 801afe0:	4605      	mov	r5, r0
 801afe2:	f000 fc5f 	bl	801b8a4 <__mcmp>
 801afe6:	2800      	cmp	r0, #0
 801afe8:	9b04      	ldr	r3, [sp, #16]
 801afea:	dc02      	bgt.n	801aff2 <_dtoa_r+0x9b2>
 801afec:	d1de      	bne.n	801afac <_dtoa_r+0x96c>
 801afee:	07da      	lsls	r2, r3, #31
 801aff0:	d5dc      	bpl.n	801afac <_dtoa_r+0x96c>
 801aff2:	2b39      	cmp	r3, #57	; 0x39
 801aff4:	d1d8      	bne.n	801afa8 <_dtoa_r+0x968>
 801aff6:	9a02      	ldr	r2, [sp, #8]
 801aff8:	2339      	movs	r3, #57	; 0x39
 801affa:	7013      	strb	r3, [r2, #0]
 801affc:	4643      	mov	r3, r8
 801affe:	4698      	mov	r8, r3
 801b000:	3b01      	subs	r3, #1
 801b002:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801b006:	2a39      	cmp	r2, #57	; 0x39
 801b008:	d051      	beq.n	801b0ae <_dtoa_r+0xa6e>
 801b00a:	3201      	adds	r2, #1
 801b00c:	701a      	strb	r2, [r3, #0]
 801b00e:	e746      	b.n	801ae9e <_dtoa_r+0x85e>
 801b010:	2a00      	cmp	r2, #0
 801b012:	dd03      	ble.n	801b01c <_dtoa_r+0x9dc>
 801b014:	2b39      	cmp	r3, #57	; 0x39
 801b016:	d0ee      	beq.n	801aff6 <_dtoa_r+0x9b6>
 801b018:	3301      	adds	r3, #1
 801b01a:	e7c7      	b.n	801afac <_dtoa_r+0x96c>
 801b01c:	9a04      	ldr	r2, [sp, #16]
 801b01e:	9908      	ldr	r1, [sp, #32]
 801b020:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b024:	428a      	cmp	r2, r1
 801b026:	d02b      	beq.n	801b080 <_dtoa_r+0xa40>
 801b028:	4629      	mov	r1, r5
 801b02a:	2300      	movs	r3, #0
 801b02c:	220a      	movs	r2, #10
 801b02e:	4630      	mov	r0, r6
 801b030:	f000 f9d4 	bl	801b3dc <__multadd>
 801b034:	45b9      	cmp	r9, r7
 801b036:	4605      	mov	r5, r0
 801b038:	f04f 0300 	mov.w	r3, #0
 801b03c:	f04f 020a 	mov.w	r2, #10
 801b040:	4649      	mov	r1, r9
 801b042:	4630      	mov	r0, r6
 801b044:	d107      	bne.n	801b056 <_dtoa_r+0xa16>
 801b046:	f000 f9c9 	bl	801b3dc <__multadd>
 801b04a:	4681      	mov	r9, r0
 801b04c:	4607      	mov	r7, r0
 801b04e:	9b04      	ldr	r3, [sp, #16]
 801b050:	3301      	adds	r3, #1
 801b052:	9304      	str	r3, [sp, #16]
 801b054:	e774      	b.n	801af40 <_dtoa_r+0x900>
 801b056:	f000 f9c1 	bl	801b3dc <__multadd>
 801b05a:	4639      	mov	r1, r7
 801b05c:	4681      	mov	r9, r0
 801b05e:	2300      	movs	r3, #0
 801b060:	220a      	movs	r2, #10
 801b062:	4630      	mov	r0, r6
 801b064:	f000 f9ba 	bl	801b3dc <__multadd>
 801b068:	4607      	mov	r7, r0
 801b06a:	e7f0      	b.n	801b04e <_dtoa_r+0xa0e>
 801b06c:	f1ba 0f00 	cmp.w	sl, #0
 801b070:	9a01      	ldr	r2, [sp, #4]
 801b072:	bfcc      	ite	gt
 801b074:	46d0      	movgt	r8, sl
 801b076:	f04f 0801 	movle.w	r8, #1
 801b07a:	4490      	add	r8, r2
 801b07c:	f04f 0900 	mov.w	r9, #0
 801b080:	4629      	mov	r1, r5
 801b082:	2201      	movs	r2, #1
 801b084:	4630      	mov	r0, r6
 801b086:	9302      	str	r3, [sp, #8]
 801b088:	f000 fba0 	bl	801b7cc <__lshift>
 801b08c:	4621      	mov	r1, r4
 801b08e:	4605      	mov	r5, r0
 801b090:	f000 fc08 	bl	801b8a4 <__mcmp>
 801b094:	2800      	cmp	r0, #0
 801b096:	dcb1      	bgt.n	801affc <_dtoa_r+0x9bc>
 801b098:	d102      	bne.n	801b0a0 <_dtoa_r+0xa60>
 801b09a:	9b02      	ldr	r3, [sp, #8]
 801b09c:	07db      	lsls	r3, r3, #31
 801b09e:	d4ad      	bmi.n	801affc <_dtoa_r+0x9bc>
 801b0a0:	4643      	mov	r3, r8
 801b0a2:	4698      	mov	r8, r3
 801b0a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b0a8:	2a30      	cmp	r2, #48	; 0x30
 801b0aa:	d0fa      	beq.n	801b0a2 <_dtoa_r+0xa62>
 801b0ac:	e6f7      	b.n	801ae9e <_dtoa_r+0x85e>
 801b0ae:	9a01      	ldr	r2, [sp, #4]
 801b0b0:	429a      	cmp	r2, r3
 801b0b2:	d1a4      	bne.n	801affe <_dtoa_r+0x9be>
 801b0b4:	f10b 0b01 	add.w	fp, fp, #1
 801b0b8:	2331      	movs	r3, #49	; 0x31
 801b0ba:	e778      	b.n	801afae <_dtoa_r+0x96e>
 801b0bc:	4b14      	ldr	r3, [pc, #80]	; (801b110 <_dtoa_r+0xad0>)
 801b0be:	f7ff bb2a 	b.w	801a716 <_dtoa_r+0xd6>
 801b0c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b0c4:	2b00      	cmp	r3, #0
 801b0c6:	f47f ab05 	bne.w	801a6d4 <_dtoa_r+0x94>
 801b0ca:	4b12      	ldr	r3, [pc, #72]	; (801b114 <_dtoa_r+0xad4>)
 801b0cc:	f7ff bb23 	b.w	801a716 <_dtoa_r+0xd6>
 801b0d0:	f1ba 0f00 	cmp.w	sl, #0
 801b0d4:	dc03      	bgt.n	801b0de <_dtoa_r+0xa9e>
 801b0d6:	9b06      	ldr	r3, [sp, #24]
 801b0d8:	2b02      	cmp	r3, #2
 801b0da:	f73f aec8 	bgt.w	801ae6e <_dtoa_r+0x82e>
 801b0de:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801b0e2:	4621      	mov	r1, r4
 801b0e4:	4628      	mov	r0, r5
 801b0e6:	f7ff fa23 	bl	801a530 <quorem>
 801b0ea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801b0ee:	f808 3b01 	strb.w	r3, [r8], #1
 801b0f2:	9a01      	ldr	r2, [sp, #4]
 801b0f4:	eba8 0202 	sub.w	r2, r8, r2
 801b0f8:	4592      	cmp	sl, r2
 801b0fa:	ddb7      	ble.n	801b06c <_dtoa_r+0xa2c>
 801b0fc:	4629      	mov	r1, r5
 801b0fe:	2300      	movs	r3, #0
 801b100:	220a      	movs	r2, #10
 801b102:	4630      	mov	r0, r6
 801b104:	f000 f96a 	bl	801b3dc <__multadd>
 801b108:	4605      	mov	r5, r0
 801b10a:	e7ea      	b.n	801b0e2 <_dtoa_r+0xaa2>
 801b10c:	0801e1bd 	.word	0x0801e1bd
 801b110:	0801e118 	.word	0x0801e118
 801b114:	0801e141 	.word	0x0801e141

0801b118 <_free_r>:
 801b118:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b11a:	2900      	cmp	r1, #0
 801b11c:	d044      	beq.n	801b1a8 <_free_r+0x90>
 801b11e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b122:	9001      	str	r0, [sp, #4]
 801b124:	2b00      	cmp	r3, #0
 801b126:	f1a1 0404 	sub.w	r4, r1, #4
 801b12a:	bfb8      	it	lt
 801b12c:	18e4      	addlt	r4, r4, r3
 801b12e:	f000 f8e7 	bl	801b300 <__malloc_lock>
 801b132:	4a1e      	ldr	r2, [pc, #120]	; (801b1ac <_free_r+0x94>)
 801b134:	9801      	ldr	r0, [sp, #4]
 801b136:	6813      	ldr	r3, [r2, #0]
 801b138:	b933      	cbnz	r3, 801b148 <_free_r+0x30>
 801b13a:	6063      	str	r3, [r4, #4]
 801b13c:	6014      	str	r4, [r2, #0]
 801b13e:	b003      	add	sp, #12
 801b140:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b144:	f000 b8e2 	b.w	801b30c <__malloc_unlock>
 801b148:	42a3      	cmp	r3, r4
 801b14a:	d908      	bls.n	801b15e <_free_r+0x46>
 801b14c:	6825      	ldr	r5, [r4, #0]
 801b14e:	1961      	adds	r1, r4, r5
 801b150:	428b      	cmp	r3, r1
 801b152:	bf01      	itttt	eq
 801b154:	6819      	ldreq	r1, [r3, #0]
 801b156:	685b      	ldreq	r3, [r3, #4]
 801b158:	1949      	addeq	r1, r1, r5
 801b15a:	6021      	streq	r1, [r4, #0]
 801b15c:	e7ed      	b.n	801b13a <_free_r+0x22>
 801b15e:	461a      	mov	r2, r3
 801b160:	685b      	ldr	r3, [r3, #4]
 801b162:	b10b      	cbz	r3, 801b168 <_free_r+0x50>
 801b164:	42a3      	cmp	r3, r4
 801b166:	d9fa      	bls.n	801b15e <_free_r+0x46>
 801b168:	6811      	ldr	r1, [r2, #0]
 801b16a:	1855      	adds	r5, r2, r1
 801b16c:	42a5      	cmp	r5, r4
 801b16e:	d10b      	bne.n	801b188 <_free_r+0x70>
 801b170:	6824      	ldr	r4, [r4, #0]
 801b172:	4421      	add	r1, r4
 801b174:	1854      	adds	r4, r2, r1
 801b176:	42a3      	cmp	r3, r4
 801b178:	6011      	str	r1, [r2, #0]
 801b17a:	d1e0      	bne.n	801b13e <_free_r+0x26>
 801b17c:	681c      	ldr	r4, [r3, #0]
 801b17e:	685b      	ldr	r3, [r3, #4]
 801b180:	6053      	str	r3, [r2, #4]
 801b182:	440c      	add	r4, r1
 801b184:	6014      	str	r4, [r2, #0]
 801b186:	e7da      	b.n	801b13e <_free_r+0x26>
 801b188:	d902      	bls.n	801b190 <_free_r+0x78>
 801b18a:	230c      	movs	r3, #12
 801b18c:	6003      	str	r3, [r0, #0]
 801b18e:	e7d6      	b.n	801b13e <_free_r+0x26>
 801b190:	6825      	ldr	r5, [r4, #0]
 801b192:	1961      	adds	r1, r4, r5
 801b194:	428b      	cmp	r3, r1
 801b196:	bf04      	itt	eq
 801b198:	6819      	ldreq	r1, [r3, #0]
 801b19a:	685b      	ldreq	r3, [r3, #4]
 801b19c:	6063      	str	r3, [r4, #4]
 801b19e:	bf04      	itt	eq
 801b1a0:	1949      	addeq	r1, r1, r5
 801b1a2:	6021      	streq	r1, [r4, #0]
 801b1a4:	6054      	str	r4, [r2, #4]
 801b1a6:	e7ca      	b.n	801b13e <_free_r+0x26>
 801b1a8:	b003      	add	sp, #12
 801b1aa:	bd30      	pop	{r4, r5, pc}
 801b1ac:	24003628 	.word	0x24003628

0801b1b0 <malloc>:
 801b1b0:	4b02      	ldr	r3, [pc, #8]	; (801b1bc <malloc+0xc>)
 801b1b2:	4601      	mov	r1, r0
 801b1b4:	6818      	ldr	r0, [r3, #0]
 801b1b6:	f000 b823 	b.w	801b200 <_malloc_r>
 801b1ba:	bf00      	nop
 801b1bc:	24000158 	.word	0x24000158

0801b1c0 <sbrk_aligned>:
 801b1c0:	b570      	push	{r4, r5, r6, lr}
 801b1c2:	4e0e      	ldr	r6, [pc, #56]	; (801b1fc <sbrk_aligned+0x3c>)
 801b1c4:	460c      	mov	r4, r1
 801b1c6:	6831      	ldr	r1, [r6, #0]
 801b1c8:	4605      	mov	r5, r0
 801b1ca:	b911      	cbnz	r1, 801b1d2 <sbrk_aligned+0x12>
 801b1cc:	f001 fdd6 	bl	801cd7c <_sbrk_r>
 801b1d0:	6030      	str	r0, [r6, #0]
 801b1d2:	4621      	mov	r1, r4
 801b1d4:	4628      	mov	r0, r5
 801b1d6:	f001 fdd1 	bl	801cd7c <_sbrk_r>
 801b1da:	1c43      	adds	r3, r0, #1
 801b1dc:	d00a      	beq.n	801b1f4 <sbrk_aligned+0x34>
 801b1de:	1cc4      	adds	r4, r0, #3
 801b1e0:	f024 0403 	bic.w	r4, r4, #3
 801b1e4:	42a0      	cmp	r0, r4
 801b1e6:	d007      	beq.n	801b1f8 <sbrk_aligned+0x38>
 801b1e8:	1a21      	subs	r1, r4, r0
 801b1ea:	4628      	mov	r0, r5
 801b1ec:	f001 fdc6 	bl	801cd7c <_sbrk_r>
 801b1f0:	3001      	adds	r0, #1
 801b1f2:	d101      	bne.n	801b1f8 <sbrk_aligned+0x38>
 801b1f4:	f04f 34ff 	mov.w	r4, #4294967295
 801b1f8:	4620      	mov	r0, r4
 801b1fa:	bd70      	pop	{r4, r5, r6, pc}
 801b1fc:	2400362c 	.word	0x2400362c

0801b200 <_malloc_r>:
 801b200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b204:	1ccd      	adds	r5, r1, #3
 801b206:	f025 0503 	bic.w	r5, r5, #3
 801b20a:	3508      	adds	r5, #8
 801b20c:	2d0c      	cmp	r5, #12
 801b20e:	bf38      	it	cc
 801b210:	250c      	movcc	r5, #12
 801b212:	2d00      	cmp	r5, #0
 801b214:	4607      	mov	r7, r0
 801b216:	db01      	blt.n	801b21c <_malloc_r+0x1c>
 801b218:	42a9      	cmp	r1, r5
 801b21a:	d905      	bls.n	801b228 <_malloc_r+0x28>
 801b21c:	230c      	movs	r3, #12
 801b21e:	603b      	str	r3, [r7, #0]
 801b220:	2600      	movs	r6, #0
 801b222:	4630      	mov	r0, r6
 801b224:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b228:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801b2fc <_malloc_r+0xfc>
 801b22c:	f000 f868 	bl	801b300 <__malloc_lock>
 801b230:	f8d8 3000 	ldr.w	r3, [r8]
 801b234:	461c      	mov	r4, r3
 801b236:	bb5c      	cbnz	r4, 801b290 <_malloc_r+0x90>
 801b238:	4629      	mov	r1, r5
 801b23a:	4638      	mov	r0, r7
 801b23c:	f7ff ffc0 	bl	801b1c0 <sbrk_aligned>
 801b240:	1c43      	adds	r3, r0, #1
 801b242:	4604      	mov	r4, r0
 801b244:	d155      	bne.n	801b2f2 <_malloc_r+0xf2>
 801b246:	f8d8 4000 	ldr.w	r4, [r8]
 801b24a:	4626      	mov	r6, r4
 801b24c:	2e00      	cmp	r6, #0
 801b24e:	d145      	bne.n	801b2dc <_malloc_r+0xdc>
 801b250:	2c00      	cmp	r4, #0
 801b252:	d048      	beq.n	801b2e6 <_malloc_r+0xe6>
 801b254:	6823      	ldr	r3, [r4, #0]
 801b256:	4631      	mov	r1, r6
 801b258:	4638      	mov	r0, r7
 801b25a:	eb04 0903 	add.w	r9, r4, r3
 801b25e:	f001 fd8d 	bl	801cd7c <_sbrk_r>
 801b262:	4581      	cmp	r9, r0
 801b264:	d13f      	bne.n	801b2e6 <_malloc_r+0xe6>
 801b266:	6821      	ldr	r1, [r4, #0]
 801b268:	1a6d      	subs	r5, r5, r1
 801b26a:	4629      	mov	r1, r5
 801b26c:	4638      	mov	r0, r7
 801b26e:	f7ff ffa7 	bl	801b1c0 <sbrk_aligned>
 801b272:	3001      	adds	r0, #1
 801b274:	d037      	beq.n	801b2e6 <_malloc_r+0xe6>
 801b276:	6823      	ldr	r3, [r4, #0]
 801b278:	442b      	add	r3, r5
 801b27a:	6023      	str	r3, [r4, #0]
 801b27c:	f8d8 3000 	ldr.w	r3, [r8]
 801b280:	2b00      	cmp	r3, #0
 801b282:	d038      	beq.n	801b2f6 <_malloc_r+0xf6>
 801b284:	685a      	ldr	r2, [r3, #4]
 801b286:	42a2      	cmp	r2, r4
 801b288:	d12b      	bne.n	801b2e2 <_malloc_r+0xe2>
 801b28a:	2200      	movs	r2, #0
 801b28c:	605a      	str	r2, [r3, #4]
 801b28e:	e00f      	b.n	801b2b0 <_malloc_r+0xb0>
 801b290:	6822      	ldr	r2, [r4, #0]
 801b292:	1b52      	subs	r2, r2, r5
 801b294:	d41f      	bmi.n	801b2d6 <_malloc_r+0xd6>
 801b296:	2a0b      	cmp	r2, #11
 801b298:	d917      	bls.n	801b2ca <_malloc_r+0xca>
 801b29a:	1961      	adds	r1, r4, r5
 801b29c:	42a3      	cmp	r3, r4
 801b29e:	6025      	str	r5, [r4, #0]
 801b2a0:	bf18      	it	ne
 801b2a2:	6059      	strne	r1, [r3, #4]
 801b2a4:	6863      	ldr	r3, [r4, #4]
 801b2a6:	bf08      	it	eq
 801b2a8:	f8c8 1000 	streq.w	r1, [r8]
 801b2ac:	5162      	str	r2, [r4, r5]
 801b2ae:	604b      	str	r3, [r1, #4]
 801b2b0:	4638      	mov	r0, r7
 801b2b2:	f104 060b 	add.w	r6, r4, #11
 801b2b6:	f000 f829 	bl	801b30c <__malloc_unlock>
 801b2ba:	f026 0607 	bic.w	r6, r6, #7
 801b2be:	1d23      	adds	r3, r4, #4
 801b2c0:	1af2      	subs	r2, r6, r3
 801b2c2:	d0ae      	beq.n	801b222 <_malloc_r+0x22>
 801b2c4:	1b9b      	subs	r3, r3, r6
 801b2c6:	50a3      	str	r3, [r4, r2]
 801b2c8:	e7ab      	b.n	801b222 <_malloc_r+0x22>
 801b2ca:	42a3      	cmp	r3, r4
 801b2cc:	6862      	ldr	r2, [r4, #4]
 801b2ce:	d1dd      	bne.n	801b28c <_malloc_r+0x8c>
 801b2d0:	f8c8 2000 	str.w	r2, [r8]
 801b2d4:	e7ec      	b.n	801b2b0 <_malloc_r+0xb0>
 801b2d6:	4623      	mov	r3, r4
 801b2d8:	6864      	ldr	r4, [r4, #4]
 801b2da:	e7ac      	b.n	801b236 <_malloc_r+0x36>
 801b2dc:	4634      	mov	r4, r6
 801b2de:	6876      	ldr	r6, [r6, #4]
 801b2e0:	e7b4      	b.n	801b24c <_malloc_r+0x4c>
 801b2e2:	4613      	mov	r3, r2
 801b2e4:	e7cc      	b.n	801b280 <_malloc_r+0x80>
 801b2e6:	230c      	movs	r3, #12
 801b2e8:	603b      	str	r3, [r7, #0]
 801b2ea:	4638      	mov	r0, r7
 801b2ec:	f000 f80e 	bl	801b30c <__malloc_unlock>
 801b2f0:	e797      	b.n	801b222 <_malloc_r+0x22>
 801b2f2:	6025      	str	r5, [r4, #0]
 801b2f4:	e7dc      	b.n	801b2b0 <_malloc_r+0xb0>
 801b2f6:	605b      	str	r3, [r3, #4]
 801b2f8:	deff      	udf	#255	; 0xff
 801b2fa:	bf00      	nop
 801b2fc:	24003628 	.word	0x24003628

0801b300 <__malloc_lock>:
 801b300:	4801      	ldr	r0, [pc, #4]	; (801b308 <__malloc_lock+0x8>)
 801b302:	f7ff b8fe 	b.w	801a502 <__retarget_lock_acquire_recursive>
 801b306:	bf00      	nop
 801b308:	24003624 	.word	0x24003624

0801b30c <__malloc_unlock>:
 801b30c:	4801      	ldr	r0, [pc, #4]	; (801b314 <__malloc_unlock+0x8>)
 801b30e:	f7ff b8f9 	b.w	801a504 <__retarget_lock_release_recursive>
 801b312:	bf00      	nop
 801b314:	24003624 	.word	0x24003624

0801b318 <_Balloc>:
 801b318:	b570      	push	{r4, r5, r6, lr}
 801b31a:	69c6      	ldr	r6, [r0, #28]
 801b31c:	4604      	mov	r4, r0
 801b31e:	460d      	mov	r5, r1
 801b320:	b976      	cbnz	r6, 801b340 <_Balloc+0x28>
 801b322:	2010      	movs	r0, #16
 801b324:	f7ff ff44 	bl	801b1b0 <malloc>
 801b328:	4602      	mov	r2, r0
 801b32a:	61e0      	str	r0, [r4, #28]
 801b32c:	b920      	cbnz	r0, 801b338 <_Balloc+0x20>
 801b32e:	4b18      	ldr	r3, [pc, #96]	; (801b390 <_Balloc+0x78>)
 801b330:	4818      	ldr	r0, [pc, #96]	; (801b394 <_Balloc+0x7c>)
 801b332:	216b      	movs	r1, #107	; 0x6b
 801b334:	f001 fd3c 	bl	801cdb0 <__assert_func>
 801b338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b33c:	6006      	str	r6, [r0, #0]
 801b33e:	60c6      	str	r6, [r0, #12]
 801b340:	69e6      	ldr	r6, [r4, #28]
 801b342:	68f3      	ldr	r3, [r6, #12]
 801b344:	b183      	cbz	r3, 801b368 <_Balloc+0x50>
 801b346:	69e3      	ldr	r3, [r4, #28]
 801b348:	68db      	ldr	r3, [r3, #12]
 801b34a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b34e:	b9b8      	cbnz	r0, 801b380 <_Balloc+0x68>
 801b350:	2101      	movs	r1, #1
 801b352:	fa01 f605 	lsl.w	r6, r1, r5
 801b356:	1d72      	adds	r2, r6, #5
 801b358:	0092      	lsls	r2, r2, #2
 801b35a:	4620      	mov	r0, r4
 801b35c:	f001 fd46 	bl	801cdec <_calloc_r>
 801b360:	b160      	cbz	r0, 801b37c <_Balloc+0x64>
 801b362:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b366:	e00e      	b.n	801b386 <_Balloc+0x6e>
 801b368:	2221      	movs	r2, #33	; 0x21
 801b36a:	2104      	movs	r1, #4
 801b36c:	4620      	mov	r0, r4
 801b36e:	f001 fd3d 	bl	801cdec <_calloc_r>
 801b372:	69e3      	ldr	r3, [r4, #28]
 801b374:	60f0      	str	r0, [r6, #12]
 801b376:	68db      	ldr	r3, [r3, #12]
 801b378:	2b00      	cmp	r3, #0
 801b37a:	d1e4      	bne.n	801b346 <_Balloc+0x2e>
 801b37c:	2000      	movs	r0, #0
 801b37e:	bd70      	pop	{r4, r5, r6, pc}
 801b380:	6802      	ldr	r2, [r0, #0]
 801b382:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b386:	2300      	movs	r3, #0
 801b388:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b38c:	e7f7      	b.n	801b37e <_Balloc+0x66>
 801b38e:	bf00      	nop
 801b390:	0801e14e 	.word	0x0801e14e
 801b394:	0801e1ce 	.word	0x0801e1ce

0801b398 <_Bfree>:
 801b398:	b570      	push	{r4, r5, r6, lr}
 801b39a:	69c6      	ldr	r6, [r0, #28]
 801b39c:	4605      	mov	r5, r0
 801b39e:	460c      	mov	r4, r1
 801b3a0:	b976      	cbnz	r6, 801b3c0 <_Bfree+0x28>
 801b3a2:	2010      	movs	r0, #16
 801b3a4:	f7ff ff04 	bl	801b1b0 <malloc>
 801b3a8:	4602      	mov	r2, r0
 801b3aa:	61e8      	str	r0, [r5, #28]
 801b3ac:	b920      	cbnz	r0, 801b3b8 <_Bfree+0x20>
 801b3ae:	4b09      	ldr	r3, [pc, #36]	; (801b3d4 <_Bfree+0x3c>)
 801b3b0:	4809      	ldr	r0, [pc, #36]	; (801b3d8 <_Bfree+0x40>)
 801b3b2:	218f      	movs	r1, #143	; 0x8f
 801b3b4:	f001 fcfc 	bl	801cdb0 <__assert_func>
 801b3b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b3bc:	6006      	str	r6, [r0, #0]
 801b3be:	60c6      	str	r6, [r0, #12]
 801b3c0:	b13c      	cbz	r4, 801b3d2 <_Bfree+0x3a>
 801b3c2:	69eb      	ldr	r3, [r5, #28]
 801b3c4:	6862      	ldr	r2, [r4, #4]
 801b3c6:	68db      	ldr	r3, [r3, #12]
 801b3c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b3cc:	6021      	str	r1, [r4, #0]
 801b3ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b3d2:	bd70      	pop	{r4, r5, r6, pc}
 801b3d4:	0801e14e 	.word	0x0801e14e
 801b3d8:	0801e1ce 	.word	0x0801e1ce

0801b3dc <__multadd>:
 801b3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b3e0:	690d      	ldr	r5, [r1, #16]
 801b3e2:	4607      	mov	r7, r0
 801b3e4:	460c      	mov	r4, r1
 801b3e6:	461e      	mov	r6, r3
 801b3e8:	f101 0c14 	add.w	ip, r1, #20
 801b3ec:	2000      	movs	r0, #0
 801b3ee:	f8dc 3000 	ldr.w	r3, [ip]
 801b3f2:	b299      	uxth	r1, r3
 801b3f4:	fb02 6101 	mla	r1, r2, r1, r6
 801b3f8:	0c1e      	lsrs	r6, r3, #16
 801b3fa:	0c0b      	lsrs	r3, r1, #16
 801b3fc:	fb02 3306 	mla	r3, r2, r6, r3
 801b400:	b289      	uxth	r1, r1
 801b402:	3001      	adds	r0, #1
 801b404:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b408:	4285      	cmp	r5, r0
 801b40a:	f84c 1b04 	str.w	r1, [ip], #4
 801b40e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b412:	dcec      	bgt.n	801b3ee <__multadd+0x12>
 801b414:	b30e      	cbz	r6, 801b45a <__multadd+0x7e>
 801b416:	68a3      	ldr	r3, [r4, #8]
 801b418:	42ab      	cmp	r3, r5
 801b41a:	dc19      	bgt.n	801b450 <__multadd+0x74>
 801b41c:	6861      	ldr	r1, [r4, #4]
 801b41e:	4638      	mov	r0, r7
 801b420:	3101      	adds	r1, #1
 801b422:	f7ff ff79 	bl	801b318 <_Balloc>
 801b426:	4680      	mov	r8, r0
 801b428:	b928      	cbnz	r0, 801b436 <__multadd+0x5a>
 801b42a:	4602      	mov	r2, r0
 801b42c:	4b0c      	ldr	r3, [pc, #48]	; (801b460 <__multadd+0x84>)
 801b42e:	480d      	ldr	r0, [pc, #52]	; (801b464 <__multadd+0x88>)
 801b430:	21ba      	movs	r1, #186	; 0xba
 801b432:	f001 fcbd 	bl	801cdb0 <__assert_func>
 801b436:	6922      	ldr	r2, [r4, #16]
 801b438:	3202      	adds	r2, #2
 801b43a:	f104 010c 	add.w	r1, r4, #12
 801b43e:	0092      	lsls	r2, r2, #2
 801b440:	300c      	adds	r0, #12
 801b442:	f7ff f860 	bl	801a506 <memcpy>
 801b446:	4621      	mov	r1, r4
 801b448:	4638      	mov	r0, r7
 801b44a:	f7ff ffa5 	bl	801b398 <_Bfree>
 801b44e:	4644      	mov	r4, r8
 801b450:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b454:	3501      	adds	r5, #1
 801b456:	615e      	str	r6, [r3, #20]
 801b458:	6125      	str	r5, [r4, #16]
 801b45a:	4620      	mov	r0, r4
 801b45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b460:	0801e1bd 	.word	0x0801e1bd
 801b464:	0801e1ce 	.word	0x0801e1ce

0801b468 <__s2b>:
 801b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b46c:	460c      	mov	r4, r1
 801b46e:	4615      	mov	r5, r2
 801b470:	461f      	mov	r7, r3
 801b472:	2209      	movs	r2, #9
 801b474:	3308      	adds	r3, #8
 801b476:	4606      	mov	r6, r0
 801b478:	fb93 f3f2 	sdiv	r3, r3, r2
 801b47c:	2100      	movs	r1, #0
 801b47e:	2201      	movs	r2, #1
 801b480:	429a      	cmp	r2, r3
 801b482:	db09      	blt.n	801b498 <__s2b+0x30>
 801b484:	4630      	mov	r0, r6
 801b486:	f7ff ff47 	bl	801b318 <_Balloc>
 801b48a:	b940      	cbnz	r0, 801b49e <__s2b+0x36>
 801b48c:	4602      	mov	r2, r0
 801b48e:	4b19      	ldr	r3, [pc, #100]	; (801b4f4 <__s2b+0x8c>)
 801b490:	4819      	ldr	r0, [pc, #100]	; (801b4f8 <__s2b+0x90>)
 801b492:	21d3      	movs	r1, #211	; 0xd3
 801b494:	f001 fc8c 	bl	801cdb0 <__assert_func>
 801b498:	0052      	lsls	r2, r2, #1
 801b49a:	3101      	adds	r1, #1
 801b49c:	e7f0      	b.n	801b480 <__s2b+0x18>
 801b49e:	9b08      	ldr	r3, [sp, #32]
 801b4a0:	6143      	str	r3, [r0, #20]
 801b4a2:	2d09      	cmp	r5, #9
 801b4a4:	f04f 0301 	mov.w	r3, #1
 801b4a8:	6103      	str	r3, [r0, #16]
 801b4aa:	dd16      	ble.n	801b4da <__s2b+0x72>
 801b4ac:	f104 0909 	add.w	r9, r4, #9
 801b4b0:	46c8      	mov	r8, r9
 801b4b2:	442c      	add	r4, r5
 801b4b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b4b8:	4601      	mov	r1, r0
 801b4ba:	3b30      	subs	r3, #48	; 0x30
 801b4bc:	220a      	movs	r2, #10
 801b4be:	4630      	mov	r0, r6
 801b4c0:	f7ff ff8c 	bl	801b3dc <__multadd>
 801b4c4:	45a0      	cmp	r8, r4
 801b4c6:	d1f5      	bne.n	801b4b4 <__s2b+0x4c>
 801b4c8:	f1a5 0408 	sub.w	r4, r5, #8
 801b4cc:	444c      	add	r4, r9
 801b4ce:	1b2d      	subs	r5, r5, r4
 801b4d0:	1963      	adds	r3, r4, r5
 801b4d2:	42bb      	cmp	r3, r7
 801b4d4:	db04      	blt.n	801b4e0 <__s2b+0x78>
 801b4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b4da:	340a      	adds	r4, #10
 801b4dc:	2509      	movs	r5, #9
 801b4de:	e7f6      	b.n	801b4ce <__s2b+0x66>
 801b4e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b4e4:	4601      	mov	r1, r0
 801b4e6:	3b30      	subs	r3, #48	; 0x30
 801b4e8:	220a      	movs	r2, #10
 801b4ea:	4630      	mov	r0, r6
 801b4ec:	f7ff ff76 	bl	801b3dc <__multadd>
 801b4f0:	e7ee      	b.n	801b4d0 <__s2b+0x68>
 801b4f2:	bf00      	nop
 801b4f4:	0801e1bd 	.word	0x0801e1bd
 801b4f8:	0801e1ce 	.word	0x0801e1ce

0801b4fc <__hi0bits>:
 801b4fc:	0c03      	lsrs	r3, r0, #16
 801b4fe:	041b      	lsls	r3, r3, #16
 801b500:	b9d3      	cbnz	r3, 801b538 <__hi0bits+0x3c>
 801b502:	0400      	lsls	r0, r0, #16
 801b504:	2310      	movs	r3, #16
 801b506:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b50a:	bf04      	itt	eq
 801b50c:	0200      	lsleq	r0, r0, #8
 801b50e:	3308      	addeq	r3, #8
 801b510:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b514:	bf04      	itt	eq
 801b516:	0100      	lsleq	r0, r0, #4
 801b518:	3304      	addeq	r3, #4
 801b51a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b51e:	bf04      	itt	eq
 801b520:	0080      	lsleq	r0, r0, #2
 801b522:	3302      	addeq	r3, #2
 801b524:	2800      	cmp	r0, #0
 801b526:	db05      	blt.n	801b534 <__hi0bits+0x38>
 801b528:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b52c:	f103 0301 	add.w	r3, r3, #1
 801b530:	bf08      	it	eq
 801b532:	2320      	moveq	r3, #32
 801b534:	4618      	mov	r0, r3
 801b536:	4770      	bx	lr
 801b538:	2300      	movs	r3, #0
 801b53a:	e7e4      	b.n	801b506 <__hi0bits+0xa>

0801b53c <__lo0bits>:
 801b53c:	6803      	ldr	r3, [r0, #0]
 801b53e:	f013 0207 	ands.w	r2, r3, #7
 801b542:	d00c      	beq.n	801b55e <__lo0bits+0x22>
 801b544:	07d9      	lsls	r1, r3, #31
 801b546:	d422      	bmi.n	801b58e <__lo0bits+0x52>
 801b548:	079a      	lsls	r2, r3, #30
 801b54a:	bf49      	itett	mi
 801b54c:	085b      	lsrmi	r3, r3, #1
 801b54e:	089b      	lsrpl	r3, r3, #2
 801b550:	6003      	strmi	r3, [r0, #0]
 801b552:	2201      	movmi	r2, #1
 801b554:	bf5c      	itt	pl
 801b556:	6003      	strpl	r3, [r0, #0]
 801b558:	2202      	movpl	r2, #2
 801b55a:	4610      	mov	r0, r2
 801b55c:	4770      	bx	lr
 801b55e:	b299      	uxth	r1, r3
 801b560:	b909      	cbnz	r1, 801b566 <__lo0bits+0x2a>
 801b562:	0c1b      	lsrs	r3, r3, #16
 801b564:	2210      	movs	r2, #16
 801b566:	b2d9      	uxtb	r1, r3
 801b568:	b909      	cbnz	r1, 801b56e <__lo0bits+0x32>
 801b56a:	3208      	adds	r2, #8
 801b56c:	0a1b      	lsrs	r3, r3, #8
 801b56e:	0719      	lsls	r1, r3, #28
 801b570:	bf04      	itt	eq
 801b572:	091b      	lsreq	r3, r3, #4
 801b574:	3204      	addeq	r2, #4
 801b576:	0799      	lsls	r1, r3, #30
 801b578:	bf04      	itt	eq
 801b57a:	089b      	lsreq	r3, r3, #2
 801b57c:	3202      	addeq	r2, #2
 801b57e:	07d9      	lsls	r1, r3, #31
 801b580:	d403      	bmi.n	801b58a <__lo0bits+0x4e>
 801b582:	085b      	lsrs	r3, r3, #1
 801b584:	f102 0201 	add.w	r2, r2, #1
 801b588:	d003      	beq.n	801b592 <__lo0bits+0x56>
 801b58a:	6003      	str	r3, [r0, #0]
 801b58c:	e7e5      	b.n	801b55a <__lo0bits+0x1e>
 801b58e:	2200      	movs	r2, #0
 801b590:	e7e3      	b.n	801b55a <__lo0bits+0x1e>
 801b592:	2220      	movs	r2, #32
 801b594:	e7e1      	b.n	801b55a <__lo0bits+0x1e>
	...

0801b598 <__i2b>:
 801b598:	b510      	push	{r4, lr}
 801b59a:	460c      	mov	r4, r1
 801b59c:	2101      	movs	r1, #1
 801b59e:	f7ff febb 	bl	801b318 <_Balloc>
 801b5a2:	4602      	mov	r2, r0
 801b5a4:	b928      	cbnz	r0, 801b5b2 <__i2b+0x1a>
 801b5a6:	4b05      	ldr	r3, [pc, #20]	; (801b5bc <__i2b+0x24>)
 801b5a8:	4805      	ldr	r0, [pc, #20]	; (801b5c0 <__i2b+0x28>)
 801b5aa:	f240 1145 	movw	r1, #325	; 0x145
 801b5ae:	f001 fbff 	bl	801cdb0 <__assert_func>
 801b5b2:	2301      	movs	r3, #1
 801b5b4:	6144      	str	r4, [r0, #20]
 801b5b6:	6103      	str	r3, [r0, #16]
 801b5b8:	bd10      	pop	{r4, pc}
 801b5ba:	bf00      	nop
 801b5bc:	0801e1bd 	.word	0x0801e1bd
 801b5c0:	0801e1ce 	.word	0x0801e1ce

0801b5c4 <__multiply>:
 801b5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5c8:	4691      	mov	r9, r2
 801b5ca:	690a      	ldr	r2, [r1, #16]
 801b5cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b5d0:	429a      	cmp	r2, r3
 801b5d2:	bfb8      	it	lt
 801b5d4:	460b      	movlt	r3, r1
 801b5d6:	460c      	mov	r4, r1
 801b5d8:	bfbc      	itt	lt
 801b5da:	464c      	movlt	r4, r9
 801b5dc:	4699      	movlt	r9, r3
 801b5de:	6927      	ldr	r7, [r4, #16]
 801b5e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b5e4:	68a3      	ldr	r3, [r4, #8]
 801b5e6:	6861      	ldr	r1, [r4, #4]
 801b5e8:	eb07 060a 	add.w	r6, r7, sl
 801b5ec:	42b3      	cmp	r3, r6
 801b5ee:	b085      	sub	sp, #20
 801b5f0:	bfb8      	it	lt
 801b5f2:	3101      	addlt	r1, #1
 801b5f4:	f7ff fe90 	bl	801b318 <_Balloc>
 801b5f8:	b930      	cbnz	r0, 801b608 <__multiply+0x44>
 801b5fa:	4602      	mov	r2, r0
 801b5fc:	4b44      	ldr	r3, [pc, #272]	; (801b710 <__multiply+0x14c>)
 801b5fe:	4845      	ldr	r0, [pc, #276]	; (801b714 <__multiply+0x150>)
 801b600:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801b604:	f001 fbd4 	bl	801cdb0 <__assert_func>
 801b608:	f100 0514 	add.w	r5, r0, #20
 801b60c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b610:	462b      	mov	r3, r5
 801b612:	2200      	movs	r2, #0
 801b614:	4543      	cmp	r3, r8
 801b616:	d321      	bcc.n	801b65c <__multiply+0x98>
 801b618:	f104 0314 	add.w	r3, r4, #20
 801b61c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801b620:	f109 0314 	add.w	r3, r9, #20
 801b624:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801b628:	9202      	str	r2, [sp, #8]
 801b62a:	1b3a      	subs	r2, r7, r4
 801b62c:	3a15      	subs	r2, #21
 801b62e:	f022 0203 	bic.w	r2, r2, #3
 801b632:	3204      	adds	r2, #4
 801b634:	f104 0115 	add.w	r1, r4, #21
 801b638:	428f      	cmp	r7, r1
 801b63a:	bf38      	it	cc
 801b63c:	2204      	movcc	r2, #4
 801b63e:	9201      	str	r2, [sp, #4]
 801b640:	9a02      	ldr	r2, [sp, #8]
 801b642:	9303      	str	r3, [sp, #12]
 801b644:	429a      	cmp	r2, r3
 801b646:	d80c      	bhi.n	801b662 <__multiply+0x9e>
 801b648:	2e00      	cmp	r6, #0
 801b64a:	dd03      	ble.n	801b654 <__multiply+0x90>
 801b64c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b650:	2b00      	cmp	r3, #0
 801b652:	d05b      	beq.n	801b70c <__multiply+0x148>
 801b654:	6106      	str	r6, [r0, #16]
 801b656:	b005      	add	sp, #20
 801b658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b65c:	f843 2b04 	str.w	r2, [r3], #4
 801b660:	e7d8      	b.n	801b614 <__multiply+0x50>
 801b662:	f8b3 a000 	ldrh.w	sl, [r3]
 801b666:	f1ba 0f00 	cmp.w	sl, #0
 801b66a:	d024      	beq.n	801b6b6 <__multiply+0xf2>
 801b66c:	f104 0e14 	add.w	lr, r4, #20
 801b670:	46a9      	mov	r9, r5
 801b672:	f04f 0c00 	mov.w	ip, #0
 801b676:	f85e 2b04 	ldr.w	r2, [lr], #4
 801b67a:	f8d9 1000 	ldr.w	r1, [r9]
 801b67e:	fa1f fb82 	uxth.w	fp, r2
 801b682:	b289      	uxth	r1, r1
 801b684:	fb0a 110b 	mla	r1, sl, fp, r1
 801b688:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801b68c:	f8d9 2000 	ldr.w	r2, [r9]
 801b690:	4461      	add	r1, ip
 801b692:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b696:	fb0a c20b 	mla	r2, sl, fp, ip
 801b69a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b69e:	b289      	uxth	r1, r1
 801b6a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b6a4:	4577      	cmp	r7, lr
 801b6a6:	f849 1b04 	str.w	r1, [r9], #4
 801b6aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b6ae:	d8e2      	bhi.n	801b676 <__multiply+0xb2>
 801b6b0:	9a01      	ldr	r2, [sp, #4]
 801b6b2:	f845 c002 	str.w	ip, [r5, r2]
 801b6b6:	9a03      	ldr	r2, [sp, #12]
 801b6b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b6bc:	3304      	adds	r3, #4
 801b6be:	f1b9 0f00 	cmp.w	r9, #0
 801b6c2:	d021      	beq.n	801b708 <__multiply+0x144>
 801b6c4:	6829      	ldr	r1, [r5, #0]
 801b6c6:	f104 0c14 	add.w	ip, r4, #20
 801b6ca:	46ae      	mov	lr, r5
 801b6cc:	f04f 0a00 	mov.w	sl, #0
 801b6d0:	f8bc b000 	ldrh.w	fp, [ip]
 801b6d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b6d8:	fb09 220b 	mla	r2, r9, fp, r2
 801b6dc:	4452      	add	r2, sl
 801b6de:	b289      	uxth	r1, r1
 801b6e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b6e4:	f84e 1b04 	str.w	r1, [lr], #4
 801b6e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 801b6ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b6f0:	f8be 1000 	ldrh.w	r1, [lr]
 801b6f4:	fb09 110a 	mla	r1, r9, sl, r1
 801b6f8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801b6fc:	4567      	cmp	r7, ip
 801b6fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b702:	d8e5      	bhi.n	801b6d0 <__multiply+0x10c>
 801b704:	9a01      	ldr	r2, [sp, #4]
 801b706:	50a9      	str	r1, [r5, r2]
 801b708:	3504      	adds	r5, #4
 801b70a:	e799      	b.n	801b640 <__multiply+0x7c>
 801b70c:	3e01      	subs	r6, #1
 801b70e:	e79b      	b.n	801b648 <__multiply+0x84>
 801b710:	0801e1bd 	.word	0x0801e1bd
 801b714:	0801e1ce 	.word	0x0801e1ce

0801b718 <__pow5mult>:
 801b718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b71c:	4615      	mov	r5, r2
 801b71e:	f012 0203 	ands.w	r2, r2, #3
 801b722:	4606      	mov	r6, r0
 801b724:	460f      	mov	r7, r1
 801b726:	d007      	beq.n	801b738 <__pow5mult+0x20>
 801b728:	4c25      	ldr	r4, [pc, #148]	; (801b7c0 <__pow5mult+0xa8>)
 801b72a:	3a01      	subs	r2, #1
 801b72c:	2300      	movs	r3, #0
 801b72e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b732:	f7ff fe53 	bl	801b3dc <__multadd>
 801b736:	4607      	mov	r7, r0
 801b738:	10ad      	asrs	r5, r5, #2
 801b73a:	d03d      	beq.n	801b7b8 <__pow5mult+0xa0>
 801b73c:	69f4      	ldr	r4, [r6, #28]
 801b73e:	b97c      	cbnz	r4, 801b760 <__pow5mult+0x48>
 801b740:	2010      	movs	r0, #16
 801b742:	f7ff fd35 	bl	801b1b0 <malloc>
 801b746:	4602      	mov	r2, r0
 801b748:	61f0      	str	r0, [r6, #28]
 801b74a:	b928      	cbnz	r0, 801b758 <__pow5mult+0x40>
 801b74c:	4b1d      	ldr	r3, [pc, #116]	; (801b7c4 <__pow5mult+0xac>)
 801b74e:	481e      	ldr	r0, [pc, #120]	; (801b7c8 <__pow5mult+0xb0>)
 801b750:	f240 11b3 	movw	r1, #435	; 0x1b3
 801b754:	f001 fb2c 	bl	801cdb0 <__assert_func>
 801b758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b75c:	6004      	str	r4, [r0, #0]
 801b75e:	60c4      	str	r4, [r0, #12]
 801b760:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801b764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b768:	b94c      	cbnz	r4, 801b77e <__pow5mult+0x66>
 801b76a:	f240 2171 	movw	r1, #625	; 0x271
 801b76e:	4630      	mov	r0, r6
 801b770:	f7ff ff12 	bl	801b598 <__i2b>
 801b774:	2300      	movs	r3, #0
 801b776:	f8c8 0008 	str.w	r0, [r8, #8]
 801b77a:	4604      	mov	r4, r0
 801b77c:	6003      	str	r3, [r0, #0]
 801b77e:	f04f 0900 	mov.w	r9, #0
 801b782:	07eb      	lsls	r3, r5, #31
 801b784:	d50a      	bpl.n	801b79c <__pow5mult+0x84>
 801b786:	4639      	mov	r1, r7
 801b788:	4622      	mov	r2, r4
 801b78a:	4630      	mov	r0, r6
 801b78c:	f7ff ff1a 	bl	801b5c4 <__multiply>
 801b790:	4639      	mov	r1, r7
 801b792:	4680      	mov	r8, r0
 801b794:	4630      	mov	r0, r6
 801b796:	f7ff fdff 	bl	801b398 <_Bfree>
 801b79a:	4647      	mov	r7, r8
 801b79c:	106d      	asrs	r5, r5, #1
 801b79e:	d00b      	beq.n	801b7b8 <__pow5mult+0xa0>
 801b7a0:	6820      	ldr	r0, [r4, #0]
 801b7a2:	b938      	cbnz	r0, 801b7b4 <__pow5mult+0x9c>
 801b7a4:	4622      	mov	r2, r4
 801b7a6:	4621      	mov	r1, r4
 801b7a8:	4630      	mov	r0, r6
 801b7aa:	f7ff ff0b 	bl	801b5c4 <__multiply>
 801b7ae:	6020      	str	r0, [r4, #0]
 801b7b0:	f8c0 9000 	str.w	r9, [r0]
 801b7b4:	4604      	mov	r4, r0
 801b7b6:	e7e4      	b.n	801b782 <__pow5mult+0x6a>
 801b7b8:	4638      	mov	r0, r7
 801b7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b7be:	bf00      	nop
 801b7c0:	0801e318 	.word	0x0801e318
 801b7c4:	0801e14e 	.word	0x0801e14e
 801b7c8:	0801e1ce 	.word	0x0801e1ce

0801b7cc <__lshift>:
 801b7cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b7d0:	460c      	mov	r4, r1
 801b7d2:	6849      	ldr	r1, [r1, #4]
 801b7d4:	6923      	ldr	r3, [r4, #16]
 801b7d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b7da:	68a3      	ldr	r3, [r4, #8]
 801b7dc:	4607      	mov	r7, r0
 801b7de:	4691      	mov	r9, r2
 801b7e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b7e4:	f108 0601 	add.w	r6, r8, #1
 801b7e8:	42b3      	cmp	r3, r6
 801b7ea:	db0b      	blt.n	801b804 <__lshift+0x38>
 801b7ec:	4638      	mov	r0, r7
 801b7ee:	f7ff fd93 	bl	801b318 <_Balloc>
 801b7f2:	4605      	mov	r5, r0
 801b7f4:	b948      	cbnz	r0, 801b80a <__lshift+0x3e>
 801b7f6:	4602      	mov	r2, r0
 801b7f8:	4b28      	ldr	r3, [pc, #160]	; (801b89c <__lshift+0xd0>)
 801b7fa:	4829      	ldr	r0, [pc, #164]	; (801b8a0 <__lshift+0xd4>)
 801b7fc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801b800:	f001 fad6 	bl	801cdb0 <__assert_func>
 801b804:	3101      	adds	r1, #1
 801b806:	005b      	lsls	r3, r3, #1
 801b808:	e7ee      	b.n	801b7e8 <__lshift+0x1c>
 801b80a:	2300      	movs	r3, #0
 801b80c:	f100 0114 	add.w	r1, r0, #20
 801b810:	f100 0210 	add.w	r2, r0, #16
 801b814:	4618      	mov	r0, r3
 801b816:	4553      	cmp	r3, sl
 801b818:	db33      	blt.n	801b882 <__lshift+0xb6>
 801b81a:	6920      	ldr	r0, [r4, #16]
 801b81c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b820:	f104 0314 	add.w	r3, r4, #20
 801b824:	f019 091f 	ands.w	r9, r9, #31
 801b828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b82c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b830:	d02b      	beq.n	801b88a <__lshift+0xbe>
 801b832:	f1c9 0e20 	rsb	lr, r9, #32
 801b836:	468a      	mov	sl, r1
 801b838:	2200      	movs	r2, #0
 801b83a:	6818      	ldr	r0, [r3, #0]
 801b83c:	fa00 f009 	lsl.w	r0, r0, r9
 801b840:	4310      	orrs	r0, r2
 801b842:	f84a 0b04 	str.w	r0, [sl], #4
 801b846:	f853 2b04 	ldr.w	r2, [r3], #4
 801b84a:	459c      	cmp	ip, r3
 801b84c:	fa22 f20e 	lsr.w	r2, r2, lr
 801b850:	d8f3      	bhi.n	801b83a <__lshift+0x6e>
 801b852:	ebac 0304 	sub.w	r3, ip, r4
 801b856:	3b15      	subs	r3, #21
 801b858:	f023 0303 	bic.w	r3, r3, #3
 801b85c:	3304      	adds	r3, #4
 801b85e:	f104 0015 	add.w	r0, r4, #21
 801b862:	4584      	cmp	ip, r0
 801b864:	bf38      	it	cc
 801b866:	2304      	movcc	r3, #4
 801b868:	50ca      	str	r2, [r1, r3]
 801b86a:	b10a      	cbz	r2, 801b870 <__lshift+0xa4>
 801b86c:	f108 0602 	add.w	r6, r8, #2
 801b870:	3e01      	subs	r6, #1
 801b872:	4638      	mov	r0, r7
 801b874:	612e      	str	r6, [r5, #16]
 801b876:	4621      	mov	r1, r4
 801b878:	f7ff fd8e 	bl	801b398 <_Bfree>
 801b87c:	4628      	mov	r0, r5
 801b87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b882:	f842 0f04 	str.w	r0, [r2, #4]!
 801b886:	3301      	adds	r3, #1
 801b888:	e7c5      	b.n	801b816 <__lshift+0x4a>
 801b88a:	3904      	subs	r1, #4
 801b88c:	f853 2b04 	ldr.w	r2, [r3], #4
 801b890:	f841 2f04 	str.w	r2, [r1, #4]!
 801b894:	459c      	cmp	ip, r3
 801b896:	d8f9      	bhi.n	801b88c <__lshift+0xc0>
 801b898:	e7ea      	b.n	801b870 <__lshift+0xa4>
 801b89a:	bf00      	nop
 801b89c:	0801e1bd 	.word	0x0801e1bd
 801b8a0:	0801e1ce 	.word	0x0801e1ce

0801b8a4 <__mcmp>:
 801b8a4:	b530      	push	{r4, r5, lr}
 801b8a6:	6902      	ldr	r2, [r0, #16]
 801b8a8:	690c      	ldr	r4, [r1, #16]
 801b8aa:	1b12      	subs	r2, r2, r4
 801b8ac:	d10e      	bne.n	801b8cc <__mcmp+0x28>
 801b8ae:	f100 0314 	add.w	r3, r0, #20
 801b8b2:	3114      	adds	r1, #20
 801b8b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b8b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b8bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b8c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b8c4:	42a5      	cmp	r5, r4
 801b8c6:	d003      	beq.n	801b8d0 <__mcmp+0x2c>
 801b8c8:	d305      	bcc.n	801b8d6 <__mcmp+0x32>
 801b8ca:	2201      	movs	r2, #1
 801b8cc:	4610      	mov	r0, r2
 801b8ce:	bd30      	pop	{r4, r5, pc}
 801b8d0:	4283      	cmp	r3, r0
 801b8d2:	d3f3      	bcc.n	801b8bc <__mcmp+0x18>
 801b8d4:	e7fa      	b.n	801b8cc <__mcmp+0x28>
 801b8d6:	f04f 32ff 	mov.w	r2, #4294967295
 801b8da:	e7f7      	b.n	801b8cc <__mcmp+0x28>

0801b8dc <__mdiff>:
 801b8dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b8e0:	460c      	mov	r4, r1
 801b8e2:	4606      	mov	r6, r0
 801b8e4:	4611      	mov	r1, r2
 801b8e6:	4620      	mov	r0, r4
 801b8e8:	4690      	mov	r8, r2
 801b8ea:	f7ff ffdb 	bl	801b8a4 <__mcmp>
 801b8ee:	1e05      	subs	r5, r0, #0
 801b8f0:	d110      	bne.n	801b914 <__mdiff+0x38>
 801b8f2:	4629      	mov	r1, r5
 801b8f4:	4630      	mov	r0, r6
 801b8f6:	f7ff fd0f 	bl	801b318 <_Balloc>
 801b8fa:	b930      	cbnz	r0, 801b90a <__mdiff+0x2e>
 801b8fc:	4b3a      	ldr	r3, [pc, #232]	; (801b9e8 <__mdiff+0x10c>)
 801b8fe:	4602      	mov	r2, r0
 801b900:	f240 2137 	movw	r1, #567	; 0x237
 801b904:	4839      	ldr	r0, [pc, #228]	; (801b9ec <__mdiff+0x110>)
 801b906:	f001 fa53 	bl	801cdb0 <__assert_func>
 801b90a:	2301      	movs	r3, #1
 801b90c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b910:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b914:	bfa4      	itt	ge
 801b916:	4643      	movge	r3, r8
 801b918:	46a0      	movge	r8, r4
 801b91a:	4630      	mov	r0, r6
 801b91c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b920:	bfa6      	itte	ge
 801b922:	461c      	movge	r4, r3
 801b924:	2500      	movge	r5, #0
 801b926:	2501      	movlt	r5, #1
 801b928:	f7ff fcf6 	bl	801b318 <_Balloc>
 801b92c:	b920      	cbnz	r0, 801b938 <__mdiff+0x5c>
 801b92e:	4b2e      	ldr	r3, [pc, #184]	; (801b9e8 <__mdiff+0x10c>)
 801b930:	4602      	mov	r2, r0
 801b932:	f240 2145 	movw	r1, #581	; 0x245
 801b936:	e7e5      	b.n	801b904 <__mdiff+0x28>
 801b938:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b93c:	6926      	ldr	r6, [r4, #16]
 801b93e:	60c5      	str	r5, [r0, #12]
 801b940:	f104 0914 	add.w	r9, r4, #20
 801b944:	f108 0514 	add.w	r5, r8, #20
 801b948:	f100 0e14 	add.w	lr, r0, #20
 801b94c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b950:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b954:	f108 0210 	add.w	r2, r8, #16
 801b958:	46f2      	mov	sl, lr
 801b95a:	2100      	movs	r1, #0
 801b95c:	f859 3b04 	ldr.w	r3, [r9], #4
 801b960:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b964:	fa11 f88b 	uxtah	r8, r1, fp
 801b968:	b299      	uxth	r1, r3
 801b96a:	0c1b      	lsrs	r3, r3, #16
 801b96c:	eba8 0801 	sub.w	r8, r8, r1
 801b970:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b974:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b978:	fa1f f888 	uxth.w	r8, r8
 801b97c:	1419      	asrs	r1, r3, #16
 801b97e:	454e      	cmp	r6, r9
 801b980:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b984:	f84a 3b04 	str.w	r3, [sl], #4
 801b988:	d8e8      	bhi.n	801b95c <__mdiff+0x80>
 801b98a:	1b33      	subs	r3, r6, r4
 801b98c:	3b15      	subs	r3, #21
 801b98e:	f023 0303 	bic.w	r3, r3, #3
 801b992:	3304      	adds	r3, #4
 801b994:	3415      	adds	r4, #21
 801b996:	42a6      	cmp	r6, r4
 801b998:	bf38      	it	cc
 801b99a:	2304      	movcc	r3, #4
 801b99c:	441d      	add	r5, r3
 801b99e:	4473      	add	r3, lr
 801b9a0:	469e      	mov	lr, r3
 801b9a2:	462e      	mov	r6, r5
 801b9a4:	4566      	cmp	r6, ip
 801b9a6:	d30e      	bcc.n	801b9c6 <__mdiff+0xea>
 801b9a8:	f10c 0203 	add.w	r2, ip, #3
 801b9ac:	1b52      	subs	r2, r2, r5
 801b9ae:	f022 0203 	bic.w	r2, r2, #3
 801b9b2:	3d03      	subs	r5, #3
 801b9b4:	45ac      	cmp	ip, r5
 801b9b6:	bf38      	it	cc
 801b9b8:	2200      	movcc	r2, #0
 801b9ba:	4413      	add	r3, r2
 801b9bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801b9c0:	b17a      	cbz	r2, 801b9e2 <__mdiff+0x106>
 801b9c2:	6107      	str	r7, [r0, #16]
 801b9c4:	e7a4      	b.n	801b910 <__mdiff+0x34>
 801b9c6:	f856 8b04 	ldr.w	r8, [r6], #4
 801b9ca:	fa11 f288 	uxtah	r2, r1, r8
 801b9ce:	1414      	asrs	r4, r2, #16
 801b9d0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b9d4:	b292      	uxth	r2, r2
 801b9d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b9da:	f84e 2b04 	str.w	r2, [lr], #4
 801b9de:	1421      	asrs	r1, r4, #16
 801b9e0:	e7e0      	b.n	801b9a4 <__mdiff+0xc8>
 801b9e2:	3f01      	subs	r7, #1
 801b9e4:	e7ea      	b.n	801b9bc <__mdiff+0xe0>
 801b9e6:	bf00      	nop
 801b9e8:	0801e1bd 	.word	0x0801e1bd
 801b9ec:	0801e1ce 	.word	0x0801e1ce

0801b9f0 <__ulp>:
 801b9f0:	b082      	sub	sp, #8
 801b9f2:	ed8d 0b00 	vstr	d0, [sp]
 801b9f6:	9a01      	ldr	r2, [sp, #4]
 801b9f8:	4b0f      	ldr	r3, [pc, #60]	; (801ba38 <__ulp+0x48>)
 801b9fa:	4013      	ands	r3, r2
 801b9fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801ba00:	2b00      	cmp	r3, #0
 801ba02:	dc08      	bgt.n	801ba16 <__ulp+0x26>
 801ba04:	425b      	negs	r3, r3
 801ba06:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801ba0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801ba0e:	da04      	bge.n	801ba1a <__ulp+0x2a>
 801ba10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ba14:	4113      	asrs	r3, r2
 801ba16:	2200      	movs	r2, #0
 801ba18:	e008      	b.n	801ba2c <__ulp+0x3c>
 801ba1a:	f1a2 0314 	sub.w	r3, r2, #20
 801ba1e:	2b1e      	cmp	r3, #30
 801ba20:	bfda      	itte	le
 801ba22:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801ba26:	40da      	lsrle	r2, r3
 801ba28:	2201      	movgt	r2, #1
 801ba2a:	2300      	movs	r3, #0
 801ba2c:	4619      	mov	r1, r3
 801ba2e:	4610      	mov	r0, r2
 801ba30:	ec41 0b10 	vmov	d0, r0, r1
 801ba34:	b002      	add	sp, #8
 801ba36:	4770      	bx	lr
 801ba38:	7ff00000 	.word	0x7ff00000

0801ba3c <__b2d>:
 801ba3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba40:	6906      	ldr	r6, [r0, #16]
 801ba42:	f100 0814 	add.w	r8, r0, #20
 801ba46:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801ba4a:	1f37      	subs	r7, r6, #4
 801ba4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801ba50:	4610      	mov	r0, r2
 801ba52:	f7ff fd53 	bl	801b4fc <__hi0bits>
 801ba56:	f1c0 0320 	rsb	r3, r0, #32
 801ba5a:	280a      	cmp	r0, #10
 801ba5c:	600b      	str	r3, [r1, #0]
 801ba5e:	491b      	ldr	r1, [pc, #108]	; (801bacc <__b2d+0x90>)
 801ba60:	dc15      	bgt.n	801ba8e <__b2d+0x52>
 801ba62:	f1c0 0c0b 	rsb	ip, r0, #11
 801ba66:	fa22 f30c 	lsr.w	r3, r2, ip
 801ba6a:	45b8      	cmp	r8, r7
 801ba6c:	ea43 0501 	orr.w	r5, r3, r1
 801ba70:	bf34      	ite	cc
 801ba72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801ba76:	2300      	movcs	r3, #0
 801ba78:	3015      	adds	r0, #21
 801ba7a:	fa02 f000 	lsl.w	r0, r2, r0
 801ba7e:	fa23 f30c 	lsr.w	r3, r3, ip
 801ba82:	4303      	orrs	r3, r0
 801ba84:	461c      	mov	r4, r3
 801ba86:	ec45 4b10 	vmov	d0, r4, r5
 801ba8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ba8e:	45b8      	cmp	r8, r7
 801ba90:	bf3a      	itte	cc
 801ba92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801ba96:	f1a6 0708 	subcc.w	r7, r6, #8
 801ba9a:	2300      	movcs	r3, #0
 801ba9c:	380b      	subs	r0, #11
 801ba9e:	d012      	beq.n	801bac6 <__b2d+0x8a>
 801baa0:	f1c0 0120 	rsb	r1, r0, #32
 801baa4:	fa23 f401 	lsr.w	r4, r3, r1
 801baa8:	4082      	lsls	r2, r0
 801baaa:	4322      	orrs	r2, r4
 801baac:	4547      	cmp	r7, r8
 801baae:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801bab2:	bf8c      	ite	hi
 801bab4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801bab8:	2200      	movls	r2, #0
 801baba:	4083      	lsls	r3, r0
 801babc:	40ca      	lsrs	r2, r1
 801babe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801bac2:	4313      	orrs	r3, r2
 801bac4:	e7de      	b.n	801ba84 <__b2d+0x48>
 801bac6:	ea42 0501 	orr.w	r5, r2, r1
 801baca:	e7db      	b.n	801ba84 <__b2d+0x48>
 801bacc:	3ff00000 	.word	0x3ff00000

0801bad0 <__d2b>:
 801bad0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bad4:	460f      	mov	r7, r1
 801bad6:	2101      	movs	r1, #1
 801bad8:	ec59 8b10 	vmov	r8, r9, d0
 801badc:	4616      	mov	r6, r2
 801bade:	f7ff fc1b 	bl	801b318 <_Balloc>
 801bae2:	4604      	mov	r4, r0
 801bae4:	b930      	cbnz	r0, 801baf4 <__d2b+0x24>
 801bae6:	4602      	mov	r2, r0
 801bae8:	4b24      	ldr	r3, [pc, #144]	; (801bb7c <__d2b+0xac>)
 801baea:	4825      	ldr	r0, [pc, #148]	; (801bb80 <__d2b+0xb0>)
 801baec:	f240 310f 	movw	r1, #783	; 0x30f
 801baf0:	f001 f95e 	bl	801cdb0 <__assert_func>
 801baf4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801baf8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801bafc:	bb2d      	cbnz	r5, 801bb4a <__d2b+0x7a>
 801bafe:	9301      	str	r3, [sp, #4]
 801bb00:	f1b8 0300 	subs.w	r3, r8, #0
 801bb04:	d026      	beq.n	801bb54 <__d2b+0x84>
 801bb06:	4668      	mov	r0, sp
 801bb08:	9300      	str	r3, [sp, #0]
 801bb0a:	f7ff fd17 	bl	801b53c <__lo0bits>
 801bb0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801bb12:	b1e8      	cbz	r0, 801bb50 <__d2b+0x80>
 801bb14:	f1c0 0320 	rsb	r3, r0, #32
 801bb18:	fa02 f303 	lsl.w	r3, r2, r3
 801bb1c:	430b      	orrs	r3, r1
 801bb1e:	40c2      	lsrs	r2, r0
 801bb20:	6163      	str	r3, [r4, #20]
 801bb22:	9201      	str	r2, [sp, #4]
 801bb24:	9b01      	ldr	r3, [sp, #4]
 801bb26:	61a3      	str	r3, [r4, #24]
 801bb28:	2b00      	cmp	r3, #0
 801bb2a:	bf14      	ite	ne
 801bb2c:	2202      	movne	r2, #2
 801bb2e:	2201      	moveq	r2, #1
 801bb30:	6122      	str	r2, [r4, #16]
 801bb32:	b1bd      	cbz	r5, 801bb64 <__d2b+0x94>
 801bb34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801bb38:	4405      	add	r5, r0
 801bb3a:	603d      	str	r5, [r7, #0]
 801bb3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801bb40:	6030      	str	r0, [r6, #0]
 801bb42:	4620      	mov	r0, r4
 801bb44:	b003      	add	sp, #12
 801bb46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bb4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801bb4e:	e7d6      	b.n	801bafe <__d2b+0x2e>
 801bb50:	6161      	str	r1, [r4, #20]
 801bb52:	e7e7      	b.n	801bb24 <__d2b+0x54>
 801bb54:	a801      	add	r0, sp, #4
 801bb56:	f7ff fcf1 	bl	801b53c <__lo0bits>
 801bb5a:	9b01      	ldr	r3, [sp, #4]
 801bb5c:	6163      	str	r3, [r4, #20]
 801bb5e:	3020      	adds	r0, #32
 801bb60:	2201      	movs	r2, #1
 801bb62:	e7e5      	b.n	801bb30 <__d2b+0x60>
 801bb64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bb68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801bb6c:	6038      	str	r0, [r7, #0]
 801bb6e:	6918      	ldr	r0, [r3, #16]
 801bb70:	f7ff fcc4 	bl	801b4fc <__hi0bits>
 801bb74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bb78:	e7e2      	b.n	801bb40 <__d2b+0x70>
 801bb7a:	bf00      	nop
 801bb7c:	0801e1bd 	.word	0x0801e1bd
 801bb80:	0801e1ce 	.word	0x0801e1ce

0801bb84 <__ratio>:
 801bb84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb88:	4688      	mov	r8, r1
 801bb8a:	4669      	mov	r1, sp
 801bb8c:	4681      	mov	r9, r0
 801bb8e:	f7ff ff55 	bl	801ba3c <__b2d>
 801bb92:	a901      	add	r1, sp, #4
 801bb94:	4640      	mov	r0, r8
 801bb96:	ec55 4b10 	vmov	r4, r5, d0
 801bb9a:	ee10 aa10 	vmov	sl, s0
 801bb9e:	f7ff ff4d 	bl	801ba3c <__b2d>
 801bba2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801bba6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801bbaa:	1ad2      	subs	r2, r2, r3
 801bbac:	e9dd 3100 	ldrd	r3, r1, [sp]
 801bbb0:	1a5b      	subs	r3, r3, r1
 801bbb2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801bbb6:	ec57 6b10 	vmov	r6, r7, d0
 801bbba:	2b00      	cmp	r3, #0
 801bbbc:	bfd6      	itet	le
 801bbbe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801bbc2:	462a      	movgt	r2, r5
 801bbc4:	463a      	movle	r2, r7
 801bbc6:	46ab      	mov	fp, r5
 801bbc8:	bfd6      	itet	le
 801bbca:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801bbce:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801bbd2:	ee00 3a90 	vmovle	s1, r3
 801bbd6:	ec4b ab17 	vmov	d7, sl, fp
 801bbda:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801bbde:	b003      	add	sp, #12
 801bbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bbe4 <__copybits>:
 801bbe4:	3901      	subs	r1, #1
 801bbe6:	b570      	push	{r4, r5, r6, lr}
 801bbe8:	1149      	asrs	r1, r1, #5
 801bbea:	6914      	ldr	r4, [r2, #16]
 801bbec:	3101      	adds	r1, #1
 801bbee:	f102 0314 	add.w	r3, r2, #20
 801bbf2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801bbf6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bbfa:	1f05      	subs	r5, r0, #4
 801bbfc:	42a3      	cmp	r3, r4
 801bbfe:	d30c      	bcc.n	801bc1a <__copybits+0x36>
 801bc00:	1aa3      	subs	r3, r4, r2
 801bc02:	3b11      	subs	r3, #17
 801bc04:	f023 0303 	bic.w	r3, r3, #3
 801bc08:	3211      	adds	r2, #17
 801bc0a:	42a2      	cmp	r2, r4
 801bc0c:	bf88      	it	hi
 801bc0e:	2300      	movhi	r3, #0
 801bc10:	4418      	add	r0, r3
 801bc12:	2300      	movs	r3, #0
 801bc14:	4288      	cmp	r0, r1
 801bc16:	d305      	bcc.n	801bc24 <__copybits+0x40>
 801bc18:	bd70      	pop	{r4, r5, r6, pc}
 801bc1a:	f853 6b04 	ldr.w	r6, [r3], #4
 801bc1e:	f845 6f04 	str.w	r6, [r5, #4]!
 801bc22:	e7eb      	b.n	801bbfc <__copybits+0x18>
 801bc24:	f840 3b04 	str.w	r3, [r0], #4
 801bc28:	e7f4      	b.n	801bc14 <__copybits+0x30>

0801bc2a <__any_on>:
 801bc2a:	f100 0214 	add.w	r2, r0, #20
 801bc2e:	6900      	ldr	r0, [r0, #16]
 801bc30:	114b      	asrs	r3, r1, #5
 801bc32:	4298      	cmp	r0, r3
 801bc34:	b510      	push	{r4, lr}
 801bc36:	db11      	blt.n	801bc5c <__any_on+0x32>
 801bc38:	dd0a      	ble.n	801bc50 <__any_on+0x26>
 801bc3a:	f011 011f 	ands.w	r1, r1, #31
 801bc3e:	d007      	beq.n	801bc50 <__any_on+0x26>
 801bc40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801bc44:	fa24 f001 	lsr.w	r0, r4, r1
 801bc48:	fa00 f101 	lsl.w	r1, r0, r1
 801bc4c:	428c      	cmp	r4, r1
 801bc4e:	d10b      	bne.n	801bc68 <__any_on+0x3e>
 801bc50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bc54:	4293      	cmp	r3, r2
 801bc56:	d803      	bhi.n	801bc60 <__any_on+0x36>
 801bc58:	2000      	movs	r0, #0
 801bc5a:	bd10      	pop	{r4, pc}
 801bc5c:	4603      	mov	r3, r0
 801bc5e:	e7f7      	b.n	801bc50 <__any_on+0x26>
 801bc60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bc64:	2900      	cmp	r1, #0
 801bc66:	d0f5      	beq.n	801bc54 <__any_on+0x2a>
 801bc68:	2001      	movs	r0, #1
 801bc6a:	e7f6      	b.n	801bc5a <__any_on+0x30>

0801bc6c <sulp>:
 801bc6c:	b570      	push	{r4, r5, r6, lr}
 801bc6e:	4604      	mov	r4, r0
 801bc70:	460d      	mov	r5, r1
 801bc72:	4616      	mov	r6, r2
 801bc74:	ec45 4b10 	vmov	d0, r4, r5
 801bc78:	f7ff feba 	bl	801b9f0 <__ulp>
 801bc7c:	b17e      	cbz	r6, 801bc9e <sulp+0x32>
 801bc7e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801bc82:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	dd09      	ble.n	801bc9e <sulp+0x32>
 801bc8a:	051b      	lsls	r3, r3, #20
 801bc8c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801bc90:	2000      	movs	r0, #0
 801bc92:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801bc96:	ec41 0b17 	vmov	d7, r0, r1
 801bc9a:	ee20 0b07 	vmul.f64	d0, d0, d7
 801bc9e:	bd70      	pop	{r4, r5, r6, pc}

0801bca0 <_strtod_l>:
 801bca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bca4:	ed2d 8b0e 	vpush	{d8-d14}
 801bca8:	b097      	sub	sp, #92	; 0x5c
 801bcaa:	4604      	mov	r4, r0
 801bcac:	920d      	str	r2, [sp, #52]	; 0x34
 801bcae:	2200      	movs	r2, #0
 801bcb0:	9212      	str	r2, [sp, #72]	; 0x48
 801bcb2:	468a      	mov	sl, r1
 801bcb4:	f04f 0800 	mov.w	r8, #0
 801bcb8:	f04f 0900 	mov.w	r9, #0
 801bcbc:	460a      	mov	r2, r1
 801bcbe:	9211      	str	r2, [sp, #68]	; 0x44
 801bcc0:	7811      	ldrb	r1, [r2, #0]
 801bcc2:	292b      	cmp	r1, #43	; 0x2b
 801bcc4:	d04c      	beq.n	801bd60 <_strtod_l+0xc0>
 801bcc6:	d839      	bhi.n	801bd3c <_strtod_l+0x9c>
 801bcc8:	290d      	cmp	r1, #13
 801bcca:	d833      	bhi.n	801bd34 <_strtod_l+0x94>
 801bccc:	2908      	cmp	r1, #8
 801bcce:	d833      	bhi.n	801bd38 <_strtod_l+0x98>
 801bcd0:	2900      	cmp	r1, #0
 801bcd2:	d03c      	beq.n	801bd4e <_strtod_l+0xae>
 801bcd4:	2200      	movs	r2, #0
 801bcd6:	9208      	str	r2, [sp, #32]
 801bcd8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801bcda:	7832      	ldrb	r2, [r6, #0]
 801bcdc:	2a30      	cmp	r2, #48	; 0x30
 801bcde:	f040 80b8 	bne.w	801be52 <_strtod_l+0x1b2>
 801bce2:	7872      	ldrb	r2, [r6, #1]
 801bce4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801bce8:	2a58      	cmp	r2, #88	; 0x58
 801bcea:	d170      	bne.n	801bdce <_strtod_l+0x12e>
 801bcec:	9302      	str	r3, [sp, #8]
 801bcee:	9b08      	ldr	r3, [sp, #32]
 801bcf0:	9301      	str	r3, [sp, #4]
 801bcf2:	ab12      	add	r3, sp, #72	; 0x48
 801bcf4:	9300      	str	r3, [sp, #0]
 801bcf6:	4a91      	ldr	r2, [pc, #580]	; (801bf3c <_strtod_l+0x29c>)
 801bcf8:	ab13      	add	r3, sp, #76	; 0x4c
 801bcfa:	a911      	add	r1, sp, #68	; 0x44
 801bcfc:	4620      	mov	r0, r4
 801bcfe:	f001 f8f3 	bl	801cee8 <__gethex>
 801bd02:	f010 070f 	ands.w	r7, r0, #15
 801bd06:	4605      	mov	r5, r0
 801bd08:	d005      	beq.n	801bd16 <_strtod_l+0x76>
 801bd0a:	2f06      	cmp	r7, #6
 801bd0c:	d12a      	bne.n	801bd64 <_strtod_l+0xc4>
 801bd0e:	3601      	adds	r6, #1
 801bd10:	2300      	movs	r3, #0
 801bd12:	9611      	str	r6, [sp, #68]	; 0x44
 801bd14:	9308      	str	r3, [sp, #32]
 801bd16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801bd18:	2b00      	cmp	r3, #0
 801bd1a:	f040 8555 	bne.w	801c7c8 <_strtod_l+0xb28>
 801bd1e:	9b08      	ldr	r3, [sp, #32]
 801bd20:	ec49 8b10 	vmov	d0, r8, r9
 801bd24:	b1cb      	cbz	r3, 801bd5a <_strtod_l+0xba>
 801bd26:	eeb1 0b40 	vneg.f64	d0, d0
 801bd2a:	b017      	add	sp, #92	; 0x5c
 801bd2c:	ecbd 8b0e 	vpop	{d8-d14}
 801bd30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bd34:	2920      	cmp	r1, #32
 801bd36:	d1cd      	bne.n	801bcd4 <_strtod_l+0x34>
 801bd38:	3201      	adds	r2, #1
 801bd3a:	e7c0      	b.n	801bcbe <_strtod_l+0x1e>
 801bd3c:	292d      	cmp	r1, #45	; 0x2d
 801bd3e:	d1c9      	bne.n	801bcd4 <_strtod_l+0x34>
 801bd40:	2101      	movs	r1, #1
 801bd42:	9108      	str	r1, [sp, #32]
 801bd44:	1c51      	adds	r1, r2, #1
 801bd46:	9111      	str	r1, [sp, #68]	; 0x44
 801bd48:	7852      	ldrb	r2, [r2, #1]
 801bd4a:	2a00      	cmp	r2, #0
 801bd4c:	d1c4      	bne.n	801bcd8 <_strtod_l+0x38>
 801bd4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801bd50:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	f040 8535 	bne.w	801c7c4 <_strtod_l+0xb24>
 801bd5a:	ec49 8b10 	vmov	d0, r8, r9
 801bd5e:	e7e4      	b.n	801bd2a <_strtod_l+0x8a>
 801bd60:	2100      	movs	r1, #0
 801bd62:	e7ee      	b.n	801bd42 <_strtod_l+0xa2>
 801bd64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801bd66:	b13a      	cbz	r2, 801bd78 <_strtod_l+0xd8>
 801bd68:	2135      	movs	r1, #53	; 0x35
 801bd6a:	a814      	add	r0, sp, #80	; 0x50
 801bd6c:	f7ff ff3a 	bl	801bbe4 <__copybits>
 801bd70:	9912      	ldr	r1, [sp, #72]	; 0x48
 801bd72:	4620      	mov	r0, r4
 801bd74:	f7ff fb10 	bl	801b398 <_Bfree>
 801bd78:	1e7b      	subs	r3, r7, #1
 801bd7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801bd7c:	2b04      	cmp	r3, #4
 801bd7e:	d806      	bhi.n	801bd8e <_strtod_l+0xee>
 801bd80:	e8df f003 	tbb	[pc, r3]
 801bd84:	201d0314 	.word	0x201d0314
 801bd88:	14          	.byte	0x14
 801bd89:	00          	.byte	0x00
 801bd8a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801bd8e:	05eb      	lsls	r3, r5, #23
 801bd90:	bf48      	it	mi
 801bd92:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801bd96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801bd9a:	0d1b      	lsrs	r3, r3, #20
 801bd9c:	051b      	lsls	r3, r3, #20
 801bd9e:	2b00      	cmp	r3, #0
 801bda0:	d1b9      	bne.n	801bd16 <_strtod_l+0x76>
 801bda2:	f7fe fb83 	bl	801a4ac <__errno>
 801bda6:	2322      	movs	r3, #34	; 0x22
 801bda8:	6003      	str	r3, [r0, #0]
 801bdaa:	e7b4      	b.n	801bd16 <_strtod_l+0x76>
 801bdac:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 801bdb0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801bdb4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801bdb8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801bdbc:	e7e7      	b.n	801bd8e <_strtod_l+0xee>
 801bdbe:	f8df 9184 	ldr.w	r9, [pc, #388]	; 801bf44 <_strtod_l+0x2a4>
 801bdc2:	e7e4      	b.n	801bd8e <_strtod_l+0xee>
 801bdc4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801bdc8:	f04f 38ff 	mov.w	r8, #4294967295
 801bdcc:	e7df      	b.n	801bd8e <_strtod_l+0xee>
 801bdce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801bdd0:	1c5a      	adds	r2, r3, #1
 801bdd2:	9211      	str	r2, [sp, #68]	; 0x44
 801bdd4:	785b      	ldrb	r3, [r3, #1]
 801bdd6:	2b30      	cmp	r3, #48	; 0x30
 801bdd8:	d0f9      	beq.n	801bdce <_strtod_l+0x12e>
 801bdda:	2b00      	cmp	r3, #0
 801bddc:	d09b      	beq.n	801bd16 <_strtod_l+0x76>
 801bdde:	2301      	movs	r3, #1
 801bde0:	9306      	str	r3, [sp, #24]
 801bde2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801bde4:	9309      	str	r3, [sp, #36]	; 0x24
 801bde6:	2300      	movs	r3, #0
 801bde8:	9305      	str	r3, [sp, #20]
 801bdea:	9307      	str	r3, [sp, #28]
 801bdec:	461e      	mov	r6, r3
 801bdee:	220a      	movs	r2, #10
 801bdf0:	9811      	ldr	r0, [sp, #68]	; 0x44
 801bdf2:	7805      	ldrb	r5, [r0, #0]
 801bdf4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801bdf8:	b2d9      	uxtb	r1, r3
 801bdfa:	2909      	cmp	r1, #9
 801bdfc:	d92b      	bls.n	801be56 <_strtod_l+0x1b6>
 801bdfe:	4950      	ldr	r1, [pc, #320]	; (801bf40 <_strtod_l+0x2a0>)
 801be00:	2201      	movs	r2, #1
 801be02:	f000 ffa9 	bl	801cd58 <strncmp>
 801be06:	2800      	cmp	r0, #0
 801be08:	d035      	beq.n	801be76 <_strtod_l+0x1d6>
 801be0a:	2000      	movs	r0, #0
 801be0c:	462a      	mov	r2, r5
 801be0e:	4633      	mov	r3, r6
 801be10:	4683      	mov	fp, r0
 801be12:	4601      	mov	r1, r0
 801be14:	2a65      	cmp	r2, #101	; 0x65
 801be16:	d001      	beq.n	801be1c <_strtod_l+0x17c>
 801be18:	2a45      	cmp	r2, #69	; 0x45
 801be1a:	d118      	bne.n	801be4e <_strtod_l+0x1ae>
 801be1c:	b91b      	cbnz	r3, 801be26 <_strtod_l+0x186>
 801be1e:	9b06      	ldr	r3, [sp, #24]
 801be20:	4303      	orrs	r3, r0
 801be22:	d094      	beq.n	801bd4e <_strtod_l+0xae>
 801be24:	2300      	movs	r3, #0
 801be26:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801be2a:	f10a 0201 	add.w	r2, sl, #1
 801be2e:	9211      	str	r2, [sp, #68]	; 0x44
 801be30:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801be34:	2a2b      	cmp	r2, #43	; 0x2b
 801be36:	d075      	beq.n	801bf24 <_strtod_l+0x284>
 801be38:	2a2d      	cmp	r2, #45	; 0x2d
 801be3a:	d07b      	beq.n	801bf34 <_strtod_l+0x294>
 801be3c:	f04f 0e00 	mov.w	lr, #0
 801be40:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801be44:	2d09      	cmp	r5, #9
 801be46:	f240 8083 	bls.w	801bf50 <_strtod_l+0x2b0>
 801be4a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801be4e:	2500      	movs	r5, #0
 801be50:	e09e      	b.n	801bf90 <_strtod_l+0x2f0>
 801be52:	2300      	movs	r3, #0
 801be54:	e7c4      	b.n	801bde0 <_strtod_l+0x140>
 801be56:	2e08      	cmp	r6, #8
 801be58:	bfd5      	itete	le
 801be5a:	9907      	ldrle	r1, [sp, #28]
 801be5c:	9905      	ldrgt	r1, [sp, #20]
 801be5e:	fb02 3301 	mlale	r3, r2, r1, r3
 801be62:	fb02 3301 	mlagt	r3, r2, r1, r3
 801be66:	f100 0001 	add.w	r0, r0, #1
 801be6a:	bfd4      	ite	le
 801be6c:	9307      	strle	r3, [sp, #28]
 801be6e:	9305      	strgt	r3, [sp, #20]
 801be70:	3601      	adds	r6, #1
 801be72:	9011      	str	r0, [sp, #68]	; 0x44
 801be74:	e7bc      	b.n	801bdf0 <_strtod_l+0x150>
 801be76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801be78:	1c5a      	adds	r2, r3, #1
 801be7a:	9211      	str	r2, [sp, #68]	; 0x44
 801be7c:	785a      	ldrb	r2, [r3, #1]
 801be7e:	b3ae      	cbz	r6, 801beec <_strtod_l+0x24c>
 801be80:	4683      	mov	fp, r0
 801be82:	4633      	mov	r3, r6
 801be84:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801be88:	2909      	cmp	r1, #9
 801be8a:	d912      	bls.n	801beb2 <_strtod_l+0x212>
 801be8c:	2101      	movs	r1, #1
 801be8e:	e7c1      	b.n	801be14 <_strtod_l+0x174>
 801be90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801be92:	1c5a      	adds	r2, r3, #1
 801be94:	9211      	str	r2, [sp, #68]	; 0x44
 801be96:	785a      	ldrb	r2, [r3, #1]
 801be98:	3001      	adds	r0, #1
 801be9a:	2a30      	cmp	r2, #48	; 0x30
 801be9c:	d0f8      	beq.n	801be90 <_strtod_l+0x1f0>
 801be9e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801bea2:	2b08      	cmp	r3, #8
 801bea4:	f200 8495 	bhi.w	801c7d2 <_strtod_l+0xb32>
 801bea8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801beaa:	9309      	str	r3, [sp, #36]	; 0x24
 801beac:	4683      	mov	fp, r0
 801beae:	2000      	movs	r0, #0
 801beb0:	4603      	mov	r3, r0
 801beb2:	3a30      	subs	r2, #48	; 0x30
 801beb4:	f100 0101 	add.w	r1, r0, #1
 801beb8:	d012      	beq.n	801bee0 <_strtod_l+0x240>
 801beba:	448b      	add	fp, r1
 801bebc:	eb00 0c03 	add.w	ip, r0, r3
 801bec0:	4619      	mov	r1, r3
 801bec2:	250a      	movs	r5, #10
 801bec4:	4561      	cmp	r1, ip
 801bec6:	d113      	bne.n	801bef0 <_strtod_l+0x250>
 801bec8:	1819      	adds	r1, r3, r0
 801beca:	2908      	cmp	r1, #8
 801becc:	f103 0301 	add.w	r3, r3, #1
 801bed0:	4403      	add	r3, r0
 801bed2:	dc1b      	bgt.n	801bf0c <_strtod_l+0x26c>
 801bed4:	9807      	ldr	r0, [sp, #28]
 801bed6:	210a      	movs	r1, #10
 801bed8:	fb01 2200 	mla	r2, r1, r0, r2
 801bedc:	9207      	str	r2, [sp, #28]
 801bede:	2100      	movs	r1, #0
 801bee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801bee2:	1c50      	adds	r0, r2, #1
 801bee4:	9011      	str	r0, [sp, #68]	; 0x44
 801bee6:	7852      	ldrb	r2, [r2, #1]
 801bee8:	4608      	mov	r0, r1
 801beea:	e7cb      	b.n	801be84 <_strtod_l+0x1e4>
 801beec:	4630      	mov	r0, r6
 801beee:	e7d4      	b.n	801be9a <_strtod_l+0x1fa>
 801bef0:	2908      	cmp	r1, #8
 801bef2:	f101 0101 	add.w	r1, r1, #1
 801bef6:	dc03      	bgt.n	801bf00 <_strtod_l+0x260>
 801bef8:	9f07      	ldr	r7, [sp, #28]
 801befa:	436f      	muls	r7, r5
 801befc:	9707      	str	r7, [sp, #28]
 801befe:	e7e1      	b.n	801bec4 <_strtod_l+0x224>
 801bf00:	2910      	cmp	r1, #16
 801bf02:	bfde      	ittt	le
 801bf04:	9f05      	ldrle	r7, [sp, #20]
 801bf06:	436f      	mulle	r7, r5
 801bf08:	9705      	strle	r7, [sp, #20]
 801bf0a:	e7db      	b.n	801bec4 <_strtod_l+0x224>
 801bf0c:	2b10      	cmp	r3, #16
 801bf0e:	bfdf      	itttt	le
 801bf10:	9805      	ldrle	r0, [sp, #20]
 801bf12:	210a      	movle	r1, #10
 801bf14:	fb01 2200 	mlale	r2, r1, r0, r2
 801bf18:	9205      	strle	r2, [sp, #20]
 801bf1a:	e7e0      	b.n	801bede <_strtod_l+0x23e>
 801bf1c:	f04f 0b00 	mov.w	fp, #0
 801bf20:	2101      	movs	r1, #1
 801bf22:	e77c      	b.n	801be1e <_strtod_l+0x17e>
 801bf24:	f04f 0e00 	mov.w	lr, #0
 801bf28:	f10a 0202 	add.w	r2, sl, #2
 801bf2c:	9211      	str	r2, [sp, #68]	; 0x44
 801bf2e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801bf32:	e785      	b.n	801be40 <_strtod_l+0x1a0>
 801bf34:	f04f 0e01 	mov.w	lr, #1
 801bf38:	e7f6      	b.n	801bf28 <_strtod_l+0x288>
 801bf3a:	bf00      	nop
 801bf3c:	0801e328 	.word	0x0801e328
 801bf40:	0801e324 	.word	0x0801e324
 801bf44:	7ff00000 	.word	0x7ff00000
 801bf48:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801bf4a:	1c55      	adds	r5, r2, #1
 801bf4c:	9511      	str	r5, [sp, #68]	; 0x44
 801bf4e:	7852      	ldrb	r2, [r2, #1]
 801bf50:	2a30      	cmp	r2, #48	; 0x30
 801bf52:	d0f9      	beq.n	801bf48 <_strtod_l+0x2a8>
 801bf54:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801bf58:	2d08      	cmp	r5, #8
 801bf5a:	f63f af78 	bhi.w	801be4e <_strtod_l+0x1ae>
 801bf5e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801bf62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801bf64:	920a      	str	r2, [sp, #40]	; 0x28
 801bf66:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801bf68:	1c55      	adds	r5, r2, #1
 801bf6a:	9511      	str	r5, [sp, #68]	; 0x44
 801bf6c:	7852      	ldrb	r2, [r2, #1]
 801bf6e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801bf72:	2f09      	cmp	r7, #9
 801bf74:	d937      	bls.n	801bfe6 <_strtod_l+0x346>
 801bf76:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801bf78:	1bed      	subs	r5, r5, r7
 801bf7a:	2d08      	cmp	r5, #8
 801bf7c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801bf80:	dc02      	bgt.n	801bf88 <_strtod_l+0x2e8>
 801bf82:	4565      	cmp	r5, ip
 801bf84:	bfa8      	it	ge
 801bf86:	4665      	movge	r5, ip
 801bf88:	f1be 0f00 	cmp.w	lr, #0
 801bf8c:	d000      	beq.n	801bf90 <_strtod_l+0x2f0>
 801bf8e:	426d      	negs	r5, r5
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d14d      	bne.n	801c030 <_strtod_l+0x390>
 801bf94:	9b06      	ldr	r3, [sp, #24]
 801bf96:	4303      	orrs	r3, r0
 801bf98:	f47f aebd 	bne.w	801bd16 <_strtod_l+0x76>
 801bf9c:	2900      	cmp	r1, #0
 801bf9e:	f47f aed6 	bne.w	801bd4e <_strtod_l+0xae>
 801bfa2:	2a69      	cmp	r2, #105	; 0x69
 801bfa4:	d027      	beq.n	801bff6 <_strtod_l+0x356>
 801bfa6:	dc24      	bgt.n	801bff2 <_strtod_l+0x352>
 801bfa8:	2a49      	cmp	r2, #73	; 0x49
 801bfaa:	d024      	beq.n	801bff6 <_strtod_l+0x356>
 801bfac:	2a4e      	cmp	r2, #78	; 0x4e
 801bfae:	f47f aece 	bne.w	801bd4e <_strtod_l+0xae>
 801bfb2:	4995      	ldr	r1, [pc, #596]	; (801c208 <_strtod_l+0x568>)
 801bfb4:	a811      	add	r0, sp, #68	; 0x44
 801bfb6:	f001 f9d7 	bl	801d368 <__match>
 801bfba:	2800      	cmp	r0, #0
 801bfbc:	f43f aec7 	beq.w	801bd4e <_strtod_l+0xae>
 801bfc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801bfc2:	781b      	ldrb	r3, [r3, #0]
 801bfc4:	2b28      	cmp	r3, #40	; 0x28
 801bfc6:	d12d      	bne.n	801c024 <_strtod_l+0x384>
 801bfc8:	4990      	ldr	r1, [pc, #576]	; (801c20c <_strtod_l+0x56c>)
 801bfca:	aa14      	add	r2, sp, #80	; 0x50
 801bfcc:	a811      	add	r0, sp, #68	; 0x44
 801bfce:	f001 f9df 	bl	801d390 <__hexnan>
 801bfd2:	2805      	cmp	r0, #5
 801bfd4:	d126      	bne.n	801c024 <_strtod_l+0x384>
 801bfd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801bfd8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801bfdc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801bfe0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801bfe4:	e697      	b.n	801bd16 <_strtod_l+0x76>
 801bfe6:	250a      	movs	r5, #10
 801bfe8:	fb05 2c0c 	mla	ip, r5, ip, r2
 801bfec:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801bff0:	e7b9      	b.n	801bf66 <_strtod_l+0x2c6>
 801bff2:	2a6e      	cmp	r2, #110	; 0x6e
 801bff4:	e7db      	b.n	801bfae <_strtod_l+0x30e>
 801bff6:	4986      	ldr	r1, [pc, #536]	; (801c210 <_strtod_l+0x570>)
 801bff8:	a811      	add	r0, sp, #68	; 0x44
 801bffa:	f001 f9b5 	bl	801d368 <__match>
 801bffe:	2800      	cmp	r0, #0
 801c000:	f43f aea5 	beq.w	801bd4e <_strtod_l+0xae>
 801c004:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c006:	4983      	ldr	r1, [pc, #524]	; (801c214 <_strtod_l+0x574>)
 801c008:	3b01      	subs	r3, #1
 801c00a:	a811      	add	r0, sp, #68	; 0x44
 801c00c:	9311      	str	r3, [sp, #68]	; 0x44
 801c00e:	f001 f9ab 	bl	801d368 <__match>
 801c012:	b910      	cbnz	r0, 801c01a <_strtod_l+0x37a>
 801c014:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c016:	3301      	adds	r3, #1
 801c018:	9311      	str	r3, [sp, #68]	; 0x44
 801c01a:	f8df 920c 	ldr.w	r9, [pc, #524]	; 801c228 <_strtod_l+0x588>
 801c01e:	f04f 0800 	mov.w	r8, #0
 801c022:	e678      	b.n	801bd16 <_strtod_l+0x76>
 801c024:	487c      	ldr	r0, [pc, #496]	; (801c218 <_strtod_l+0x578>)
 801c026:	f000 febb 	bl	801cda0 <nan>
 801c02a:	ec59 8b10 	vmov	r8, r9, d0
 801c02e:	e672      	b.n	801bd16 <_strtod_l+0x76>
 801c030:	eddd 7a07 	vldr	s15, [sp, #28]
 801c034:	eba5 020b 	sub.w	r2, r5, fp
 801c038:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c03c:	2e00      	cmp	r6, #0
 801c03e:	bf08      	it	eq
 801c040:	461e      	moveq	r6, r3
 801c042:	2b10      	cmp	r3, #16
 801c044:	9206      	str	r2, [sp, #24]
 801c046:	461a      	mov	r2, r3
 801c048:	bfa8      	it	ge
 801c04a:	2210      	movge	r2, #16
 801c04c:	2b09      	cmp	r3, #9
 801c04e:	ec59 8b17 	vmov	r8, r9, d7
 801c052:	dd0c      	ble.n	801c06e <_strtod_l+0x3ce>
 801c054:	4971      	ldr	r1, [pc, #452]	; (801c21c <_strtod_l+0x57c>)
 801c056:	eddd 6a05 	vldr	s13, [sp, #20]
 801c05a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801c05e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 801c062:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801c066:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c06a:	ec59 8b16 	vmov	r8, r9, d6
 801c06e:	2b0f      	cmp	r3, #15
 801c070:	dc37      	bgt.n	801c0e2 <_strtod_l+0x442>
 801c072:	9906      	ldr	r1, [sp, #24]
 801c074:	2900      	cmp	r1, #0
 801c076:	f43f ae4e 	beq.w	801bd16 <_strtod_l+0x76>
 801c07a:	dd23      	ble.n	801c0c4 <_strtod_l+0x424>
 801c07c:	2916      	cmp	r1, #22
 801c07e:	dc0b      	bgt.n	801c098 <_strtod_l+0x3f8>
 801c080:	4b66      	ldr	r3, [pc, #408]	; (801c21c <_strtod_l+0x57c>)
 801c082:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801c086:	ed93 7b00 	vldr	d7, [r3]
 801c08a:	ec49 8b16 	vmov	d6, r8, r9
 801c08e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c092:	ec59 8b17 	vmov	r8, r9, d7
 801c096:	e63e      	b.n	801bd16 <_strtod_l+0x76>
 801c098:	9806      	ldr	r0, [sp, #24]
 801c09a:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801c09e:	4281      	cmp	r1, r0
 801c0a0:	db1f      	blt.n	801c0e2 <_strtod_l+0x442>
 801c0a2:	4a5e      	ldr	r2, [pc, #376]	; (801c21c <_strtod_l+0x57c>)
 801c0a4:	f1c3 030f 	rsb	r3, r3, #15
 801c0a8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801c0ac:	ed91 7b00 	vldr	d7, [r1]
 801c0b0:	ec49 8b16 	vmov	d6, r8, r9
 801c0b4:	1ac3      	subs	r3, r0, r3
 801c0b6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c0ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c0be:	ed92 6b00 	vldr	d6, [r2]
 801c0c2:	e7e4      	b.n	801c08e <_strtod_l+0x3ee>
 801c0c4:	9906      	ldr	r1, [sp, #24]
 801c0c6:	3116      	adds	r1, #22
 801c0c8:	db0b      	blt.n	801c0e2 <_strtod_l+0x442>
 801c0ca:	4b54      	ldr	r3, [pc, #336]	; (801c21c <_strtod_l+0x57c>)
 801c0cc:	ebab 0505 	sub.w	r5, fp, r5
 801c0d0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801c0d4:	ed95 7b00 	vldr	d7, [r5]
 801c0d8:	ec49 8b16 	vmov	d6, r8, r9
 801c0dc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c0e0:	e7d7      	b.n	801c092 <_strtod_l+0x3f2>
 801c0e2:	9906      	ldr	r1, [sp, #24]
 801c0e4:	1a9a      	subs	r2, r3, r2
 801c0e6:	440a      	add	r2, r1
 801c0e8:	2a00      	cmp	r2, #0
 801c0ea:	dd6e      	ble.n	801c1ca <_strtod_l+0x52a>
 801c0ec:	f012 000f 	ands.w	r0, r2, #15
 801c0f0:	d00a      	beq.n	801c108 <_strtod_l+0x468>
 801c0f2:	494a      	ldr	r1, [pc, #296]	; (801c21c <_strtod_l+0x57c>)
 801c0f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801c0f8:	ed91 7b00 	vldr	d7, [r1]
 801c0fc:	ec49 8b16 	vmov	d6, r8, r9
 801c100:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c104:	ec59 8b17 	vmov	r8, r9, d7
 801c108:	f032 020f 	bics.w	r2, r2, #15
 801c10c:	d04e      	beq.n	801c1ac <_strtod_l+0x50c>
 801c10e:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801c112:	dd22      	ble.n	801c15a <_strtod_l+0x4ba>
 801c114:	2500      	movs	r5, #0
 801c116:	462e      	mov	r6, r5
 801c118:	9507      	str	r5, [sp, #28]
 801c11a:	462f      	mov	r7, r5
 801c11c:	2322      	movs	r3, #34	; 0x22
 801c11e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801c228 <_strtod_l+0x588>
 801c122:	6023      	str	r3, [r4, #0]
 801c124:	f04f 0800 	mov.w	r8, #0
 801c128:	9b07      	ldr	r3, [sp, #28]
 801c12a:	2b00      	cmp	r3, #0
 801c12c:	f43f adf3 	beq.w	801bd16 <_strtod_l+0x76>
 801c130:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c132:	4620      	mov	r0, r4
 801c134:	f7ff f930 	bl	801b398 <_Bfree>
 801c138:	4639      	mov	r1, r7
 801c13a:	4620      	mov	r0, r4
 801c13c:	f7ff f92c 	bl	801b398 <_Bfree>
 801c140:	4631      	mov	r1, r6
 801c142:	4620      	mov	r0, r4
 801c144:	f7ff f928 	bl	801b398 <_Bfree>
 801c148:	9907      	ldr	r1, [sp, #28]
 801c14a:	4620      	mov	r0, r4
 801c14c:	f7ff f924 	bl	801b398 <_Bfree>
 801c150:	4629      	mov	r1, r5
 801c152:	4620      	mov	r0, r4
 801c154:	f7ff f920 	bl	801b398 <_Bfree>
 801c158:	e5dd      	b.n	801bd16 <_strtod_l+0x76>
 801c15a:	2000      	movs	r0, #0
 801c15c:	ec49 8b17 	vmov	d7, r8, r9
 801c160:	4f2f      	ldr	r7, [pc, #188]	; (801c220 <_strtod_l+0x580>)
 801c162:	1112      	asrs	r2, r2, #4
 801c164:	4601      	mov	r1, r0
 801c166:	2a01      	cmp	r2, #1
 801c168:	dc23      	bgt.n	801c1b2 <_strtod_l+0x512>
 801c16a:	b108      	cbz	r0, 801c170 <_strtod_l+0x4d0>
 801c16c:	ec59 8b17 	vmov	r8, r9, d7
 801c170:	4a2b      	ldr	r2, [pc, #172]	; (801c220 <_strtod_l+0x580>)
 801c172:	482c      	ldr	r0, [pc, #176]	; (801c224 <_strtod_l+0x584>)
 801c174:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c178:	ed92 7b00 	vldr	d7, [r2]
 801c17c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801c180:	ec49 8b16 	vmov	d6, r8, r9
 801c184:	4a28      	ldr	r2, [pc, #160]	; (801c228 <_strtod_l+0x588>)
 801c186:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c18a:	ee17 1a90 	vmov	r1, s15
 801c18e:	400a      	ands	r2, r1
 801c190:	4282      	cmp	r2, r0
 801c192:	ec59 8b17 	vmov	r8, r9, d7
 801c196:	d8bd      	bhi.n	801c114 <_strtod_l+0x474>
 801c198:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801c19c:	4282      	cmp	r2, r0
 801c19e:	bf86      	itte	hi
 801c1a0:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 801c22c <_strtod_l+0x58c>
 801c1a4:	f04f 38ff 	movhi.w	r8, #4294967295
 801c1a8:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801c1ac:	2200      	movs	r2, #0
 801c1ae:	9205      	str	r2, [sp, #20]
 801c1b0:	e076      	b.n	801c2a0 <_strtod_l+0x600>
 801c1b2:	f012 0f01 	tst.w	r2, #1
 801c1b6:	d004      	beq.n	801c1c2 <_strtod_l+0x522>
 801c1b8:	ed97 6b00 	vldr	d6, [r7]
 801c1bc:	2001      	movs	r0, #1
 801c1be:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c1c2:	3101      	adds	r1, #1
 801c1c4:	1052      	asrs	r2, r2, #1
 801c1c6:	3708      	adds	r7, #8
 801c1c8:	e7cd      	b.n	801c166 <_strtod_l+0x4c6>
 801c1ca:	d0ef      	beq.n	801c1ac <_strtod_l+0x50c>
 801c1cc:	4252      	negs	r2, r2
 801c1ce:	f012 000f 	ands.w	r0, r2, #15
 801c1d2:	d00a      	beq.n	801c1ea <_strtod_l+0x54a>
 801c1d4:	4911      	ldr	r1, [pc, #68]	; (801c21c <_strtod_l+0x57c>)
 801c1d6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801c1da:	ed91 7b00 	vldr	d7, [r1]
 801c1de:	ec49 8b16 	vmov	d6, r8, r9
 801c1e2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c1e6:	ec59 8b17 	vmov	r8, r9, d7
 801c1ea:	1112      	asrs	r2, r2, #4
 801c1ec:	d0de      	beq.n	801c1ac <_strtod_l+0x50c>
 801c1ee:	2a1f      	cmp	r2, #31
 801c1f0:	dd1e      	ble.n	801c230 <_strtod_l+0x590>
 801c1f2:	2500      	movs	r5, #0
 801c1f4:	462e      	mov	r6, r5
 801c1f6:	9507      	str	r5, [sp, #28]
 801c1f8:	462f      	mov	r7, r5
 801c1fa:	2322      	movs	r3, #34	; 0x22
 801c1fc:	f04f 0800 	mov.w	r8, #0
 801c200:	f04f 0900 	mov.w	r9, #0
 801c204:	6023      	str	r3, [r4, #0]
 801c206:	e78f      	b.n	801c128 <_strtod_l+0x488>
 801c208:	0801e115 	.word	0x0801e115
 801c20c:	0801e33c 	.word	0x0801e33c
 801c210:	0801e10d 	.word	0x0801e10d
 801c214:	0801e144 	.word	0x0801e144
 801c218:	0801e4cd 	.word	0x0801e4cd
 801c21c:	0801e250 	.word	0x0801e250
 801c220:	0801e228 	.word	0x0801e228
 801c224:	7ca00000 	.word	0x7ca00000
 801c228:	7ff00000 	.word	0x7ff00000
 801c22c:	7fefffff 	.word	0x7fefffff
 801c230:	f012 0110 	ands.w	r1, r2, #16
 801c234:	bf18      	it	ne
 801c236:	216a      	movne	r1, #106	; 0x6a
 801c238:	9105      	str	r1, [sp, #20]
 801c23a:	ec49 8b17 	vmov	d7, r8, r9
 801c23e:	49be      	ldr	r1, [pc, #760]	; (801c538 <_strtod_l+0x898>)
 801c240:	2000      	movs	r0, #0
 801c242:	07d7      	lsls	r7, r2, #31
 801c244:	d504      	bpl.n	801c250 <_strtod_l+0x5b0>
 801c246:	ed91 6b00 	vldr	d6, [r1]
 801c24a:	2001      	movs	r0, #1
 801c24c:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c250:	1052      	asrs	r2, r2, #1
 801c252:	f101 0108 	add.w	r1, r1, #8
 801c256:	d1f4      	bne.n	801c242 <_strtod_l+0x5a2>
 801c258:	b108      	cbz	r0, 801c25e <_strtod_l+0x5be>
 801c25a:	ec59 8b17 	vmov	r8, r9, d7
 801c25e:	9a05      	ldr	r2, [sp, #20]
 801c260:	b1ba      	cbz	r2, 801c292 <_strtod_l+0x5f2>
 801c262:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801c266:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801c26a:	2a00      	cmp	r2, #0
 801c26c:	4648      	mov	r0, r9
 801c26e:	dd10      	ble.n	801c292 <_strtod_l+0x5f2>
 801c270:	2a1f      	cmp	r2, #31
 801c272:	f340 812c 	ble.w	801c4ce <_strtod_l+0x82e>
 801c276:	2a34      	cmp	r2, #52	; 0x34
 801c278:	bfde      	ittt	le
 801c27a:	f04f 32ff 	movle.w	r2, #4294967295
 801c27e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 801c282:	408a      	lslle	r2, r1
 801c284:	f04f 0800 	mov.w	r8, #0
 801c288:	bfcc      	ite	gt
 801c28a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801c28e:	ea02 0900 	andle.w	r9, r2, r0
 801c292:	ec49 8b17 	vmov	d7, r8, r9
 801c296:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c29a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c29e:	d0a8      	beq.n	801c1f2 <_strtod_l+0x552>
 801c2a0:	9a07      	ldr	r2, [sp, #28]
 801c2a2:	9200      	str	r2, [sp, #0]
 801c2a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 801c2a6:	4632      	mov	r2, r6
 801c2a8:	4620      	mov	r0, r4
 801c2aa:	f7ff f8dd 	bl	801b468 <__s2b>
 801c2ae:	9007      	str	r0, [sp, #28]
 801c2b0:	2800      	cmp	r0, #0
 801c2b2:	f43f af2f 	beq.w	801c114 <_strtod_l+0x474>
 801c2b6:	9a06      	ldr	r2, [sp, #24]
 801c2b8:	2a00      	cmp	r2, #0
 801c2ba:	ebab 0305 	sub.w	r3, fp, r5
 801c2be:	ed9f 9b96 	vldr	d9, [pc, #600]	; 801c518 <_strtod_l+0x878>
 801c2c2:	bfa8      	it	ge
 801c2c4:	2300      	movge	r3, #0
 801c2c6:	ed9f ab96 	vldr	d10, [pc, #600]	; 801c520 <_strtod_l+0x880>
 801c2ca:	ed9f bb97 	vldr	d11, [pc, #604]	; 801c528 <_strtod_l+0x888>
 801c2ce:	9309      	str	r3, [sp, #36]	; 0x24
 801c2d0:	2500      	movs	r5, #0
 801c2d2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801c2d6:	930c      	str	r3, [sp, #48]	; 0x30
 801c2d8:	462e      	mov	r6, r5
 801c2da:	9b07      	ldr	r3, [sp, #28]
 801c2dc:	4620      	mov	r0, r4
 801c2de:	6859      	ldr	r1, [r3, #4]
 801c2e0:	f7ff f81a 	bl	801b318 <_Balloc>
 801c2e4:	4607      	mov	r7, r0
 801c2e6:	2800      	cmp	r0, #0
 801c2e8:	f43f af18 	beq.w	801c11c <_strtod_l+0x47c>
 801c2ec:	9b07      	ldr	r3, [sp, #28]
 801c2ee:	691a      	ldr	r2, [r3, #16]
 801c2f0:	3202      	adds	r2, #2
 801c2f2:	f103 010c 	add.w	r1, r3, #12
 801c2f6:	0092      	lsls	r2, r2, #2
 801c2f8:	300c      	adds	r0, #12
 801c2fa:	f7fe f904 	bl	801a506 <memcpy>
 801c2fe:	ec49 8b10 	vmov	d0, r8, r9
 801c302:	aa14      	add	r2, sp, #80	; 0x50
 801c304:	a913      	add	r1, sp, #76	; 0x4c
 801c306:	4620      	mov	r0, r4
 801c308:	f7ff fbe2 	bl	801bad0 <__d2b>
 801c30c:	ec49 8b18 	vmov	d8, r8, r9
 801c310:	9012      	str	r0, [sp, #72]	; 0x48
 801c312:	2800      	cmp	r0, #0
 801c314:	f43f af02 	beq.w	801c11c <_strtod_l+0x47c>
 801c318:	2101      	movs	r1, #1
 801c31a:	4620      	mov	r0, r4
 801c31c:	f7ff f93c 	bl	801b598 <__i2b>
 801c320:	4606      	mov	r6, r0
 801c322:	2800      	cmp	r0, #0
 801c324:	f43f aefa 	beq.w	801c11c <_strtod_l+0x47c>
 801c328:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801c32a:	9914      	ldr	r1, [sp, #80]	; 0x50
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	bfab      	itete	ge
 801c330:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 801c332:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 801c334:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 801c338:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 801c33c:	bfac      	ite	ge
 801c33e:	eb03 0b02 	addge.w	fp, r3, r2
 801c342:	eba2 0a03 	sublt.w	sl, r2, r3
 801c346:	9a05      	ldr	r2, [sp, #20]
 801c348:	1a9b      	subs	r3, r3, r2
 801c34a:	440b      	add	r3, r1
 801c34c:	4a7b      	ldr	r2, [pc, #492]	; (801c53c <_strtod_l+0x89c>)
 801c34e:	3b01      	subs	r3, #1
 801c350:	4293      	cmp	r3, r2
 801c352:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801c356:	f280 80cd 	bge.w	801c4f4 <_strtod_l+0x854>
 801c35a:	1ad2      	subs	r2, r2, r3
 801c35c:	2a1f      	cmp	r2, #31
 801c35e:	eba1 0102 	sub.w	r1, r1, r2
 801c362:	f04f 0001 	mov.w	r0, #1
 801c366:	f300 80b9 	bgt.w	801c4dc <_strtod_l+0x83c>
 801c36a:	fa00 f302 	lsl.w	r3, r0, r2
 801c36e:	930b      	str	r3, [sp, #44]	; 0x2c
 801c370:	2300      	movs	r3, #0
 801c372:	930a      	str	r3, [sp, #40]	; 0x28
 801c374:	eb0b 0301 	add.w	r3, fp, r1
 801c378:	9a05      	ldr	r2, [sp, #20]
 801c37a:	459b      	cmp	fp, r3
 801c37c:	448a      	add	sl, r1
 801c37e:	4492      	add	sl, r2
 801c380:	465a      	mov	r2, fp
 801c382:	bfa8      	it	ge
 801c384:	461a      	movge	r2, r3
 801c386:	4552      	cmp	r2, sl
 801c388:	bfa8      	it	ge
 801c38a:	4652      	movge	r2, sl
 801c38c:	2a00      	cmp	r2, #0
 801c38e:	bfc2      	ittt	gt
 801c390:	1a9b      	subgt	r3, r3, r2
 801c392:	ebaa 0a02 	subgt.w	sl, sl, r2
 801c396:	ebab 0b02 	subgt.w	fp, fp, r2
 801c39a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c39c:	2a00      	cmp	r2, #0
 801c39e:	dd18      	ble.n	801c3d2 <_strtod_l+0x732>
 801c3a0:	4631      	mov	r1, r6
 801c3a2:	4620      	mov	r0, r4
 801c3a4:	930f      	str	r3, [sp, #60]	; 0x3c
 801c3a6:	f7ff f9b7 	bl	801b718 <__pow5mult>
 801c3aa:	4606      	mov	r6, r0
 801c3ac:	2800      	cmp	r0, #0
 801c3ae:	f43f aeb5 	beq.w	801c11c <_strtod_l+0x47c>
 801c3b2:	4601      	mov	r1, r0
 801c3b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801c3b6:	4620      	mov	r0, r4
 801c3b8:	f7ff f904 	bl	801b5c4 <__multiply>
 801c3bc:	900e      	str	r0, [sp, #56]	; 0x38
 801c3be:	2800      	cmp	r0, #0
 801c3c0:	f43f aeac 	beq.w	801c11c <_strtod_l+0x47c>
 801c3c4:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c3c6:	4620      	mov	r0, r4
 801c3c8:	f7fe ffe6 	bl	801b398 <_Bfree>
 801c3cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c3ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c3d0:	9212      	str	r2, [sp, #72]	; 0x48
 801c3d2:	2b00      	cmp	r3, #0
 801c3d4:	f300 8093 	bgt.w	801c4fe <_strtod_l+0x85e>
 801c3d8:	9b06      	ldr	r3, [sp, #24]
 801c3da:	2b00      	cmp	r3, #0
 801c3dc:	dd08      	ble.n	801c3f0 <_strtod_l+0x750>
 801c3de:	4639      	mov	r1, r7
 801c3e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c3e2:	4620      	mov	r0, r4
 801c3e4:	f7ff f998 	bl	801b718 <__pow5mult>
 801c3e8:	4607      	mov	r7, r0
 801c3ea:	2800      	cmp	r0, #0
 801c3ec:	f43f ae96 	beq.w	801c11c <_strtod_l+0x47c>
 801c3f0:	f1ba 0f00 	cmp.w	sl, #0
 801c3f4:	dd08      	ble.n	801c408 <_strtod_l+0x768>
 801c3f6:	4639      	mov	r1, r7
 801c3f8:	4652      	mov	r2, sl
 801c3fa:	4620      	mov	r0, r4
 801c3fc:	f7ff f9e6 	bl	801b7cc <__lshift>
 801c400:	4607      	mov	r7, r0
 801c402:	2800      	cmp	r0, #0
 801c404:	f43f ae8a 	beq.w	801c11c <_strtod_l+0x47c>
 801c408:	f1bb 0f00 	cmp.w	fp, #0
 801c40c:	dd08      	ble.n	801c420 <_strtod_l+0x780>
 801c40e:	4631      	mov	r1, r6
 801c410:	465a      	mov	r2, fp
 801c412:	4620      	mov	r0, r4
 801c414:	f7ff f9da 	bl	801b7cc <__lshift>
 801c418:	4606      	mov	r6, r0
 801c41a:	2800      	cmp	r0, #0
 801c41c:	f43f ae7e 	beq.w	801c11c <_strtod_l+0x47c>
 801c420:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c422:	463a      	mov	r2, r7
 801c424:	4620      	mov	r0, r4
 801c426:	f7ff fa59 	bl	801b8dc <__mdiff>
 801c42a:	4605      	mov	r5, r0
 801c42c:	2800      	cmp	r0, #0
 801c42e:	f43f ae75 	beq.w	801c11c <_strtod_l+0x47c>
 801c432:	2300      	movs	r3, #0
 801c434:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801c438:	60c3      	str	r3, [r0, #12]
 801c43a:	4631      	mov	r1, r6
 801c43c:	f7ff fa32 	bl	801b8a4 <__mcmp>
 801c440:	2800      	cmp	r0, #0
 801c442:	da7f      	bge.n	801c544 <_strtod_l+0x8a4>
 801c444:	ea5a 0a08 	orrs.w	sl, sl, r8
 801c448:	f040 80a5 	bne.w	801c596 <_strtod_l+0x8f6>
 801c44c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c450:	2b00      	cmp	r3, #0
 801c452:	f040 80a0 	bne.w	801c596 <_strtod_l+0x8f6>
 801c456:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801c45a:	0d1b      	lsrs	r3, r3, #20
 801c45c:	051b      	lsls	r3, r3, #20
 801c45e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801c462:	f240 8098 	bls.w	801c596 <_strtod_l+0x8f6>
 801c466:	696b      	ldr	r3, [r5, #20]
 801c468:	b91b      	cbnz	r3, 801c472 <_strtod_l+0x7d2>
 801c46a:	692b      	ldr	r3, [r5, #16]
 801c46c:	2b01      	cmp	r3, #1
 801c46e:	f340 8092 	ble.w	801c596 <_strtod_l+0x8f6>
 801c472:	4629      	mov	r1, r5
 801c474:	2201      	movs	r2, #1
 801c476:	4620      	mov	r0, r4
 801c478:	f7ff f9a8 	bl	801b7cc <__lshift>
 801c47c:	4631      	mov	r1, r6
 801c47e:	4605      	mov	r5, r0
 801c480:	f7ff fa10 	bl	801b8a4 <__mcmp>
 801c484:	2800      	cmp	r0, #0
 801c486:	f340 8086 	ble.w	801c596 <_strtod_l+0x8f6>
 801c48a:	9905      	ldr	r1, [sp, #20]
 801c48c:	4a2c      	ldr	r2, [pc, #176]	; (801c540 <_strtod_l+0x8a0>)
 801c48e:	464b      	mov	r3, r9
 801c490:	2900      	cmp	r1, #0
 801c492:	f000 809f 	beq.w	801c5d4 <_strtod_l+0x934>
 801c496:	ea02 0109 	and.w	r1, r2, r9
 801c49a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801c49e:	f300 8099 	bgt.w	801c5d4 <_strtod_l+0x934>
 801c4a2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801c4a6:	f77f aea8 	ble.w	801c1fa <_strtod_l+0x55a>
 801c4aa:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801c530 <_strtod_l+0x890>
 801c4ae:	ec49 8b16 	vmov	d6, r8, r9
 801c4b2:	4b23      	ldr	r3, [pc, #140]	; (801c540 <_strtod_l+0x8a0>)
 801c4b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801c4b8:	ee17 2a90 	vmov	r2, s15
 801c4bc:	4013      	ands	r3, r2
 801c4be:	ec59 8b17 	vmov	r8, r9, d7
 801c4c2:	2b00      	cmp	r3, #0
 801c4c4:	f47f ae34 	bne.w	801c130 <_strtod_l+0x490>
 801c4c8:	2322      	movs	r3, #34	; 0x22
 801c4ca:	6023      	str	r3, [r4, #0]
 801c4cc:	e630      	b.n	801c130 <_strtod_l+0x490>
 801c4ce:	f04f 31ff 	mov.w	r1, #4294967295
 801c4d2:	fa01 f202 	lsl.w	r2, r1, r2
 801c4d6:	ea02 0808 	and.w	r8, r2, r8
 801c4da:	e6da      	b.n	801c292 <_strtod_l+0x5f2>
 801c4dc:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801c4e0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801c4e4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801c4e8:	33e2      	adds	r3, #226	; 0xe2
 801c4ea:	fa00 f303 	lsl.w	r3, r0, r3
 801c4ee:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 801c4f2:	e73f      	b.n	801c374 <_strtod_l+0x6d4>
 801c4f4:	2200      	movs	r2, #0
 801c4f6:	2301      	movs	r3, #1
 801c4f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801c4fc:	e73a      	b.n	801c374 <_strtod_l+0x6d4>
 801c4fe:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c500:	461a      	mov	r2, r3
 801c502:	4620      	mov	r0, r4
 801c504:	f7ff f962 	bl	801b7cc <__lshift>
 801c508:	9012      	str	r0, [sp, #72]	; 0x48
 801c50a:	2800      	cmp	r0, #0
 801c50c:	f47f af64 	bne.w	801c3d8 <_strtod_l+0x738>
 801c510:	e604      	b.n	801c11c <_strtod_l+0x47c>
 801c512:	bf00      	nop
 801c514:	f3af 8000 	nop.w
 801c518:	94a03595 	.word	0x94a03595
 801c51c:	3fcfffff 	.word	0x3fcfffff
 801c520:	94a03595 	.word	0x94a03595
 801c524:	3fdfffff 	.word	0x3fdfffff
 801c528:	35afe535 	.word	0x35afe535
 801c52c:	3fe00000 	.word	0x3fe00000
 801c530:	00000000 	.word	0x00000000
 801c534:	39500000 	.word	0x39500000
 801c538:	0801e350 	.word	0x0801e350
 801c53c:	fffffc02 	.word	0xfffffc02
 801c540:	7ff00000 	.word	0x7ff00000
 801c544:	46cb      	mov	fp, r9
 801c546:	d15f      	bne.n	801c608 <_strtod_l+0x968>
 801c548:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c54c:	f1ba 0f00 	cmp.w	sl, #0
 801c550:	d02a      	beq.n	801c5a8 <_strtod_l+0x908>
 801c552:	4aa7      	ldr	r2, [pc, #668]	; (801c7f0 <_strtod_l+0xb50>)
 801c554:	4293      	cmp	r3, r2
 801c556:	d12b      	bne.n	801c5b0 <_strtod_l+0x910>
 801c558:	9b05      	ldr	r3, [sp, #20]
 801c55a:	4642      	mov	r2, r8
 801c55c:	b1fb      	cbz	r3, 801c59e <_strtod_l+0x8fe>
 801c55e:	4ba5      	ldr	r3, [pc, #660]	; (801c7f4 <_strtod_l+0xb54>)
 801c560:	ea09 0303 	and.w	r3, r9, r3
 801c564:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801c568:	f04f 31ff 	mov.w	r1, #4294967295
 801c56c:	d81a      	bhi.n	801c5a4 <_strtod_l+0x904>
 801c56e:	0d1b      	lsrs	r3, r3, #20
 801c570:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801c574:	fa01 f303 	lsl.w	r3, r1, r3
 801c578:	429a      	cmp	r2, r3
 801c57a:	d119      	bne.n	801c5b0 <_strtod_l+0x910>
 801c57c:	4b9e      	ldr	r3, [pc, #632]	; (801c7f8 <_strtod_l+0xb58>)
 801c57e:	459b      	cmp	fp, r3
 801c580:	d102      	bne.n	801c588 <_strtod_l+0x8e8>
 801c582:	3201      	adds	r2, #1
 801c584:	f43f adca 	beq.w	801c11c <_strtod_l+0x47c>
 801c588:	4b9a      	ldr	r3, [pc, #616]	; (801c7f4 <_strtod_l+0xb54>)
 801c58a:	ea0b 0303 	and.w	r3, fp, r3
 801c58e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801c592:	f04f 0800 	mov.w	r8, #0
 801c596:	9b05      	ldr	r3, [sp, #20]
 801c598:	2b00      	cmp	r3, #0
 801c59a:	d186      	bne.n	801c4aa <_strtod_l+0x80a>
 801c59c:	e5c8      	b.n	801c130 <_strtod_l+0x490>
 801c59e:	f04f 33ff 	mov.w	r3, #4294967295
 801c5a2:	e7e9      	b.n	801c578 <_strtod_l+0x8d8>
 801c5a4:	460b      	mov	r3, r1
 801c5a6:	e7e7      	b.n	801c578 <_strtod_l+0x8d8>
 801c5a8:	ea53 0308 	orrs.w	r3, r3, r8
 801c5ac:	f43f af6d 	beq.w	801c48a <_strtod_l+0x7ea>
 801c5b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c5b2:	b1cb      	cbz	r3, 801c5e8 <_strtod_l+0x948>
 801c5b4:	ea13 0f0b 	tst.w	r3, fp
 801c5b8:	d0ed      	beq.n	801c596 <_strtod_l+0x8f6>
 801c5ba:	9a05      	ldr	r2, [sp, #20]
 801c5bc:	4640      	mov	r0, r8
 801c5be:	4649      	mov	r1, r9
 801c5c0:	f1ba 0f00 	cmp.w	sl, #0
 801c5c4:	d014      	beq.n	801c5f0 <_strtod_l+0x950>
 801c5c6:	f7ff fb51 	bl	801bc6c <sulp>
 801c5ca:	ee38 7b00 	vadd.f64	d7, d8, d0
 801c5ce:	ec59 8b17 	vmov	r8, r9, d7
 801c5d2:	e7e0      	b.n	801c596 <_strtod_l+0x8f6>
 801c5d4:	4013      	ands	r3, r2
 801c5d6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801c5da:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801c5de:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801c5e2:	f04f 38ff 	mov.w	r8, #4294967295
 801c5e6:	e7d6      	b.n	801c596 <_strtod_l+0x8f6>
 801c5e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c5ea:	ea13 0f08 	tst.w	r3, r8
 801c5ee:	e7e3      	b.n	801c5b8 <_strtod_l+0x918>
 801c5f0:	f7ff fb3c 	bl	801bc6c <sulp>
 801c5f4:	ee38 0b40 	vsub.f64	d0, d8, d0
 801c5f8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801c5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c600:	ec59 8b10 	vmov	r8, r9, d0
 801c604:	d1c7      	bne.n	801c596 <_strtod_l+0x8f6>
 801c606:	e5f8      	b.n	801c1fa <_strtod_l+0x55a>
 801c608:	4631      	mov	r1, r6
 801c60a:	4628      	mov	r0, r5
 801c60c:	f7ff faba 	bl	801bb84 <__ratio>
 801c610:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801c614:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801c618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c61c:	d85f      	bhi.n	801c6de <_strtod_l+0xa3e>
 801c61e:	f1ba 0f00 	cmp.w	sl, #0
 801c622:	d166      	bne.n	801c6f2 <_strtod_l+0xa52>
 801c624:	f1b8 0f00 	cmp.w	r8, #0
 801c628:	d14d      	bne.n	801c6c6 <_strtod_l+0xa26>
 801c62a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801c62e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801c632:	2b00      	cmp	r3, #0
 801c634:	d162      	bne.n	801c6fc <_strtod_l+0xa5c>
 801c636:	eeb4 0bcd 	vcmpe.f64	d0, d13
 801c63a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801c63e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c642:	d401      	bmi.n	801c648 <_strtod_l+0x9a8>
 801c644:	ee20 db0d 	vmul.f64	d13, d0, d13
 801c648:	eeb1 cb4d 	vneg.f64	d12, d13
 801c64c:	4869      	ldr	r0, [pc, #420]	; (801c7f4 <_strtod_l+0xb54>)
 801c64e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 801c800 <_strtod_l+0xb60>
 801c652:	ea0b 0100 	and.w	r1, fp, r0
 801c656:	4561      	cmp	r1, ip
 801c658:	ec53 2b1c 	vmov	r2, r3, d12
 801c65c:	d17a      	bne.n	801c754 <_strtod_l+0xab4>
 801c65e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801c662:	ec49 8b10 	vmov	d0, r8, r9
 801c666:	910a      	str	r1, [sp, #40]	; 0x28
 801c668:	f7ff f9c2 	bl	801b9f0 <__ulp>
 801c66c:	ec49 8b1e 	vmov	d14, r8, r9
 801c670:	4860      	ldr	r0, [pc, #384]	; (801c7f4 <_strtod_l+0xb54>)
 801c672:	eea0 eb0c 	vfma.f64	d14, d0, d12
 801c676:	ee1e 3a90 	vmov	r3, s29
 801c67a:	4a60      	ldr	r2, [pc, #384]	; (801c7fc <_strtod_l+0xb5c>)
 801c67c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c67e:	4018      	ands	r0, r3
 801c680:	4290      	cmp	r0, r2
 801c682:	ec59 8b1e 	vmov	r8, r9, d14
 801c686:	d93c      	bls.n	801c702 <_strtod_l+0xa62>
 801c688:	ee18 2a90 	vmov	r2, s17
 801c68c:	4b5a      	ldr	r3, [pc, #360]	; (801c7f8 <_strtod_l+0xb58>)
 801c68e:	429a      	cmp	r2, r3
 801c690:	d104      	bne.n	801c69c <_strtod_l+0x9fc>
 801c692:	ee18 3a10 	vmov	r3, s16
 801c696:	3301      	adds	r3, #1
 801c698:	f43f ad40 	beq.w	801c11c <_strtod_l+0x47c>
 801c69c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 801c7f8 <_strtod_l+0xb58>
 801c6a0:	f04f 38ff 	mov.w	r8, #4294967295
 801c6a4:	9912      	ldr	r1, [sp, #72]	; 0x48
 801c6a6:	4620      	mov	r0, r4
 801c6a8:	f7fe fe76 	bl	801b398 <_Bfree>
 801c6ac:	4639      	mov	r1, r7
 801c6ae:	4620      	mov	r0, r4
 801c6b0:	f7fe fe72 	bl	801b398 <_Bfree>
 801c6b4:	4631      	mov	r1, r6
 801c6b6:	4620      	mov	r0, r4
 801c6b8:	f7fe fe6e 	bl	801b398 <_Bfree>
 801c6bc:	4629      	mov	r1, r5
 801c6be:	4620      	mov	r0, r4
 801c6c0:	f7fe fe6a 	bl	801b398 <_Bfree>
 801c6c4:	e609      	b.n	801c2da <_strtod_l+0x63a>
 801c6c6:	f1b8 0f01 	cmp.w	r8, #1
 801c6ca:	d103      	bne.n	801c6d4 <_strtod_l+0xa34>
 801c6cc:	f1b9 0f00 	cmp.w	r9, #0
 801c6d0:	f43f ad93 	beq.w	801c1fa <_strtod_l+0x55a>
 801c6d4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801c6d8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801c6dc:	e7b6      	b.n	801c64c <_strtod_l+0x9ac>
 801c6de:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801c6e2:	ee20 db0d 	vmul.f64	d13, d0, d13
 801c6e6:	f1ba 0f00 	cmp.w	sl, #0
 801c6ea:	d0ad      	beq.n	801c648 <_strtod_l+0x9a8>
 801c6ec:	eeb0 cb4d 	vmov.f64	d12, d13
 801c6f0:	e7ac      	b.n	801c64c <_strtod_l+0x9ac>
 801c6f2:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 801c6f6:	eeb0 db4c 	vmov.f64	d13, d12
 801c6fa:	e7a7      	b.n	801c64c <_strtod_l+0x9ac>
 801c6fc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801c700:	e7a4      	b.n	801c64c <_strtod_l+0x9ac>
 801c702:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801c706:	9b05      	ldr	r3, [sp, #20]
 801c708:	46cb      	mov	fp, r9
 801c70a:	2b00      	cmp	r3, #0
 801c70c:	d1ca      	bne.n	801c6a4 <_strtod_l+0xa04>
 801c70e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801c712:	0d1b      	lsrs	r3, r3, #20
 801c714:	051b      	lsls	r3, r3, #20
 801c716:	4299      	cmp	r1, r3
 801c718:	d1c4      	bne.n	801c6a4 <_strtod_l+0xa04>
 801c71a:	ec51 0b1d 	vmov	r0, r1, d13
 801c71e:	f7e4 f823 	bl	8000768 <__aeabi_d2lz>
 801c722:	f7e3 ffdb 	bl	80006dc <__aeabi_l2d>
 801c726:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801c72a:	ec41 0b17 	vmov	d7, r0, r1
 801c72e:	ea4b 0b08 	orr.w	fp, fp, r8
 801c732:	ea5b 0b0a 	orrs.w	fp, fp, sl
 801c736:	ee3d db47 	vsub.f64	d13, d13, d7
 801c73a:	d03c      	beq.n	801c7b6 <_strtod_l+0xb16>
 801c73c:	eeb4 dbca 	vcmpe.f64	d13, d10
 801c740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c744:	f53f acf4 	bmi.w	801c130 <_strtod_l+0x490>
 801c748:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801c74c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c750:	dda8      	ble.n	801c6a4 <_strtod_l+0xa04>
 801c752:	e4ed      	b.n	801c130 <_strtod_l+0x490>
 801c754:	9805      	ldr	r0, [sp, #20]
 801c756:	b1f0      	cbz	r0, 801c796 <_strtod_l+0xaf6>
 801c758:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801c75c:	d81b      	bhi.n	801c796 <_strtod_l+0xaf6>
 801c75e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 801c7e8 <_strtod_l+0xb48>
 801c762:	eeb4 dbc7 	vcmpe.f64	d13, d7
 801c766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c76a:	d811      	bhi.n	801c790 <_strtod_l+0xaf0>
 801c76c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801c770:	ee1d 3a10 	vmov	r3, s26
 801c774:	2b01      	cmp	r3, #1
 801c776:	bf38      	it	cc
 801c778:	2301      	movcc	r3, #1
 801c77a:	ee0d 3a10 	vmov	s26, r3
 801c77e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801c782:	f1ba 0f00 	cmp.w	sl, #0
 801c786:	d113      	bne.n	801c7b0 <_strtod_l+0xb10>
 801c788:	eeb1 7b4d 	vneg.f64	d7, d13
 801c78c:	ec53 2b17 	vmov	r2, r3, d7
 801c790:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 801c794:	1a43      	subs	r3, r0, r1
 801c796:	eeb0 0b48 	vmov.f64	d0, d8
 801c79a:	ec43 2b1c 	vmov	d12, r2, r3
 801c79e:	910a      	str	r1, [sp, #40]	; 0x28
 801c7a0:	f7ff f926 	bl	801b9f0 <__ulp>
 801c7a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c7a6:	eeac 8b00 	vfma.f64	d8, d12, d0
 801c7aa:	ec59 8b18 	vmov	r8, r9, d8
 801c7ae:	e7aa      	b.n	801c706 <_strtod_l+0xa66>
 801c7b0:	eeb0 7b4d 	vmov.f64	d7, d13
 801c7b4:	e7ea      	b.n	801c78c <_strtod_l+0xaec>
 801c7b6:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801c7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7be:	f57f af71 	bpl.w	801c6a4 <_strtod_l+0xa04>
 801c7c2:	e4b5      	b.n	801c130 <_strtod_l+0x490>
 801c7c4:	2300      	movs	r3, #0
 801c7c6:	9308      	str	r3, [sp, #32]
 801c7c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801c7ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c7cc:	6013      	str	r3, [r2, #0]
 801c7ce:	f7ff baa6 	b.w	801bd1e <_strtod_l+0x7e>
 801c7d2:	2a65      	cmp	r2, #101	; 0x65
 801c7d4:	f43f aba2 	beq.w	801bf1c <_strtod_l+0x27c>
 801c7d8:	2a45      	cmp	r2, #69	; 0x45
 801c7da:	f43f ab9f 	beq.w	801bf1c <_strtod_l+0x27c>
 801c7de:	2101      	movs	r1, #1
 801c7e0:	f7ff bbd8 	b.w	801bf94 <_strtod_l+0x2f4>
 801c7e4:	f3af 8000 	nop.w
 801c7e8:	ffc00000 	.word	0xffc00000
 801c7ec:	41dfffff 	.word	0x41dfffff
 801c7f0:	000fffff 	.word	0x000fffff
 801c7f4:	7ff00000 	.word	0x7ff00000
 801c7f8:	7fefffff 	.word	0x7fefffff
 801c7fc:	7c9fffff 	.word	0x7c9fffff
 801c800:	7fe00000 	.word	0x7fe00000

0801c804 <_strtod_r>:
 801c804:	4b01      	ldr	r3, [pc, #4]	; (801c80c <_strtod_r+0x8>)
 801c806:	f7ff ba4b 	b.w	801bca0 <_strtod_l>
 801c80a:	bf00      	nop
 801c80c:	2400015c 	.word	0x2400015c

0801c810 <_strtol_l.constprop.0>:
 801c810:	2b01      	cmp	r3, #1
 801c812:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c816:	d001      	beq.n	801c81c <_strtol_l.constprop.0+0xc>
 801c818:	2b24      	cmp	r3, #36	; 0x24
 801c81a:	d906      	bls.n	801c82a <_strtol_l.constprop.0+0x1a>
 801c81c:	f7fd fe46 	bl	801a4ac <__errno>
 801c820:	2316      	movs	r3, #22
 801c822:	6003      	str	r3, [r0, #0]
 801c824:	2000      	movs	r0, #0
 801c826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c82a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801c910 <_strtol_l.constprop.0+0x100>
 801c82e:	460d      	mov	r5, r1
 801c830:	462e      	mov	r6, r5
 801c832:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c836:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801c83a:	f017 0708 	ands.w	r7, r7, #8
 801c83e:	d1f7      	bne.n	801c830 <_strtol_l.constprop.0+0x20>
 801c840:	2c2d      	cmp	r4, #45	; 0x2d
 801c842:	d132      	bne.n	801c8aa <_strtol_l.constprop.0+0x9a>
 801c844:	782c      	ldrb	r4, [r5, #0]
 801c846:	2701      	movs	r7, #1
 801c848:	1cb5      	adds	r5, r6, #2
 801c84a:	2b00      	cmp	r3, #0
 801c84c:	d05b      	beq.n	801c906 <_strtol_l.constprop.0+0xf6>
 801c84e:	2b10      	cmp	r3, #16
 801c850:	d109      	bne.n	801c866 <_strtol_l.constprop.0+0x56>
 801c852:	2c30      	cmp	r4, #48	; 0x30
 801c854:	d107      	bne.n	801c866 <_strtol_l.constprop.0+0x56>
 801c856:	782c      	ldrb	r4, [r5, #0]
 801c858:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801c85c:	2c58      	cmp	r4, #88	; 0x58
 801c85e:	d14d      	bne.n	801c8fc <_strtol_l.constprop.0+0xec>
 801c860:	786c      	ldrb	r4, [r5, #1]
 801c862:	2310      	movs	r3, #16
 801c864:	3502      	adds	r5, #2
 801c866:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801c86a:	f108 38ff 	add.w	r8, r8, #4294967295
 801c86e:	f04f 0e00 	mov.w	lr, #0
 801c872:	fbb8 f9f3 	udiv	r9, r8, r3
 801c876:	4676      	mov	r6, lr
 801c878:	fb03 8a19 	mls	sl, r3, r9, r8
 801c87c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801c880:	f1bc 0f09 	cmp.w	ip, #9
 801c884:	d816      	bhi.n	801c8b4 <_strtol_l.constprop.0+0xa4>
 801c886:	4664      	mov	r4, ip
 801c888:	42a3      	cmp	r3, r4
 801c88a:	dd24      	ble.n	801c8d6 <_strtol_l.constprop.0+0xc6>
 801c88c:	f1be 3fff 	cmp.w	lr, #4294967295
 801c890:	d008      	beq.n	801c8a4 <_strtol_l.constprop.0+0x94>
 801c892:	45b1      	cmp	r9, r6
 801c894:	d31c      	bcc.n	801c8d0 <_strtol_l.constprop.0+0xc0>
 801c896:	d101      	bne.n	801c89c <_strtol_l.constprop.0+0x8c>
 801c898:	45a2      	cmp	sl, r4
 801c89a:	db19      	blt.n	801c8d0 <_strtol_l.constprop.0+0xc0>
 801c89c:	fb06 4603 	mla	r6, r6, r3, r4
 801c8a0:	f04f 0e01 	mov.w	lr, #1
 801c8a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c8a8:	e7e8      	b.n	801c87c <_strtol_l.constprop.0+0x6c>
 801c8aa:	2c2b      	cmp	r4, #43	; 0x2b
 801c8ac:	bf04      	itt	eq
 801c8ae:	782c      	ldrbeq	r4, [r5, #0]
 801c8b0:	1cb5      	addeq	r5, r6, #2
 801c8b2:	e7ca      	b.n	801c84a <_strtol_l.constprop.0+0x3a>
 801c8b4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801c8b8:	f1bc 0f19 	cmp.w	ip, #25
 801c8bc:	d801      	bhi.n	801c8c2 <_strtol_l.constprop.0+0xb2>
 801c8be:	3c37      	subs	r4, #55	; 0x37
 801c8c0:	e7e2      	b.n	801c888 <_strtol_l.constprop.0+0x78>
 801c8c2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801c8c6:	f1bc 0f19 	cmp.w	ip, #25
 801c8ca:	d804      	bhi.n	801c8d6 <_strtol_l.constprop.0+0xc6>
 801c8cc:	3c57      	subs	r4, #87	; 0x57
 801c8ce:	e7db      	b.n	801c888 <_strtol_l.constprop.0+0x78>
 801c8d0:	f04f 3eff 	mov.w	lr, #4294967295
 801c8d4:	e7e6      	b.n	801c8a4 <_strtol_l.constprop.0+0x94>
 801c8d6:	f1be 3fff 	cmp.w	lr, #4294967295
 801c8da:	d105      	bne.n	801c8e8 <_strtol_l.constprop.0+0xd8>
 801c8dc:	2322      	movs	r3, #34	; 0x22
 801c8de:	6003      	str	r3, [r0, #0]
 801c8e0:	4646      	mov	r6, r8
 801c8e2:	b942      	cbnz	r2, 801c8f6 <_strtol_l.constprop.0+0xe6>
 801c8e4:	4630      	mov	r0, r6
 801c8e6:	e79e      	b.n	801c826 <_strtol_l.constprop.0+0x16>
 801c8e8:	b107      	cbz	r7, 801c8ec <_strtol_l.constprop.0+0xdc>
 801c8ea:	4276      	negs	r6, r6
 801c8ec:	2a00      	cmp	r2, #0
 801c8ee:	d0f9      	beq.n	801c8e4 <_strtol_l.constprop.0+0xd4>
 801c8f0:	f1be 0f00 	cmp.w	lr, #0
 801c8f4:	d000      	beq.n	801c8f8 <_strtol_l.constprop.0+0xe8>
 801c8f6:	1e69      	subs	r1, r5, #1
 801c8f8:	6011      	str	r1, [r2, #0]
 801c8fa:	e7f3      	b.n	801c8e4 <_strtol_l.constprop.0+0xd4>
 801c8fc:	2430      	movs	r4, #48	; 0x30
 801c8fe:	2b00      	cmp	r3, #0
 801c900:	d1b1      	bne.n	801c866 <_strtol_l.constprop.0+0x56>
 801c902:	2308      	movs	r3, #8
 801c904:	e7af      	b.n	801c866 <_strtol_l.constprop.0+0x56>
 801c906:	2c30      	cmp	r4, #48	; 0x30
 801c908:	d0a5      	beq.n	801c856 <_strtol_l.constprop.0+0x46>
 801c90a:	230a      	movs	r3, #10
 801c90c:	e7ab      	b.n	801c866 <_strtol_l.constprop.0+0x56>
 801c90e:	bf00      	nop
 801c910:	0801e379 	.word	0x0801e379

0801c914 <_strtol_r>:
 801c914:	f7ff bf7c 	b.w	801c810 <_strtol_l.constprop.0>

0801c918 <__ssputs_r>:
 801c918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c91c:	688e      	ldr	r6, [r1, #8]
 801c91e:	461f      	mov	r7, r3
 801c920:	42be      	cmp	r6, r7
 801c922:	680b      	ldr	r3, [r1, #0]
 801c924:	4682      	mov	sl, r0
 801c926:	460c      	mov	r4, r1
 801c928:	4690      	mov	r8, r2
 801c92a:	d82c      	bhi.n	801c986 <__ssputs_r+0x6e>
 801c92c:	898a      	ldrh	r2, [r1, #12]
 801c92e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801c932:	d026      	beq.n	801c982 <__ssputs_r+0x6a>
 801c934:	6965      	ldr	r5, [r4, #20]
 801c936:	6909      	ldr	r1, [r1, #16]
 801c938:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c93c:	eba3 0901 	sub.w	r9, r3, r1
 801c940:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c944:	1c7b      	adds	r3, r7, #1
 801c946:	444b      	add	r3, r9
 801c948:	106d      	asrs	r5, r5, #1
 801c94a:	429d      	cmp	r5, r3
 801c94c:	bf38      	it	cc
 801c94e:	461d      	movcc	r5, r3
 801c950:	0553      	lsls	r3, r2, #21
 801c952:	d527      	bpl.n	801c9a4 <__ssputs_r+0x8c>
 801c954:	4629      	mov	r1, r5
 801c956:	f7fe fc53 	bl	801b200 <_malloc_r>
 801c95a:	4606      	mov	r6, r0
 801c95c:	b360      	cbz	r0, 801c9b8 <__ssputs_r+0xa0>
 801c95e:	6921      	ldr	r1, [r4, #16]
 801c960:	464a      	mov	r2, r9
 801c962:	f7fd fdd0 	bl	801a506 <memcpy>
 801c966:	89a3      	ldrh	r3, [r4, #12]
 801c968:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801c96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c970:	81a3      	strh	r3, [r4, #12]
 801c972:	6126      	str	r6, [r4, #16]
 801c974:	6165      	str	r5, [r4, #20]
 801c976:	444e      	add	r6, r9
 801c978:	eba5 0509 	sub.w	r5, r5, r9
 801c97c:	6026      	str	r6, [r4, #0]
 801c97e:	60a5      	str	r5, [r4, #8]
 801c980:	463e      	mov	r6, r7
 801c982:	42be      	cmp	r6, r7
 801c984:	d900      	bls.n	801c988 <__ssputs_r+0x70>
 801c986:	463e      	mov	r6, r7
 801c988:	6820      	ldr	r0, [r4, #0]
 801c98a:	4632      	mov	r2, r6
 801c98c:	4641      	mov	r1, r8
 801c98e:	f000 f9c9 	bl	801cd24 <memmove>
 801c992:	68a3      	ldr	r3, [r4, #8]
 801c994:	1b9b      	subs	r3, r3, r6
 801c996:	60a3      	str	r3, [r4, #8]
 801c998:	6823      	ldr	r3, [r4, #0]
 801c99a:	4433      	add	r3, r6
 801c99c:	6023      	str	r3, [r4, #0]
 801c99e:	2000      	movs	r0, #0
 801c9a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c9a4:	462a      	mov	r2, r5
 801c9a6:	f000 fda0 	bl	801d4ea <_realloc_r>
 801c9aa:	4606      	mov	r6, r0
 801c9ac:	2800      	cmp	r0, #0
 801c9ae:	d1e0      	bne.n	801c972 <__ssputs_r+0x5a>
 801c9b0:	6921      	ldr	r1, [r4, #16]
 801c9b2:	4650      	mov	r0, sl
 801c9b4:	f7fe fbb0 	bl	801b118 <_free_r>
 801c9b8:	230c      	movs	r3, #12
 801c9ba:	f8ca 3000 	str.w	r3, [sl]
 801c9be:	89a3      	ldrh	r3, [r4, #12]
 801c9c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c9c4:	81a3      	strh	r3, [r4, #12]
 801c9c6:	f04f 30ff 	mov.w	r0, #4294967295
 801c9ca:	e7e9      	b.n	801c9a0 <__ssputs_r+0x88>

0801c9cc <_svfiprintf_r>:
 801c9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c9d0:	4698      	mov	r8, r3
 801c9d2:	898b      	ldrh	r3, [r1, #12]
 801c9d4:	061b      	lsls	r3, r3, #24
 801c9d6:	b09d      	sub	sp, #116	; 0x74
 801c9d8:	4607      	mov	r7, r0
 801c9da:	460d      	mov	r5, r1
 801c9dc:	4614      	mov	r4, r2
 801c9de:	d50e      	bpl.n	801c9fe <_svfiprintf_r+0x32>
 801c9e0:	690b      	ldr	r3, [r1, #16]
 801c9e2:	b963      	cbnz	r3, 801c9fe <_svfiprintf_r+0x32>
 801c9e4:	2140      	movs	r1, #64	; 0x40
 801c9e6:	f7fe fc0b 	bl	801b200 <_malloc_r>
 801c9ea:	6028      	str	r0, [r5, #0]
 801c9ec:	6128      	str	r0, [r5, #16]
 801c9ee:	b920      	cbnz	r0, 801c9fa <_svfiprintf_r+0x2e>
 801c9f0:	230c      	movs	r3, #12
 801c9f2:	603b      	str	r3, [r7, #0]
 801c9f4:	f04f 30ff 	mov.w	r0, #4294967295
 801c9f8:	e0d0      	b.n	801cb9c <_svfiprintf_r+0x1d0>
 801c9fa:	2340      	movs	r3, #64	; 0x40
 801c9fc:	616b      	str	r3, [r5, #20]
 801c9fe:	2300      	movs	r3, #0
 801ca00:	9309      	str	r3, [sp, #36]	; 0x24
 801ca02:	2320      	movs	r3, #32
 801ca04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ca08:	f8cd 800c 	str.w	r8, [sp, #12]
 801ca0c:	2330      	movs	r3, #48	; 0x30
 801ca0e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801cbb4 <_svfiprintf_r+0x1e8>
 801ca12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ca16:	f04f 0901 	mov.w	r9, #1
 801ca1a:	4623      	mov	r3, r4
 801ca1c:	469a      	mov	sl, r3
 801ca1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ca22:	b10a      	cbz	r2, 801ca28 <_svfiprintf_r+0x5c>
 801ca24:	2a25      	cmp	r2, #37	; 0x25
 801ca26:	d1f9      	bne.n	801ca1c <_svfiprintf_r+0x50>
 801ca28:	ebba 0b04 	subs.w	fp, sl, r4
 801ca2c:	d00b      	beq.n	801ca46 <_svfiprintf_r+0x7a>
 801ca2e:	465b      	mov	r3, fp
 801ca30:	4622      	mov	r2, r4
 801ca32:	4629      	mov	r1, r5
 801ca34:	4638      	mov	r0, r7
 801ca36:	f7ff ff6f 	bl	801c918 <__ssputs_r>
 801ca3a:	3001      	adds	r0, #1
 801ca3c:	f000 80a9 	beq.w	801cb92 <_svfiprintf_r+0x1c6>
 801ca40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ca42:	445a      	add	r2, fp
 801ca44:	9209      	str	r2, [sp, #36]	; 0x24
 801ca46:	f89a 3000 	ldrb.w	r3, [sl]
 801ca4a:	2b00      	cmp	r3, #0
 801ca4c:	f000 80a1 	beq.w	801cb92 <_svfiprintf_r+0x1c6>
 801ca50:	2300      	movs	r3, #0
 801ca52:	f04f 32ff 	mov.w	r2, #4294967295
 801ca56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ca5a:	f10a 0a01 	add.w	sl, sl, #1
 801ca5e:	9304      	str	r3, [sp, #16]
 801ca60:	9307      	str	r3, [sp, #28]
 801ca62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ca66:	931a      	str	r3, [sp, #104]	; 0x68
 801ca68:	4654      	mov	r4, sl
 801ca6a:	2205      	movs	r2, #5
 801ca6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ca70:	4850      	ldr	r0, [pc, #320]	; (801cbb4 <_svfiprintf_r+0x1e8>)
 801ca72:	f7e3 fc4d 	bl	8000310 <memchr>
 801ca76:	9a04      	ldr	r2, [sp, #16]
 801ca78:	b9d8      	cbnz	r0, 801cab2 <_svfiprintf_r+0xe6>
 801ca7a:	06d0      	lsls	r0, r2, #27
 801ca7c:	bf44      	itt	mi
 801ca7e:	2320      	movmi	r3, #32
 801ca80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ca84:	0711      	lsls	r1, r2, #28
 801ca86:	bf44      	itt	mi
 801ca88:	232b      	movmi	r3, #43	; 0x2b
 801ca8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ca8e:	f89a 3000 	ldrb.w	r3, [sl]
 801ca92:	2b2a      	cmp	r3, #42	; 0x2a
 801ca94:	d015      	beq.n	801cac2 <_svfiprintf_r+0xf6>
 801ca96:	9a07      	ldr	r2, [sp, #28]
 801ca98:	4654      	mov	r4, sl
 801ca9a:	2000      	movs	r0, #0
 801ca9c:	f04f 0c0a 	mov.w	ip, #10
 801caa0:	4621      	mov	r1, r4
 801caa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801caa6:	3b30      	subs	r3, #48	; 0x30
 801caa8:	2b09      	cmp	r3, #9
 801caaa:	d94d      	bls.n	801cb48 <_svfiprintf_r+0x17c>
 801caac:	b1b0      	cbz	r0, 801cadc <_svfiprintf_r+0x110>
 801caae:	9207      	str	r2, [sp, #28]
 801cab0:	e014      	b.n	801cadc <_svfiprintf_r+0x110>
 801cab2:	eba0 0308 	sub.w	r3, r0, r8
 801cab6:	fa09 f303 	lsl.w	r3, r9, r3
 801caba:	4313      	orrs	r3, r2
 801cabc:	9304      	str	r3, [sp, #16]
 801cabe:	46a2      	mov	sl, r4
 801cac0:	e7d2      	b.n	801ca68 <_svfiprintf_r+0x9c>
 801cac2:	9b03      	ldr	r3, [sp, #12]
 801cac4:	1d19      	adds	r1, r3, #4
 801cac6:	681b      	ldr	r3, [r3, #0]
 801cac8:	9103      	str	r1, [sp, #12]
 801caca:	2b00      	cmp	r3, #0
 801cacc:	bfbb      	ittet	lt
 801cace:	425b      	neglt	r3, r3
 801cad0:	f042 0202 	orrlt.w	r2, r2, #2
 801cad4:	9307      	strge	r3, [sp, #28]
 801cad6:	9307      	strlt	r3, [sp, #28]
 801cad8:	bfb8      	it	lt
 801cada:	9204      	strlt	r2, [sp, #16]
 801cadc:	7823      	ldrb	r3, [r4, #0]
 801cade:	2b2e      	cmp	r3, #46	; 0x2e
 801cae0:	d10c      	bne.n	801cafc <_svfiprintf_r+0x130>
 801cae2:	7863      	ldrb	r3, [r4, #1]
 801cae4:	2b2a      	cmp	r3, #42	; 0x2a
 801cae6:	d134      	bne.n	801cb52 <_svfiprintf_r+0x186>
 801cae8:	9b03      	ldr	r3, [sp, #12]
 801caea:	1d1a      	adds	r2, r3, #4
 801caec:	681b      	ldr	r3, [r3, #0]
 801caee:	9203      	str	r2, [sp, #12]
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	bfb8      	it	lt
 801caf4:	f04f 33ff 	movlt.w	r3, #4294967295
 801caf8:	3402      	adds	r4, #2
 801cafa:	9305      	str	r3, [sp, #20]
 801cafc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801cbc4 <_svfiprintf_r+0x1f8>
 801cb00:	7821      	ldrb	r1, [r4, #0]
 801cb02:	2203      	movs	r2, #3
 801cb04:	4650      	mov	r0, sl
 801cb06:	f7e3 fc03 	bl	8000310 <memchr>
 801cb0a:	b138      	cbz	r0, 801cb1c <_svfiprintf_r+0x150>
 801cb0c:	9b04      	ldr	r3, [sp, #16]
 801cb0e:	eba0 000a 	sub.w	r0, r0, sl
 801cb12:	2240      	movs	r2, #64	; 0x40
 801cb14:	4082      	lsls	r2, r0
 801cb16:	4313      	orrs	r3, r2
 801cb18:	3401      	adds	r4, #1
 801cb1a:	9304      	str	r3, [sp, #16]
 801cb1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cb20:	4825      	ldr	r0, [pc, #148]	; (801cbb8 <_svfiprintf_r+0x1ec>)
 801cb22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801cb26:	2206      	movs	r2, #6
 801cb28:	f7e3 fbf2 	bl	8000310 <memchr>
 801cb2c:	2800      	cmp	r0, #0
 801cb2e:	d038      	beq.n	801cba2 <_svfiprintf_r+0x1d6>
 801cb30:	4b22      	ldr	r3, [pc, #136]	; (801cbbc <_svfiprintf_r+0x1f0>)
 801cb32:	bb1b      	cbnz	r3, 801cb7c <_svfiprintf_r+0x1b0>
 801cb34:	9b03      	ldr	r3, [sp, #12]
 801cb36:	3307      	adds	r3, #7
 801cb38:	f023 0307 	bic.w	r3, r3, #7
 801cb3c:	3308      	adds	r3, #8
 801cb3e:	9303      	str	r3, [sp, #12]
 801cb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cb42:	4433      	add	r3, r6
 801cb44:	9309      	str	r3, [sp, #36]	; 0x24
 801cb46:	e768      	b.n	801ca1a <_svfiprintf_r+0x4e>
 801cb48:	fb0c 3202 	mla	r2, ip, r2, r3
 801cb4c:	460c      	mov	r4, r1
 801cb4e:	2001      	movs	r0, #1
 801cb50:	e7a6      	b.n	801caa0 <_svfiprintf_r+0xd4>
 801cb52:	2300      	movs	r3, #0
 801cb54:	3401      	adds	r4, #1
 801cb56:	9305      	str	r3, [sp, #20]
 801cb58:	4619      	mov	r1, r3
 801cb5a:	f04f 0c0a 	mov.w	ip, #10
 801cb5e:	4620      	mov	r0, r4
 801cb60:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cb64:	3a30      	subs	r2, #48	; 0x30
 801cb66:	2a09      	cmp	r2, #9
 801cb68:	d903      	bls.n	801cb72 <_svfiprintf_r+0x1a6>
 801cb6a:	2b00      	cmp	r3, #0
 801cb6c:	d0c6      	beq.n	801cafc <_svfiprintf_r+0x130>
 801cb6e:	9105      	str	r1, [sp, #20]
 801cb70:	e7c4      	b.n	801cafc <_svfiprintf_r+0x130>
 801cb72:	fb0c 2101 	mla	r1, ip, r1, r2
 801cb76:	4604      	mov	r4, r0
 801cb78:	2301      	movs	r3, #1
 801cb7a:	e7f0      	b.n	801cb5e <_svfiprintf_r+0x192>
 801cb7c:	ab03      	add	r3, sp, #12
 801cb7e:	9300      	str	r3, [sp, #0]
 801cb80:	462a      	mov	r2, r5
 801cb82:	4b0f      	ldr	r3, [pc, #60]	; (801cbc0 <_svfiprintf_r+0x1f4>)
 801cb84:	a904      	add	r1, sp, #16
 801cb86:	4638      	mov	r0, r7
 801cb88:	f7fc fd6a 	bl	8019660 <_printf_float>
 801cb8c:	1c42      	adds	r2, r0, #1
 801cb8e:	4606      	mov	r6, r0
 801cb90:	d1d6      	bne.n	801cb40 <_svfiprintf_r+0x174>
 801cb92:	89ab      	ldrh	r3, [r5, #12]
 801cb94:	065b      	lsls	r3, r3, #25
 801cb96:	f53f af2d 	bmi.w	801c9f4 <_svfiprintf_r+0x28>
 801cb9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cb9c:	b01d      	add	sp, #116	; 0x74
 801cb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cba2:	ab03      	add	r3, sp, #12
 801cba4:	9300      	str	r3, [sp, #0]
 801cba6:	462a      	mov	r2, r5
 801cba8:	4b05      	ldr	r3, [pc, #20]	; (801cbc0 <_svfiprintf_r+0x1f4>)
 801cbaa:	a904      	add	r1, sp, #16
 801cbac:	4638      	mov	r0, r7
 801cbae:	f7fc ffdf 	bl	8019b70 <_printf_i>
 801cbb2:	e7eb      	b.n	801cb8c <_svfiprintf_r+0x1c0>
 801cbb4:	0801e479 	.word	0x0801e479
 801cbb8:	0801e483 	.word	0x0801e483
 801cbbc:	08019661 	.word	0x08019661
 801cbc0:	0801c919 	.word	0x0801c919
 801cbc4:	0801e47f 	.word	0x0801e47f

0801cbc8 <__sflush_r>:
 801cbc8:	898a      	ldrh	r2, [r1, #12]
 801cbca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cbce:	4605      	mov	r5, r0
 801cbd0:	0710      	lsls	r0, r2, #28
 801cbd2:	460c      	mov	r4, r1
 801cbd4:	d458      	bmi.n	801cc88 <__sflush_r+0xc0>
 801cbd6:	684b      	ldr	r3, [r1, #4]
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	dc05      	bgt.n	801cbe8 <__sflush_r+0x20>
 801cbdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	dc02      	bgt.n	801cbe8 <__sflush_r+0x20>
 801cbe2:	2000      	movs	r0, #0
 801cbe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cbe8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cbea:	2e00      	cmp	r6, #0
 801cbec:	d0f9      	beq.n	801cbe2 <__sflush_r+0x1a>
 801cbee:	2300      	movs	r3, #0
 801cbf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cbf4:	682f      	ldr	r7, [r5, #0]
 801cbf6:	6a21      	ldr	r1, [r4, #32]
 801cbf8:	602b      	str	r3, [r5, #0]
 801cbfa:	d032      	beq.n	801cc62 <__sflush_r+0x9a>
 801cbfc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cbfe:	89a3      	ldrh	r3, [r4, #12]
 801cc00:	075a      	lsls	r2, r3, #29
 801cc02:	d505      	bpl.n	801cc10 <__sflush_r+0x48>
 801cc04:	6863      	ldr	r3, [r4, #4]
 801cc06:	1ac0      	subs	r0, r0, r3
 801cc08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cc0a:	b10b      	cbz	r3, 801cc10 <__sflush_r+0x48>
 801cc0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cc0e:	1ac0      	subs	r0, r0, r3
 801cc10:	2300      	movs	r3, #0
 801cc12:	4602      	mov	r2, r0
 801cc14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cc16:	6a21      	ldr	r1, [r4, #32]
 801cc18:	4628      	mov	r0, r5
 801cc1a:	47b0      	blx	r6
 801cc1c:	1c43      	adds	r3, r0, #1
 801cc1e:	89a3      	ldrh	r3, [r4, #12]
 801cc20:	d106      	bne.n	801cc30 <__sflush_r+0x68>
 801cc22:	6829      	ldr	r1, [r5, #0]
 801cc24:	291d      	cmp	r1, #29
 801cc26:	d82b      	bhi.n	801cc80 <__sflush_r+0xb8>
 801cc28:	4a29      	ldr	r2, [pc, #164]	; (801ccd0 <__sflush_r+0x108>)
 801cc2a:	410a      	asrs	r2, r1
 801cc2c:	07d6      	lsls	r6, r2, #31
 801cc2e:	d427      	bmi.n	801cc80 <__sflush_r+0xb8>
 801cc30:	2200      	movs	r2, #0
 801cc32:	6062      	str	r2, [r4, #4]
 801cc34:	04d9      	lsls	r1, r3, #19
 801cc36:	6922      	ldr	r2, [r4, #16]
 801cc38:	6022      	str	r2, [r4, #0]
 801cc3a:	d504      	bpl.n	801cc46 <__sflush_r+0x7e>
 801cc3c:	1c42      	adds	r2, r0, #1
 801cc3e:	d101      	bne.n	801cc44 <__sflush_r+0x7c>
 801cc40:	682b      	ldr	r3, [r5, #0]
 801cc42:	b903      	cbnz	r3, 801cc46 <__sflush_r+0x7e>
 801cc44:	6560      	str	r0, [r4, #84]	; 0x54
 801cc46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801cc48:	602f      	str	r7, [r5, #0]
 801cc4a:	2900      	cmp	r1, #0
 801cc4c:	d0c9      	beq.n	801cbe2 <__sflush_r+0x1a>
 801cc4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cc52:	4299      	cmp	r1, r3
 801cc54:	d002      	beq.n	801cc5c <__sflush_r+0x94>
 801cc56:	4628      	mov	r0, r5
 801cc58:	f7fe fa5e 	bl	801b118 <_free_r>
 801cc5c:	2000      	movs	r0, #0
 801cc5e:	6360      	str	r0, [r4, #52]	; 0x34
 801cc60:	e7c0      	b.n	801cbe4 <__sflush_r+0x1c>
 801cc62:	2301      	movs	r3, #1
 801cc64:	4628      	mov	r0, r5
 801cc66:	47b0      	blx	r6
 801cc68:	1c41      	adds	r1, r0, #1
 801cc6a:	d1c8      	bne.n	801cbfe <__sflush_r+0x36>
 801cc6c:	682b      	ldr	r3, [r5, #0]
 801cc6e:	2b00      	cmp	r3, #0
 801cc70:	d0c5      	beq.n	801cbfe <__sflush_r+0x36>
 801cc72:	2b1d      	cmp	r3, #29
 801cc74:	d001      	beq.n	801cc7a <__sflush_r+0xb2>
 801cc76:	2b16      	cmp	r3, #22
 801cc78:	d101      	bne.n	801cc7e <__sflush_r+0xb6>
 801cc7a:	602f      	str	r7, [r5, #0]
 801cc7c:	e7b1      	b.n	801cbe2 <__sflush_r+0x1a>
 801cc7e:	89a3      	ldrh	r3, [r4, #12]
 801cc80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc84:	81a3      	strh	r3, [r4, #12]
 801cc86:	e7ad      	b.n	801cbe4 <__sflush_r+0x1c>
 801cc88:	690f      	ldr	r7, [r1, #16]
 801cc8a:	2f00      	cmp	r7, #0
 801cc8c:	d0a9      	beq.n	801cbe2 <__sflush_r+0x1a>
 801cc8e:	0793      	lsls	r3, r2, #30
 801cc90:	680e      	ldr	r6, [r1, #0]
 801cc92:	bf08      	it	eq
 801cc94:	694b      	ldreq	r3, [r1, #20]
 801cc96:	600f      	str	r7, [r1, #0]
 801cc98:	bf18      	it	ne
 801cc9a:	2300      	movne	r3, #0
 801cc9c:	eba6 0807 	sub.w	r8, r6, r7
 801cca0:	608b      	str	r3, [r1, #8]
 801cca2:	f1b8 0f00 	cmp.w	r8, #0
 801cca6:	dd9c      	ble.n	801cbe2 <__sflush_r+0x1a>
 801cca8:	6a21      	ldr	r1, [r4, #32]
 801ccaa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ccac:	4643      	mov	r3, r8
 801ccae:	463a      	mov	r2, r7
 801ccb0:	4628      	mov	r0, r5
 801ccb2:	47b0      	blx	r6
 801ccb4:	2800      	cmp	r0, #0
 801ccb6:	dc06      	bgt.n	801ccc6 <__sflush_r+0xfe>
 801ccb8:	89a3      	ldrh	r3, [r4, #12]
 801ccba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ccbe:	81a3      	strh	r3, [r4, #12]
 801ccc0:	f04f 30ff 	mov.w	r0, #4294967295
 801ccc4:	e78e      	b.n	801cbe4 <__sflush_r+0x1c>
 801ccc6:	4407      	add	r7, r0
 801ccc8:	eba8 0800 	sub.w	r8, r8, r0
 801cccc:	e7e9      	b.n	801cca2 <__sflush_r+0xda>
 801ccce:	bf00      	nop
 801ccd0:	dfbffffe 	.word	0xdfbffffe

0801ccd4 <_fflush_r>:
 801ccd4:	b538      	push	{r3, r4, r5, lr}
 801ccd6:	690b      	ldr	r3, [r1, #16]
 801ccd8:	4605      	mov	r5, r0
 801ccda:	460c      	mov	r4, r1
 801ccdc:	b913      	cbnz	r3, 801cce4 <_fflush_r+0x10>
 801ccde:	2500      	movs	r5, #0
 801cce0:	4628      	mov	r0, r5
 801cce2:	bd38      	pop	{r3, r4, r5, pc}
 801cce4:	b118      	cbz	r0, 801ccee <_fflush_r+0x1a>
 801cce6:	6a03      	ldr	r3, [r0, #32]
 801cce8:	b90b      	cbnz	r3, 801ccee <_fflush_r+0x1a>
 801ccea:	f7fd faf3 	bl	801a2d4 <__sinit>
 801ccee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ccf2:	2b00      	cmp	r3, #0
 801ccf4:	d0f3      	beq.n	801ccde <_fflush_r+0xa>
 801ccf6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ccf8:	07d0      	lsls	r0, r2, #31
 801ccfa:	d404      	bmi.n	801cd06 <_fflush_r+0x32>
 801ccfc:	0599      	lsls	r1, r3, #22
 801ccfe:	d402      	bmi.n	801cd06 <_fflush_r+0x32>
 801cd00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cd02:	f7fd fbfe 	bl	801a502 <__retarget_lock_acquire_recursive>
 801cd06:	4628      	mov	r0, r5
 801cd08:	4621      	mov	r1, r4
 801cd0a:	f7ff ff5d 	bl	801cbc8 <__sflush_r>
 801cd0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cd10:	07da      	lsls	r2, r3, #31
 801cd12:	4605      	mov	r5, r0
 801cd14:	d4e4      	bmi.n	801cce0 <_fflush_r+0xc>
 801cd16:	89a3      	ldrh	r3, [r4, #12]
 801cd18:	059b      	lsls	r3, r3, #22
 801cd1a:	d4e1      	bmi.n	801cce0 <_fflush_r+0xc>
 801cd1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801cd1e:	f7fd fbf1 	bl	801a504 <__retarget_lock_release_recursive>
 801cd22:	e7dd      	b.n	801cce0 <_fflush_r+0xc>

0801cd24 <memmove>:
 801cd24:	4288      	cmp	r0, r1
 801cd26:	b510      	push	{r4, lr}
 801cd28:	eb01 0402 	add.w	r4, r1, r2
 801cd2c:	d902      	bls.n	801cd34 <memmove+0x10>
 801cd2e:	4284      	cmp	r4, r0
 801cd30:	4623      	mov	r3, r4
 801cd32:	d807      	bhi.n	801cd44 <memmove+0x20>
 801cd34:	1e43      	subs	r3, r0, #1
 801cd36:	42a1      	cmp	r1, r4
 801cd38:	d008      	beq.n	801cd4c <memmove+0x28>
 801cd3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cd3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cd42:	e7f8      	b.n	801cd36 <memmove+0x12>
 801cd44:	4402      	add	r2, r0
 801cd46:	4601      	mov	r1, r0
 801cd48:	428a      	cmp	r2, r1
 801cd4a:	d100      	bne.n	801cd4e <memmove+0x2a>
 801cd4c:	bd10      	pop	{r4, pc}
 801cd4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801cd52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801cd56:	e7f7      	b.n	801cd48 <memmove+0x24>

0801cd58 <strncmp>:
 801cd58:	b510      	push	{r4, lr}
 801cd5a:	b16a      	cbz	r2, 801cd78 <strncmp+0x20>
 801cd5c:	3901      	subs	r1, #1
 801cd5e:	1884      	adds	r4, r0, r2
 801cd60:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cd64:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801cd68:	429a      	cmp	r2, r3
 801cd6a:	d103      	bne.n	801cd74 <strncmp+0x1c>
 801cd6c:	42a0      	cmp	r0, r4
 801cd6e:	d001      	beq.n	801cd74 <strncmp+0x1c>
 801cd70:	2a00      	cmp	r2, #0
 801cd72:	d1f5      	bne.n	801cd60 <strncmp+0x8>
 801cd74:	1ad0      	subs	r0, r2, r3
 801cd76:	bd10      	pop	{r4, pc}
 801cd78:	4610      	mov	r0, r2
 801cd7a:	e7fc      	b.n	801cd76 <strncmp+0x1e>

0801cd7c <_sbrk_r>:
 801cd7c:	b538      	push	{r3, r4, r5, lr}
 801cd7e:	4d06      	ldr	r5, [pc, #24]	; (801cd98 <_sbrk_r+0x1c>)
 801cd80:	2300      	movs	r3, #0
 801cd82:	4604      	mov	r4, r0
 801cd84:	4608      	mov	r0, r1
 801cd86:	602b      	str	r3, [r5, #0]
 801cd88:	f7e6 fa96 	bl	80032b8 <_sbrk>
 801cd8c:	1c43      	adds	r3, r0, #1
 801cd8e:	d102      	bne.n	801cd96 <_sbrk_r+0x1a>
 801cd90:	682b      	ldr	r3, [r5, #0]
 801cd92:	b103      	cbz	r3, 801cd96 <_sbrk_r+0x1a>
 801cd94:	6023      	str	r3, [r4, #0]
 801cd96:	bd38      	pop	{r3, r4, r5, pc}
 801cd98:	24003620 	.word	0x24003620
 801cd9c:	00000000 	.word	0x00000000

0801cda0 <nan>:
 801cda0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801cda8 <nan+0x8>
 801cda4:	4770      	bx	lr
 801cda6:	bf00      	nop
 801cda8:	00000000 	.word	0x00000000
 801cdac:	7ff80000 	.word	0x7ff80000

0801cdb0 <__assert_func>:
 801cdb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801cdb2:	4614      	mov	r4, r2
 801cdb4:	461a      	mov	r2, r3
 801cdb6:	4b09      	ldr	r3, [pc, #36]	; (801cddc <__assert_func+0x2c>)
 801cdb8:	681b      	ldr	r3, [r3, #0]
 801cdba:	4605      	mov	r5, r0
 801cdbc:	68d8      	ldr	r0, [r3, #12]
 801cdbe:	b14c      	cbz	r4, 801cdd4 <__assert_func+0x24>
 801cdc0:	4b07      	ldr	r3, [pc, #28]	; (801cde0 <__assert_func+0x30>)
 801cdc2:	9100      	str	r1, [sp, #0]
 801cdc4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801cdc8:	4906      	ldr	r1, [pc, #24]	; (801cde4 <__assert_func+0x34>)
 801cdca:	462b      	mov	r3, r5
 801cdcc:	f000 fbca 	bl	801d564 <fiprintf>
 801cdd0:	f000 fbda 	bl	801d588 <abort>
 801cdd4:	4b04      	ldr	r3, [pc, #16]	; (801cde8 <__assert_func+0x38>)
 801cdd6:	461c      	mov	r4, r3
 801cdd8:	e7f3      	b.n	801cdc2 <__assert_func+0x12>
 801cdda:	bf00      	nop
 801cddc:	24000158 	.word	0x24000158
 801cde0:	0801e492 	.word	0x0801e492
 801cde4:	0801e49f 	.word	0x0801e49f
 801cde8:	0801e4cd 	.word	0x0801e4cd

0801cdec <_calloc_r>:
 801cdec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cdee:	fba1 2402 	umull	r2, r4, r1, r2
 801cdf2:	b94c      	cbnz	r4, 801ce08 <_calloc_r+0x1c>
 801cdf4:	4611      	mov	r1, r2
 801cdf6:	9201      	str	r2, [sp, #4]
 801cdf8:	f7fe fa02 	bl	801b200 <_malloc_r>
 801cdfc:	9a01      	ldr	r2, [sp, #4]
 801cdfe:	4605      	mov	r5, r0
 801ce00:	b930      	cbnz	r0, 801ce10 <_calloc_r+0x24>
 801ce02:	4628      	mov	r0, r5
 801ce04:	b003      	add	sp, #12
 801ce06:	bd30      	pop	{r4, r5, pc}
 801ce08:	220c      	movs	r2, #12
 801ce0a:	6002      	str	r2, [r0, #0]
 801ce0c:	2500      	movs	r5, #0
 801ce0e:	e7f8      	b.n	801ce02 <_calloc_r+0x16>
 801ce10:	4621      	mov	r1, r4
 801ce12:	f7fd faf8 	bl	801a406 <memset>
 801ce16:	e7f4      	b.n	801ce02 <_calloc_r+0x16>

0801ce18 <rshift>:
 801ce18:	6903      	ldr	r3, [r0, #16]
 801ce1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ce1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ce22:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ce26:	f100 0414 	add.w	r4, r0, #20
 801ce2a:	dd45      	ble.n	801ceb8 <rshift+0xa0>
 801ce2c:	f011 011f 	ands.w	r1, r1, #31
 801ce30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ce34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ce38:	d10c      	bne.n	801ce54 <rshift+0x3c>
 801ce3a:	f100 0710 	add.w	r7, r0, #16
 801ce3e:	4629      	mov	r1, r5
 801ce40:	42b1      	cmp	r1, r6
 801ce42:	d334      	bcc.n	801ceae <rshift+0x96>
 801ce44:	1a9b      	subs	r3, r3, r2
 801ce46:	009b      	lsls	r3, r3, #2
 801ce48:	1eea      	subs	r2, r5, #3
 801ce4a:	4296      	cmp	r6, r2
 801ce4c:	bf38      	it	cc
 801ce4e:	2300      	movcc	r3, #0
 801ce50:	4423      	add	r3, r4
 801ce52:	e015      	b.n	801ce80 <rshift+0x68>
 801ce54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801ce58:	f1c1 0820 	rsb	r8, r1, #32
 801ce5c:	40cf      	lsrs	r7, r1
 801ce5e:	f105 0e04 	add.w	lr, r5, #4
 801ce62:	46a1      	mov	r9, r4
 801ce64:	4576      	cmp	r6, lr
 801ce66:	46f4      	mov	ip, lr
 801ce68:	d815      	bhi.n	801ce96 <rshift+0x7e>
 801ce6a:	1a9a      	subs	r2, r3, r2
 801ce6c:	0092      	lsls	r2, r2, #2
 801ce6e:	3a04      	subs	r2, #4
 801ce70:	3501      	adds	r5, #1
 801ce72:	42ae      	cmp	r6, r5
 801ce74:	bf38      	it	cc
 801ce76:	2200      	movcc	r2, #0
 801ce78:	18a3      	adds	r3, r4, r2
 801ce7a:	50a7      	str	r7, [r4, r2]
 801ce7c:	b107      	cbz	r7, 801ce80 <rshift+0x68>
 801ce7e:	3304      	adds	r3, #4
 801ce80:	1b1a      	subs	r2, r3, r4
 801ce82:	42a3      	cmp	r3, r4
 801ce84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ce88:	bf08      	it	eq
 801ce8a:	2300      	moveq	r3, #0
 801ce8c:	6102      	str	r2, [r0, #16]
 801ce8e:	bf08      	it	eq
 801ce90:	6143      	streq	r3, [r0, #20]
 801ce92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ce96:	f8dc c000 	ldr.w	ip, [ip]
 801ce9a:	fa0c fc08 	lsl.w	ip, ip, r8
 801ce9e:	ea4c 0707 	orr.w	r7, ip, r7
 801cea2:	f849 7b04 	str.w	r7, [r9], #4
 801cea6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ceaa:	40cf      	lsrs	r7, r1
 801ceac:	e7da      	b.n	801ce64 <rshift+0x4c>
 801ceae:	f851 cb04 	ldr.w	ip, [r1], #4
 801ceb2:	f847 cf04 	str.w	ip, [r7, #4]!
 801ceb6:	e7c3      	b.n	801ce40 <rshift+0x28>
 801ceb8:	4623      	mov	r3, r4
 801ceba:	e7e1      	b.n	801ce80 <rshift+0x68>

0801cebc <__hexdig_fun>:
 801cebc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801cec0:	2b09      	cmp	r3, #9
 801cec2:	d802      	bhi.n	801ceca <__hexdig_fun+0xe>
 801cec4:	3820      	subs	r0, #32
 801cec6:	b2c0      	uxtb	r0, r0
 801cec8:	4770      	bx	lr
 801ceca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801cece:	2b05      	cmp	r3, #5
 801ced0:	d801      	bhi.n	801ced6 <__hexdig_fun+0x1a>
 801ced2:	3847      	subs	r0, #71	; 0x47
 801ced4:	e7f7      	b.n	801cec6 <__hexdig_fun+0xa>
 801ced6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801ceda:	2b05      	cmp	r3, #5
 801cedc:	d801      	bhi.n	801cee2 <__hexdig_fun+0x26>
 801cede:	3827      	subs	r0, #39	; 0x27
 801cee0:	e7f1      	b.n	801cec6 <__hexdig_fun+0xa>
 801cee2:	2000      	movs	r0, #0
 801cee4:	4770      	bx	lr
	...

0801cee8 <__gethex>:
 801cee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ceec:	4617      	mov	r7, r2
 801ceee:	680a      	ldr	r2, [r1, #0]
 801cef0:	b085      	sub	sp, #20
 801cef2:	f102 0b02 	add.w	fp, r2, #2
 801cef6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801cefa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801cefe:	4681      	mov	r9, r0
 801cf00:	468a      	mov	sl, r1
 801cf02:	9302      	str	r3, [sp, #8]
 801cf04:	32fe      	adds	r2, #254	; 0xfe
 801cf06:	eb02 030b 	add.w	r3, r2, fp
 801cf0a:	46d8      	mov	r8, fp
 801cf0c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801cf10:	9301      	str	r3, [sp, #4]
 801cf12:	2830      	cmp	r0, #48	; 0x30
 801cf14:	d0f7      	beq.n	801cf06 <__gethex+0x1e>
 801cf16:	f7ff ffd1 	bl	801cebc <__hexdig_fun>
 801cf1a:	4604      	mov	r4, r0
 801cf1c:	2800      	cmp	r0, #0
 801cf1e:	d138      	bne.n	801cf92 <__gethex+0xaa>
 801cf20:	49a7      	ldr	r1, [pc, #668]	; (801d1c0 <__gethex+0x2d8>)
 801cf22:	2201      	movs	r2, #1
 801cf24:	4640      	mov	r0, r8
 801cf26:	f7ff ff17 	bl	801cd58 <strncmp>
 801cf2a:	4606      	mov	r6, r0
 801cf2c:	2800      	cmp	r0, #0
 801cf2e:	d169      	bne.n	801d004 <__gethex+0x11c>
 801cf30:	f898 0001 	ldrb.w	r0, [r8, #1]
 801cf34:	465d      	mov	r5, fp
 801cf36:	f7ff ffc1 	bl	801cebc <__hexdig_fun>
 801cf3a:	2800      	cmp	r0, #0
 801cf3c:	d064      	beq.n	801d008 <__gethex+0x120>
 801cf3e:	465a      	mov	r2, fp
 801cf40:	7810      	ldrb	r0, [r2, #0]
 801cf42:	2830      	cmp	r0, #48	; 0x30
 801cf44:	4690      	mov	r8, r2
 801cf46:	f102 0201 	add.w	r2, r2, #1
 801cf4a:	d0f9      	beq.n	801cf40 <__gethex+0x58>
 801cf4c:	f7ff ffb6 	bl	801cebc <__hexdig_fun>
 801cf50:	2301      	movs	r3, #1
 801cf52:	fab0 f480 	clz	r4, r0
 801cf56:	0964      	lsrs	r4, r4, #5
 801cf58:	465e      	mov	r6, fp
 801cf5a:	9301      	str	r3, [sp, #4]
 801cf5c:	4642      	mov	r2, r8
 801cf5e:	4615      	mov	r5, r2
 801cf60:	3201      	adds	r2, #1
 801cf62:	7828      	ldrb	r0, [r5, #0]
 801cf64:	f7ff ffaa 	bl	801cebc <__hexdig_fun>
 801cf68:	2800      	cmp	r0, #0
 801cf6a:	d1f8      	bne.n	801cf5e <__gethex+0x76>
 801cf6c:	4994      	ldr	r1, [pc, #592]	; (801d1c0 <__gethex+0x2d8>)
 801cf6e:	2201      	movs	r2, #1
 801cf70:	4628      	mov	r0, r5
 801cf72:	f7ff fef1 	bl	801cd58 <strncmp>
 801cf76:	b978      	cbnz	r0, 801cf98 <__gethex+0xb0>
 801cf78:	b946      	cbnz	r6, 801cf8c <__gethex+0xa4>
 801cf7a:	1c6e      	adds	r6, r5, #1
 801cf7c:	4632      	mov	r2, r6
 801cf7e:	4615      	mov	r5, r2
 801cf80:	3201      	adds	r2, #1
 801cf82:	7828      	ldrb	r0, [r5, #0]
 801cf84:	f7ff ff9a 	bl	801cebc <__hexdig_fun>
 801cf88:	2800      	cmp	r0, #0
 801cf8a:	d1f8      	bne.n	801cf7e <__gethex+0x96>
 801cf8c:	1b73      	subs	r3, r6, r5
 801cf8e:	009e      	lsls	r6, r3, #2
 801cf90:	e004      	b.n	801cf9c <__gethex+0xb4>
 801cf92:	2400      	movs	r4, #0
 801cf94:	4626      	mov	r6, r4
 801cf96:	e7e1      	b.n	801cf5c <__gethex+0x74>
 801cf98:	2e00      	cmp	r6, #0
 801cf9a:	d1f7      	bne.n	801cf8c <__gethex+0xa4>
 801cf9c:	782b      	ldrb	r3, [r5, #0]
 801cf9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801cfa2:	2b50      	cmp	r3, #80	; 0x50
 801cfa4:	d13d      	bne.n	801d022 <__gethex+0x13a>
 801cfa6:	786b      	ldrb	r3, [r5, #1]
 801cfa8:	2b2b      	cmp	r3, #43	; 0x2b
 801cfaa:	d02f      	beq.n	801d00c <__gethex+0x124>
 801cfac:	2b2d      	cmp	r3, #45	; 0x2d
 801cfae:	d031      	beq.n	801d014 <__gethex+0x12c>
 801cfb0:	1c69      	adds	r1, r5, #1
 801cfb2:	f04f 0b00 	mov.w	fp, #0
 801cfb6:	7808      	ldrb	r0, [r1, #0]
 801cfb8:	f7ff ff80 	bl	801cebc <__hexdig_fun>
 801cfbc:	1e42      	subs	r2, r0, #1
 801cfbe:	b2d2      	uxtb	r2, r2
 801cfc0:	2a18      	cmp	r2, #24
 801cfc2:	d82e      	bhi.n	801d022 <__gethex+0x13a>
 801cfc4:	f1a0 0210 	sub.w	r2, r0, #16
 801cfc8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801cfcc:	f7ff ff76 	bl	801cebc <__hexdig_fun>
 801cfd0:	f100 3cff 	add.w	ip, r0, #4294967295
 801cfd4:	fa5f fc8c 	uxtb.w	ip, ip
 801cfd8:	f1bc 0f18 	cmp.w	ip, #24
 801cfdc:	d91d      	bls.n	801d01a <__gethex+0x132>
 801cfde:	f1bb 0f00 	cmp.w	fp, #0
 801cfe2:	d000      	beq.n	801cfe6 <__gethex+0xfe>
 801cfe4:	4252      	negs	r2, r2
 801cfe6:	4416      	add	r6, r2
 801cfe8:	f8ca 1000 	str.w	r1, [sl]
 801cfec:	b1dc      	cbz	r4, 801d026 <__gethex+0x13e>
 801cfee:	9b01      	ldr	r3, [sp, #4]
 801cff0:	2b00      	cmp	r3, #0
 801cff2:	bf14      	ite	ne
 801cff4:	f04f 0800 	movne.w	r8, #0
 801cff8:	f04f 0806 	moveq.w	r8, #6
 801cffc:	4640      	mov	r0, r8
 801cffe:	b005      	add	sp, #20
 801d000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d004:	4645      	mov	r5, r8
 801d006:	4626      	mov	r6, r4
 801d008:	2401      	movs	r4, #1
 801d00a:	e7c7      	b.n	801cf9c <__gethex+0xb4>
 801d00c:	f04f 0b00 	mov.w	fp, #0
 801d010:	1ca9      	adds	r1, r5, #2
 801d012:	e7d0      	b.n	801cfb6 <__gethex+0xce>
 801d014:	f04f 0b01 	mov.w	fp, #1
 801d018:	e7fa      	b.n	801d010 <__gethex+0x128>
 801d01a:	230a      	movs	r3, #10
 801d01c:	fb03 0002 	mla	r0, r3, r2, r0
 801d020:	e7d0      	b.n	801cfc4 <__gethex+0xdc>
 801d022:	4629      	mov	r1, r5
 801d024:	e7e0      	b.n	801cfe8 <__gethex+0x100>
 801d026:	eba5 0308 	sub.w	r3, r5, r8
 801d02a:	3b01      	subs	r3, #1
 801d02c:	4621      	mov	r1, r4
 801d02e:	2b07      	cmp	r3, #7
 801d030:	dc0a      	bgt.n	801d048 <__gethex+0x160>
 801d032:	4648      	mov	r0, r9
 801d034:	f7fe f970 	bl	801b318 <_Balloc>
 801d038:	4604      	mov	r4, r0
 801d03a:	b940      	cbnz	r0, 801d04e <__gethex+0x166>
 801d03c:	4b61      	ldr	r3, [pc, #388]	; (801d1c4 <__gethex+0x2dc>)
 801d03e:	4602      	mov	r2, r0
 801d040:	21e4      	movs	r1, #228	; 0xe4
 801d042:	4861      	ldr	r0, [pc, #388]	; (801d1c8 <__gethex+0x2e0>)
 801d044:	f7ff feb4 	bl	801cdb0 <__assert_func>
 801d048:	3101      	adds	r1, #1
 801d04a:	105b      	asrs	r3, r3, #1
 801d04c:	e7ef      	b.n	801d02e <__gethex+0x146>
 801d04e:	f100 0a14 	add.w	sl, r0, #20
 801d052:	2300      	movs	r3, #0
 801d054:	495a      	ldr	r1, [pc, #360]	; (801d1c0 <__gethex+0x2d8>)
 801d056:	f8cd a004 	str.w	sl, [sp, #4]
 801d05a:	469b      	mov	fp, r3
 801d05c:	45a8      	cmp	r8, r5
 801d05e:	d342      	bcc.n	801d0e6 <__gethex+0x1fe>
 801d060:	9801      	ldr	r0, [sp, #4]
 801d062:	f840 bb04 	str.w	fp, [r0], #4
 801d066:	eba0 000a 	sub.w	r0, r0, sl
 801d06a:	1080      	asrs	r0, r0, #2
 801d06c:	6120      	str	r0, [r4, #16]
 801d06e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801d072:	4658      	mov	r0, fp
 801d074:	f7fe fa42 	bl	801b4fc <__hi0bits>
 801d078:	683d      	ldr	r5, [r7, #0]
 801d07a:	eba8 0000 	sub.w	r0, r8, r0
 801d07e:	42a8      	cmp	r0, r5
 801d080:	dd59      	ble.n	801d136 <__gethex+0x24e>
 801d082:	eba0 0805 	sub.w	r8, r0, r5
 801d086:	4641      	mov	r1, r8
 801d088:	4620      	mov	r0, r4
 801d08a:	f7fe fdce 	bl	801bc2a <__any_on>
 801d08e:	4683      	mov	fp, r0
 801d090:	b1b8      	cbz	r0, 801d0c2 <__gethex+0x1da>
 801d092:	f108 33ff 	add.w	r3, r8, #4294967295
 801d096:	1159      	asrs	r1, r3, #5
 801d098:	f003 021f 	and.w	r2, r3, #31
 801d09c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801d0a0:	f04f 0b01 	mov.w	fp, #1
 801d0a4:	fa0b f202 	lsl.w	r2, fp, r2
 801d0a8:	420a      	tst	r2, r1
 801d0aa:	d00a      	beq.n	801d0c2 <__gethex+0x1da>
 801d0ac:	455b      	cmp	r3, fp
 801d0ae:	dd06      	ble.n	801d0be <__gethex+0x1d6>
 801d0b0:	f1a8 0102 	sub.w	r1, r8, #2
 801d0b4:	4620      	mov	r0, r4
 801d0b6:	f7fe fdb8 	bl	801bc2a <__any_on>
 801d0ba:	2800      	cmp	r0, #0
 801d0bc:	d138      	bne.n	801d130 <__gethex+0x248>
 801d0be:	f04f 0b02 	mov.w	fp, #2
 801d0c2:	4641      	mov	r1, r8
 801d0c4:	4620      	mov	r0, r4
 801d0c6:	f7ff fea7 	bl	801ce18 <rshift>
 801d0ca:	4446      	add	r6, r8
 801d0cc:	68bb      	ldr	r3, [r7, #8]
 801d0ce:	42b3      	cmp	r3, r6
 801d0d0:	da41      	bge.n	801d156 <__gethex+0x26e>
 801d0d2:	4621      	mov	r1, r4
 801d0d4:	4648      	mov	r0, r9
 801d0d6:	f7fe f95f 	bl	801b398 <_Bfree>
 801d0da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801d0dc:	2300      	movs	r3, #0
 801d0de:	6013      	str	r3, [r2, #0]
 801d0e0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801d0e4:	e78a      	b.n	801cffc <__gethex+0x114>
 801d0e6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801d0ea:	2a2e      	cmp	r2, #46	; 0x2e
 801d0ec:	d014      	beq.n	801d118 <__gethex+0x230>
 801d0ee:	2b20      	cmp	r3, #32
 801d0f0:	d106      	bne.n	801d100 <__gethex+0x218>
 801d0f2:	9b01      	ldr	r3, [sp, #4]
 801d0f4:	f843 bb04 	str.w	fp, [r3], #4
 801d0f8:	f04f 0b00 	mov.w	fp, #0
 801d0fc:	9301      	str	r3, [sp, #4]
 801d0fe:	465b      	mov	r3, fp
 801d100:	7828      	ldrb	r0, [r5, #0]
 801d102:	9303      	str	r3, [sp, #12]
 801d104:	f7ff feda 	bl	801cebc <__hexdig_fun>
 801d108:	9b03      	ldr	r3, [sp, #12]
 801d10a:	f000 000f 	and.w	r0, r0, #15
 801d10e:	4098      	lsls	r0, r3
 801d110:	ea4b 0b00 	orr.w	fp, fp, r0
 801d114:	3304      	adds	r3, #4
 801d116:	e7a1      	b.n	801d05c <__gethex+0x174>
 801d118:	45a8      	cmp	r8, r5
 801d11a:	d8e8      	bhi.n	801d0ee <__gethex+0x206>
 801d11c:	2201      	movs	r2, #1
 801d11e:	4628      	mov	r0, r5
 801d120:	9303      	str	r3, [sp, #12]
 801d122:	f7ff fe19 	bl	801cd58 <strncmp>
 801d126:	4926      	ldr	r1, [pc, #152]	; (801d1c0 <__gethex+0x2d8>)
 801d128:	9b03      	ldr	r3, [sp, #12]
 801d12a:	2800      	cmp	r0, #0
 801d12c:	d1df      	bne.n	801d0ee <__gethex+0x206>
 801d12e:	e795      	b.n	801d05c <__gethex+0x174>
 801d130:	f04f 0b03 	mov.w	fp, #3
 801d134:	e7c5      	b.n	801d0c2 <__gethex+0x1da>
 801d136:	da0b      	bge.n	801d150 <__gethex+0x268>
 801d138:	eba5 0800 	sub.w	r8, r5, r0
 801d13c:	4621      	mov	r1, r4
 801d13e:	4642      	mov	r2, r8
 801d140:	4648      	mov	r0, r9
 801d142:	f7fe fb43 	bl	801b7cc <__lshift>
 801d146:	eba6 0608 	sub.w	r6, r6, r8
 801d14a:	4604      	mov	r4, r0
 801d14c:	f100 0a14 	add.w	sl, r0, #20
 801d150:	f04f 0b00 	mov.w	fp, #0
 801d154:	e7ba      	b.n	801d0cc <__gethex+0x1e4>
 801d156:	687b      	ldr	r3, [r7, #4]
 801d158:	42b3      	cmp	r3, r6
 801d15a:	dd73      	ble.n	801d244 <__gethex+0x35c>
 801d15c:	1b9e      	subs	r6, r3, r6
 801d15e:	42b5      	cmp	r5, r6
 801d160:	dc34      	bgt.n	801d1cc <__gethex+0x2e4>
 801d162:	68fb      	ldr	r3, [r7, #12]
 801d164:	2b02      	cmp	r3, #2
 801d166:	d023      	beq.n	801d1b0 <__gethex+0x2c8>
 801d168:	2b03      	cmp	r3, #3
 801d16a:	d025      	beq.n	801d1b8 <__gethex+0x2d0>
 801d16c:	2b01      	cmp	r3, #1
 801d16e:	d115      	bne.n	801d19c <__gethex+0x2b4>
 801d170:	42b5      	cmp	r5, r6
 801d172:	d113      	bne.n	801d19c <__gethex+0x2b4>
 801d174:	2d01      	cmp	r5, #1
 801d176:	d10b      	bne.n	801d190 <__gethex+0x2a8>
 801d178:	9a02      	ldr	r2, [sp, #8]
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	6013      	str	r3, [r2, #0]
 801d17e:	2301      	movs	r3, #1
 801d180:	6123      	str	r3, [r4, #16]
 801d182:	f8ca 3000 	str.w	r3, [sl]
 801d186:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801d188:	f04f 0862 	mov.w	r8, #98	; 0x62
 801d18c:	601c      	str	r4, [r3, #0]
 801d18e:	e735      	b.n	801cffc <__gethex+0x114>
 801d190:	1e69      	subs	r1, r5, #1
 801d192:	4620      	mov	r0, r4
 801d194:	f7fe fd49 	bl	801bc2a <__any_on>
 801d198:	2800      	cmp	r0, #0
 801d19a:	d1ed      	bne.n	801d178 <__gethex+0x290>
 801d19c:	4621      	mov	r1, r4
 801d19e:	4648      	mov	r0, r9
 801d1a0:	f7fe f8fa 	bl	801b398 <_Bfree>
 801d1a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801d1a6:	2300      	movs	r3, #0
 801d1a8:	6013      	str	r3, [r2, #0]
 801d1aa:	f04f 0850 	mov.w	r8, #80	; 0x50
 801d1ae:	e725      	b.n	801cffc <__gethex+0x114>
 801d1b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	d1f2      	bne.n	801d19c <__gethex+0x2b4>
 801d1b6:	e7df      	b.n	801d178 <__gethex+0x290>
 801d1b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d1ba:	2b00      	cmp	r3, #0
 801d1bc:	d1dc      	bne.n	801d178 <__gethex+0x290>
 801d1be:	e7ed      	b.n	801d19c <__gethex+0x2b4>
 801d1c0:	0801e324 	.word	0x0801e324
 801d1c4:	0801e1bd 	.word	0x0801e1bd
 801d1c8:	0801e4ce 	.word	0x0801e4ce
 801d1cc:	f106 38ff 	add.w	r8, r6, #4294967295
 801d1d0:	f1bb 0f00 	cmp.w	fp, #0
 801d1d4:	d133      	bne.n	801d23e <__gethex+0x356>
 801d1d6:	f1b8 0f00 	cmp.w	r8, #0
 801d1da:	d004      	beq.n	801d1e6 <__gethex+0x2fe>
 801d1dc:	4641      	mov	r1, r8
 801d1de:	4620      	mov	r0, r4
 801d1e0:	f7fe fd23 	bl	801bc2a <__any_on>
 801d1e4:	4683      	mov	fp, r0
 801d1e6:	ea4f 1268 	mov.w	r2, r8, asr #5
 801d1ea:	2301      	movs	r3, #1
 801d1ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801d1f0:	f008 081f 	and.w	r8, r8, #31
 801d1f4:	fa03 f308 	lsl.w	r3, r3, r8
 801d1f8:	4213      	tst	r3, r2
 801d1fa:	4631      	mov	r1, r6
 801d1fc:	4620      	mov	r0, r4
 801d1fe:	bf18      	it	ne
 801d200:	f04b 0b02 	orrne.w	fp, fp, #2
 801d204:	1bad      	subs	r5, r5, r6
 801d206:	f7ff fe07 	bl	801ce18 <rshift>
 801d20a:	687e      	ldr	r6, [r7, #4]
 801d20c:	f04f 0802 	mov.w	r8, #2
 801d210:	f1bb 0f00 	cmp.w	fp, #0
 801d214:	d04a      	beq.n	801d2ac <__gethex+0x3c4>
 801d216:	68fb      	ldr	r3, [r7, #12]
 801d218:	2b02      	cmp	r3, #2
 801d21a:	d016      	beq.n	801d24a <__gethex+0x362>
 801d21c:	2b03      	cmp	r3, #3
 801d21e:	d018      	beq.n	801d252 <__gethex+0x36a>
 801d220:	2b01      	cmp	r3, #1
 801d222:	d109      	bne.n	801d238 <__gethex+0x350>
 801d224:	f01b 0f02 	tst.w	fp, #2
 801d228:	d006      	beq.n	801d238 <__gethex+0x350>
 801d22a:	f8da 3000 	ldr.w	r3, [sl]
 801d22e:	ea4b 0b03 	orr.w	fp, fp, r3
 801d232:	f01b 0f01 	tst.w	fp, #1
 801d236:	d10f      	bne.n	801d258 <__gethex+0x370>
 801d238:	f048 0810 	orr.w	r8, r8, #16
 801d23c:	e036      	b.n	801d2ac <__gethex+0x3c4>
 801d23e:	f04f 0b01 	mov.w	fp, #1
 801d242:	e7d0      	b.n	801d1e6 <__gethex+0x2fe>
 801d244:	f04f 0801 	mov.w	r8, #1
 801d248:	e7e2      	b.n	801d210 <__gethex+0x328>
 801d24a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d24c:	f1c3 0301 	rsb	r3, r3, #1
 801d250:	930f      	str	r3, [sp, #60]	; 0x3c
 801d252:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d254:	2b00      	cmp	r3, #0
 801d256:	d0ef      	beq.n	801d238 <__gethex+0x350>
 801d258:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801d25c:	f104 0214 	add.w	r2, r4, #20
 801d260:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801d264:	9301      	str	r3, [sp, #4]
 801d266:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801d26a:	2300      	movs	r3, #0
 801d26c:	4694      	mov	ip, r2
 801d26e:	f852 1b04 	ldr.w	r1, [r2], #4
 801d272:	f1b1 3fff 	cmp.w	r1, #4294967295
 801d276:	d01e      	beq.n	801d2b6 <__gethex+0x3ce>
 801d278:	3101      	adds	r1, #1
 801d27a:	f8cc 1000 	str.w	r1, [ip]
 801d27e:	f1b8 0f02 	cmp.w	r8, #2
 801d282:	f104 0214 	add.w	r2, r4, #20
 801d286:	d13d      	bne.n	801d304 <__gethex+0x41c>
 801d288:	683b      	ldr	r3, [r7, #0]
 801d28a:	3b01      	subs	r3, #1
 801d28c:	42ab      	cmp	r3, r5
 801d28e:	d10b      	bne.n	801d2a8 <__gethex+0x3c0>
 801d290:	1169      	asrs	r1, r5, #5
 801d292:	2301      	movs	r3, #1
 801d294:	f005 051f 	and.w	r5, r5, #31
 801d298:	fa03 f505 	lsl.w	r5, r3, r5
 801d29c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d2a0:	421d      	tst	r5, r3
 801d2a2:	bf18      	it	ne
 801d2a4:	f04f 0801 	movne.w	r8, #1
 801d2a8:	f048 0820 	orr.w	r8, r8, #32
 801d2ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801d2ae:	601c      	str	r4, [r3, #0]
 801d2b0:	9b02      	ldr	r3, [sp, #8]
 801d2b2:	601e      	str	r6, [r3, #0]
 801d2b4:	e6a2      	b.n	801cffc <__gethex+0x114>
 801d2b6:	4290      	cmp	r0, r2
 801d2b8:	f842 3c04 	str.w	r3, [r2, #-4]
 801d2bc:	d8d6      	bhi.n	801d26c <__gethex+0x384>
 801d2be:	68a2      	ldr	r2, [r4, #8]
 801d2c0:	4593      	cmp	fp, r2
 801d2c2:	db17      	blt.n	801d2f4 <__gethex+0x40c>
 801d2c4:	6861      	ldr	r1, [r4, #4]
 801d2c6:	4648      	mov	r0, r9
 801d2c8:	3101      	adds	r1, #1
 801d2ca:	f7fe f825 	bl	801b318 <_Balloc>
 801d2ce:	4682      	mov	sl, r0
 801d2d0:	b918      	cbnz	r0, 801d2da <__gethex+0x3f2>
 801d2d2:	4b1b      	ldr	r3, [pc, #108]	; (801d340 <__gethex+0x458>)
 801d2d4:	4602      	mov	r2, r0
 801d2d6:	2184      	movs	r1, #132	; 0x84
 801d2d8:	e6b3      	b.n	801d042 <__gethex+0x15a>
 801d2da:	6922      	ldr	r2, [r4, #16]
 801d2dc:	3202      	adds	r2, #2
 801d2de:	f104 010c 	add.w	r1, r4, #12
 801d2e2:	0092      	lsls	r2, r2, #2
 801d2e4:	300c      	adds	r0, #12
 801d2e6:	f7fd f90e 	bl	801a506 <memcpy>
 801d2ea:	4621      	mov	r1, r4
 801d2ec:	4648      	mov	r0, r9
 801d2ee:	f7fe f853 	bl	801b398 <_Bfree>
 801d2f2:	4654      	mov	r4, sl
 801d2f4:	6922      	ldr	r2, [r4, #16]
 801d2f6:	1c51      	adds	r1, r2, #1
 801d2f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801d2fc:	6121      	str	r1, [r4, #16]
 801d2fe:	2101      	movs	r1, #1
 801d300:	6151      	str	r1, [r2, #20]
 801d302:	e7bc      	b.n	801d27e <__gethex+0x396>
 801d304:	6921      	ldr	r1, [r4, #16]
 801d306:	4559      	cmp	r1, fp
 801d308:	dd0b      	ble.n	801d322 <__gethex+0x43a>
 801d30a:	2101      	movs	r1, #1
 801d30c:	4620      	mov	r0, r4
 801d30e:	f7ff fd83 	bl	801ce18 <rshift>
 801d312:	68bb      	ldr	r3, [r7, #8]
 801d314:	3601      	adds	r6, #1
 801d316:	42b3      	cmp	r3, r6
 801d318:	f6ff aedb 	blt.w	801d0d2 <__gethex+0x1ea>
 801d31c:	f04f 0801 	mov.w	r8, #1
 801d320:	e7c2      	b.n	801d2a8 <__gethex+0x3c0>
 801d322:	f015 051f 	ands.w	r5, r5, #31
 801d326:	d0f9      	beq.n	801d31c <__gethex+0x434>
 801d328:	9b01      	ldr	r3, [sp, #4]
 801d32a:	441a      	add	r2, r3
 801d32c:	f1c5 0520 	rsb	r5, r5, #32
 801d330:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801d334:	f7fe f8e2 	bl	801b4fc <__hi0bits>
 801d338:	42a8      	cmp	r0, r5
 801d33a:	dbe6      	blt.n	801d30a <__gethex+0x422>
 801d33c:	e7ee      	b.n	801d31c <__gethex+0x434>
 801d33e:	bf00      	nop
 801d340:	0801e1bd 	.word	0x0801e1bd

0801d344 <L_shift>:
 801d344:	f1c2 0208 	rsb	r2, r2, #8
 801d348:	0092      	lsls	r2, r2, #2
 801d34a:	b570      	push	{r4, r5, r6, lr}
 801d34c:	f1c2 0620 	rsb	r6, r2, #32
 801d350:	6843      	ldr	r3, [r0, #4]
 801d352:	6804      	ldr	r4, [r0, #0]
 801d354:	fa03 f506 	lsl.w	r5, r3, r6
 801d358:	432c      	orrs	r4, r5
 801d35a:	40d3      	lsrs	r3, r2
 801d35c:	6004      	str	r4, [r0, #0]
 801d35e:	f840 3f04 	str.w	r3, [r0, #4]!
 801d362:	4288      	cmp	r0, r1
 801d364:	d3f4      	bcc.n	801d350 <L_shift+0xc>
 801d366:	bd70      	pop	{r4, r5, r6, pc}

0801d368 <__match>:
 801d368:	b530      	push	{r4, r5, lr}
 801d36a:	6803      	ldr	r3, [r0, #0]
 801d36c:	3301      	adds	r3, #1
 801d36e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d372:	b914      	cbnz	r4, 801d37a <__match+0x12>
 801d374:	6003      	str	r3, [r0, #0]
 801d376:	2001      	movs	r0, #1
 801d378:	bd30      	pop	{r4, r5, pc}
 801d37a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d37e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801d382:	2d19      	cmp	r5, #25
 801d384:	bf98      	it	ls
 801d386:	3220      	addls	r2, #32
 801d388:	42a2      	cmp	r2, r4
 801d38a:	d0f0      	beq.n	801d36e <__match+0x6>
 801d38c:	2000      	movs	r0, #0
 801d38e:	e7f3      	b.n	801d378 <__match+0x10>

0801d390 <__hexnan>:
 801d390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d394:	680b      	ldr	r3, [r1, #0]
 801d396:	6801      	ldr	r1, [r0, #0]
 801d398:	115e      	asrs	r6, r3, #5
 801d39a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801d39e:	f013 031f 	ands.w	r3, r3, #31
 801d3a2:	b087      	sub	sp, #28
 801d3a4:	bf18      	it	ne
 801d3a6:	3604      	addne	r6, #4
 801d3a8:	2500      	movs	r5, #0
 801d3aa:	1f37      	subs	r7, r6, #4
 801d3ac:	4682      	mov	sl, r0
 801d3ae:	4690      	mov	r8, r2
 801d3b0:	9301      	str	r3, [sp, #4]
 801d3b2:	f846 5c04 	str.w	r5, [r6, #-4]
 801d3b6:	46b9      	mov	r9, r7
 801d3b8:	463c      	mov	r4, r7
 801d3ba:	9502      	str	r5, [sp, #8]
 801d3bc:	46ab      	mov	fp, r5
 801d3be:	784a      	ldrb	r2, [r1, #1]
 801d3c0:	1c4b      	adds	r3, r1, #1
 801d3c2:	9303      	str	r3, [sp, #12]
 801d3c4:	b342      	cbz	r2, 801d418 <__hexnan+0x88>
 801d3c6:	4610      	mov	r0, r2
 801d3c8:	9105      	str	r1, [sp, #20]
 801d3ca:	9204      	str	r2, [sp, #16]
 801d3cc:	f7ff fd76 	bl	801cebc <__hexdig_fun>
 801d3d0:	2800      	cmp	r0, #0
 801d3d2:	d14f      	bne.n	801d474 <__hexnan+0xe4>
 801d3d4:	9a04      	ldr	r2, [sp, #16]
 801d3d6:	9905      	ldr	r1, [sp, #20]
 801d3d8:	2a20      	cmp	r2, #32
 801d3da:	d818      	bhi.n	801d40e <__hexnan+0x7e>
 801d3dc:	9b02      	ldr	r3, [sp, #8]
 801d3de:	459b      	cmp	fp, r3
 801d3e0:	dd13      	ble.n	801d40a <__hexnan+0x7a>
 801d3e2:	454c      	cmp	r4, r9
 801d3e4:	d206      	bcs.n	801d3f4 <__hexnan+0x64>
 801d3e6:	2d07      	cmp	r5, #7
 801d3e8:	dc04      	bgt.n	801d3f4 <__hexnan+0x64>
 801d3ea:	462a      	mov	r2, r5
 801d3ec:	4649      	mov	r1, r9
 801d3ee:	4620      	mov	r0, r4
 801d3f0:	f7ff ffa8 	bl	801d344 <L_shift>
 801d3f4:	4544      	cmp	r4, r8
 801d3f6:	d950      	bls.n	801d49a <__hexnan+0x10a>
 801d3f8:	2300      	movs	r3, #0
 801d3fa:	f1a4 0904 	sub.w	r9, r4, #4
 801d3fe:	f844 3c04 	str.w	r3, [r4, #-4]
 801d402:	f8cd b008 	str.w	fp, [sp, #8]
 801d406:	464c      	mov	r4, r9
 801d408:	461d      	mov	r5, r3
 801d40a:	9903      	ldr	r1, [sp, #12]
 801d40c:	e7d7      	b.n	801d3be <__hexnan+0x2e>
 801d40e:	2a29      	cmp	r2, #41	; 0x29
 801d410:	d155      	bne.n	801d4be <__hexnan+0x12e>
 801d412:	3102      	adds	r1, #2
 801d414:	f8ca 1000 	str.w	r1, [sl]
 801d418:	f1bb 0f00 	cmp.w	fp, #0
 801d41c:	d04f      	beq.n	801d4be <__hexnan+0x12e>
 801d41e:	454c      	cmp	r4, r9
 801d420:	d206      	bcs.n	801d430 <__hexnan+0xa0>
 801d422:	2d07      	cmp	r5, #7
 801d424:	dc04      	bgt.n	801d430 <__hexnan+0xa0>
 801d426:	462a      	mov	r2, r5
 801d428:	4649      	mov	r1, r9
 801d42a:	4620      	mov	r0, r4
 801d42c:	f7ff ff8a 	bl	801d344 <L_shift>
 801d430:	4544      	cmp	r4, r8
 801d432:	d934      	bls.n	801d49e <__hexnan+0x10e>
 801d434:	f1a8 0204 	sub.w	r2, r8, #4
 801d438:	4623      	mov	r3, r4
 801d43a:	f853 1b04 	ldr.w	r1, [r3], #4
 801d43e:	f842 1f04 	str.w	r1, [r2, #4]!
 801d442:	429f      	cmp	r7, r3
 801d444:	d2f9      	bcs.n	801d43a <__hexnan+0xaa>
 801d446:	1b3b      	subs	r3, r7, r4
 801d448:	f023 0303 	bic.w	r3, r3, #3
 801d44c:	3304      	adds	r3, #4
 801d44e:	3e03      	subs	r6, #3
 801d450:	3401      	adds	r4, #1
 801d452:	42a6      	cmp	r6, r4
 801d454:	bf38      	it	cc
 801d456:	2304      	movcc	r3, #4
 801d458:	4443      	add	r3, r8
 801d45a:	2200      	movs	r2, #0
 801d45c:	f843 2b04 	str.w	r2, [r3], #4
 801d460:	429f      	cmp	r7, r3
 801d462:	d2fb      	bcs.n	801d45c <__hexnan+0xcc>
 801d464:	683b      	ldr	r3, [r7, #0]
 801d466:	b91b      	cbnz	r3, 801d470 <__hexnan+0xe0>
 801d468:	4547      	cmp	r7, r8
 801d46a:	d126      	bne.n	801d4ba <__hexnan+0x12a>
 801d46c:	2301      	movs	r3, #1
 801d46e:	603b      	str	r3, [r7, #0]
 801d470:	2005      	movs	r0, #5
 801d472:	e025      	b.n	801d4c0 <__hexnan+0x130>
 801d474:	3501      	adds	r5, #1
 801d476:	2d08      	cmp	r5, #8
 801d478:	f10b 0b01 	add.w	fp, fp, #1
 801d47c:	dd06      	ble.n	801d48c <__hexnan+0xfc>
 801d47e:	4544      	cmp	r4, r8
 801d480:	d9c3      	bls.n	801d40a <__hexnan+0x7a>
 801d482:	2300      	movs	r3, #0
 801d484:	f844 3c04 	str.w	r3, [r4, #-4]
 801d488:	2501      	movs	r5, #1
 801d48a:	3c04      	subs	r4, #4
 801d48c:	6822      	ldr	r2, [r4, #0]
 801d48e:	f000 000f 	and.w	r0, r0, #15
 801d492:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801d496:	6020      	str	r0, [r4, #0]
 801d498:	e7b7      	b.n	801d40a <__hexnan+0x7a>
 801d49a:	2508      	movs	r5, #8
 801d49c:	e7b5      	b.n	801d40a <__hexnan+0x7a>
 801d49e:	9b01      	ldr	r3, [sp, #4]
 801d4a0:	2b00      	cmp	r3, #0
 801d4a2:	d0df      	beq.n	801d464 <__hexnan+0xd4>
 801d4a4:	f1c3 0320 	rsb	r3, r3, #32
 801d4a8:	f04f 32ff 	mov.w	r2, #4294967295
 801d4ac:	40da      	lsrs	r2, r3
 801d4ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801d4b2:	4013      	ands	r3, r2
 801d4b4:	f846 3c04 	str.w	r3, [r6, #-4]
 801d4b8:	e7d4      	b.n	801d464 <__hexnan+0xd4>
 801d4ba:	3f04      	subs	r7, #4
 801d4bc:	e7d2      	b.n	801d464 <__hexnan+0xd4>
 801d4be:	2004      	movs	r0, #4
 801d4c0:	b007      	add	sp, #28
 801d4c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d4c6 <__ascii_mbtowc>:
 801d4c6:	b082      	sub	sp, #8
 801d4c8:	b901      	cbnz	r1, 801d4cc <__ascii_mbtowc+0x6>
 801d4ca:	a901      	add	r1, sp, #4
 801d4cc:	b142      	cbz	r2, 801d4e0 <__ascii_mbtowc+0x1a>
 801d4ce:	b14b      	cbz	r3, 801d4e4 <__ascii_mbtowc+0x1e>
 801d4d0:	7813      	ldrb	r3, [r2, #0]
 801d4d2:	600b      	str	r3, [r1, #0]
 801d4d4:	7812      	ldrb	r2, [r2, #0]
 801d4d6:	1e10      	subs	r0, r2, #0
 801d4d8:	bf18      	it	ne
 801d4da:	2001      	movne	r0, #1
 801d4dc:	b002      	add	sp, #8
 801d4de:	4770      	bx	lr
 801d4e0:	4610      	mov	r0, r2
 801d4e2:	e7fb      	b.n	801d4dc <__ascii_mbtowc+0x16>
 801d4e4:	f06f 0001 	mvn.w	r0, #1
 801d4e8:	e7f8      	b.n	801d4dc <__ascii_mbtowc+0x16>

0801d4ea <_realloc_r>:
 801d4ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d4ee:	4680      	mov	r8, r0
 801d4f0:	4614      	mov	r4, r2
 801d4f2:	460e      	mov	r6, r1
 801d4f4:	b921      	cbnz	r1, 801d500 <_realloc_r+0x16>
 801d4f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801d4fa:	4611      	mov	r1, r2
 801d4fc:	f7fd be80 	b.w	801b200 <_malloc_r>
 801d500:	b92a      	cbnz	r2, 801d50e <_realloc_r+0x24>
 801d502:	f7fd fe09 	bl	801b118 <_free_r>
 801d506:	4625      	mov	r5, r4
 801d508:	4628      	mov	r0, r5
 801d50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d50e:	f000 f842 	bl	801d596 <_malloc_usable_size_r>
 801d512:	4284      	cmp	r4, r0
 801d514:	4607      	mov	r7, r0
 801d516:	d802      	bhi.n	801d51e <_realloc_r+0x34>
 801d518:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801d51c:	d812      	bhi.n	801d544 <_realloc_r+0x5a>
 801d51e:	4621      	mov	r1, r4
 801d520:	4640      	mov	r0, r8
 801d522:	f7fd fe6d 	bl	801b200 <_malloc_r>
 801d526:	4605      	mov	r5, r0
 801d528:	2800      	cmp	r0, #0
 801d52a:	d0ed      	beq.n	801d508 <_realloc_r+0x1e>
 801d52c:	42bc      	cmp	r4, r7
 801d52e:	4622      	mov	r2, r4
 801d530:	4631      	mov	r1, r6
 801d532:	bf28      	it	cs
 801d534:	463a      	movcs	r2, r7
 801d536:	f7fc ffe6 	bl	801a506 <memcpy>
 801d53a:	4631      	mov	r1, r6
 801d53c:	4640      	mov	r0, r8
 801d53e:	f7fd fdeb 	bl	801b118 <_free_r>
 801d542:	e7e1      	b.n	801d508 <_realloc_r+0x1e>
 801d544:	4635      	mov	r5, r6
 801d546:	e7df      	b.n	801d508 <_realloc_r+0x1e>

0801d548 <__ascii_wctomb>:
 801d548:	b149      	cbz	r1, 801d55e <__ascii_wctomb+0x16>
 801d54a:	2aff      	cmp	r2, #255	; 0xff
 801d54c:	bf85      	ittet	hi
 801d54e:	238a      	movhi	r3, #138	; 0x8a
 801d550:	6003      	strhi	r3, [r0, #0]
 801d552:	700a      	strbls	r2, [r1, #0]
 801d554:	f04f 30ff 	movhi.w	r0, #4294967295
 801d558:	bf98      	it	ls
 801d55a:	2001      	movls	r0, #1
 801d55c:	4770      	bx	lr
 801d55e:	4608      	mov	r0, r1
 801d560:	4770      	bx	lr
	...

0801d564 <fiprintf>:
 801d564:	b40e      	push	{r1, r2, r3}
 801d566:	b503      	push	{r0, r1, lr}
 801d568:	4601      	mov	r1, r0
 801d56a:	ab03      	add	r3, sp, #12
 801d56c:	4805      	ldr	r0, [pc, #20]	; (801d584 <fiprintf+0x20>)
 801d56e:	f853 2b04 	ldr.w	r2, [r3], #4
 801d572:	6800      	ldr	r0, [r0, #0]
 801d574:	9301      	str	r3, [sp, #4]
 801d576:	f000 f83f 	bl	801d5f8 <_vfiprintf_r>
 801d57a:	b002      	add	sp, #8
 801d57c:	f85d eb04 	ldr.w	lr, [sp], #4
 801d580:	b003      	add	sp, #12
 801d582:	4770      	bx	lr
 801d584:	24000158 	.word	0x24000158

0801d588 <abort>:
 801d588:	b508      	push	{r3, lr}
 801d58a:	2006      	movs	r0, #6
 801d58c:	f000 fa0c 	bl	801d9a8 <raise>
 801d590:	2001      	movs	r0, #1
 801d592:	f7e5 fe19 	bl	80031c8 <_exit>

0801d596 <_malloc_usable_size_r>:
 801d596:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d59a:	1f18      	subs	r0, r3, #4
 801d59c:	2b00      	cmp	r3, #0
 801d59e:	bfbc      	itt	lt
 801d5a0:	580b      	ldrlt	r3, [r1, r0]
 801d5a2:	18c0      	addlt	r0, r0, r3
 801d5a4:	4770      	bx	lr

0801d5a6 <__sfputc_r>:
 801d5a6:	6893      	ldr	r3, [r2, #8]
 801d5a8:	3b01      	subs	r3, #1
 801d5aa:	2b00      	cmp	r3, #0
 801d5ac:	b410      	push	{r4}
 801d5ae:	6093      	str	r3, [r2, #8]
 801d5b0:	da08      	bge.n	801d5c4 <__sfputc_r+0x1e>
 801d5b2:	6994      	ldr	r4, [r2, #24]
 801d5b4:	42a3      	cmp	r3, r4
 801d5b6:	db01      	blt.n	801d5bc <__sfputc_r+0x16>
 801d5b8:	290a      	cmp	r1, #10
 801d5ba:	d103      	bne.n	801d5c4 <__sfputc_r+0x1e>
 801d5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d5c0:	f000 b934 	b.w	801d82c <__swbuf_r>
 801d5c4:	6813      	ldr	r3, [r2, #0]
 801d5c6:	1c58      	adds	r0, r3, #1
 801d5c8:	6010      	str	r0, [r2, #0]
 801d5ca:	7019      	strb	r1, [r3, #0]
 801d5cc:	4608      	mov	r0, r1
 801d5ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d5d2:	4770      	bx	lr

0801d5d4 <__sfputs_r>:
 801d5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d5d6:	4606      	mov	r6, r0
 801d5d8:	460f      	mov	r7, r1
 801d5da:	4614      	mov	r4, r2
 801d5dc:	18d5      	adds	r5, r2, r3
 801d5de:	42ac      	cmp	r4, r5
 801d5e0:	d101      	bne.n	801d5e6 <__sfputs_r+0x12>
 801d5e2:	2000      	movs	r0, #0
 801d5e4:	e007      	b.n	801d5f6 <__sfputs_r+0x22>
 801d5e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d5ea:	463a      	mov	r2, r7
 801d5ec:	4630      	mov	r0, r6
 801d5ee:	f7ff ffda 	bl	801d5a6 <__sfputc_r>
 801d5f2:	1c43      	adds	r3, r0, #1
 801d5f4:	d1f3      	bne.n	801d5de <__sfputs_r+0xa>
 801d5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801d5f8 <_vfiprintf_r>:
 801d5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5fc:	460d      	mov	r5, r1
 801d5fe:	b09d      	sub	sp, #116	; 0x74
 801d600:	4614      	mov	r4, r2
 801d602:	4698      	mov	r8, r3
 801d604:	4606      	mov	r6, r0
 801d606:	b118      	cbz	r0, 801d610 <_vfiprintf_r+0x18>
 801d608:	6a03      	ldr	r3, [r0, #32]
 801d60a:	b90b      	cbnz	r3, 801d610 <_vfiprintf_r+0x18>
 801d60c:	f7fc fe62 	bl	801a2d4 <__sinit>
 801d610:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d612:	07d9      	lsls	r1, r3, #31
 801d614:	d405      	bmi.n	801d622 <_vfiprintf_r+0x2a>
 801d616:	89ab      	ldrh	r3, [r5, #12]
 801d618:	059a      	lsls	r2, r3, #22
 801d61a:	d402      	bmi.n	801d622 <_vfiprintf_r+0x2a>
 801d61c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d61e:	f7fc ff70 	bl	801a502 <__retarget_lock_acquire_recursive>
 801d622:	89ab      	ldrh	r3, [r5, #12]
 801d624:	071b      	lsls	r3, r3, #28
 801d626:	d501      	bpl.n	801d62c <_vfiprintf_r+0x34>
 801d628:	692b      	ldr	r3, [r5, #16]
 801d62a:	b99b      	cbnz	r3, 801d654 <_vfiprintf_r+0x5c>
 801d62c:	4629      	mov	r1, r5
 801d62e:	4630      	mov	r0, r6
 801d630:	f000 f93a 	bl	801d8a8 <__swsetup_r>
 801d634:	b170      	cbz	r0, 801d654 <_vfiprintf_r+0x5c>
 801d636:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d638:	07dc      	lsls	r4, r3, #31
 801d63a:	d504      	bpl.n	801d646 <_vfiprintf_r+0x4e>
 801d63c:	f04f 30ff 	mov.w	r0, #4294967295
 801d640:	b01d      	add	sp, #116	; 0x74
 801d642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d646:	89ab      	ldrh	r3, [r5, #12]
 801d648:	0598      	lsls	r0, r3, #22
 801d64a:	d4f7      	bmi.n	801d63c <_vfiprintf_r+0x44>
 801d64c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d64e:	f7fc ff59 	bl	801a504 <__retarget_lock_release_recursive>
 801d652:	e7f3      	b.n	801d63c <_vfiprintf_r+0x44>
 801d654:	2300      	movs	r3, #0
 801d656:	9309      	str	r3, [sp, #36]	; 0x24
 801d658:	2320      	movs	r3, #32
 801d65a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d65e:	f8cd 800c 	str.w	r8, [sp, #12]
 801d662:	2330      	movs	r3, #48	; 0x30
 801d664:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801d818 <_vfiprintf_r+0x220>
 801d668:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d66c:	f04f 0901 	mov.w	r9, #1
 801d670:	4623      	mov	r3, r4
 801d672:	469a      	mov	sl, r3
 801d674:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d678:	b10a      	cbz	r2, 801d67e <_vfiprintf_r+0x86>
 801d67a:	2a25      	cmp	r2, #37	; 0x25
 801d67c:	d1f9      	bne.n	801d672 <_vfiprintf_r+0x7a>
 801d67e:	ebba 0b04 	subs.w	fp, sl, r4
 801d682:	d00b      	beq.n	801d69c <_vfiprintf_r+0xa4>
 801d684:	465b      	mov	r3, fp
 801d686:	4622      	mov	r2, r4
 801d688:	4629      	mov	r1, r5
 801d68a:	4630      	mov	r0, r6
 801d68c:	f7ff ffa2 	bl	801d5d4 <__sfputs_r>
 801d690:	3001      	adds	r0, #1
 801d692:	f000 80a9 	beq.w	801d7e8 <_vfiprintf_r+0x1f0>
 801d696:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d698:	445a      	add	r2, fp
 801d69a:	9209      	str	r2, [sp, #36]	; 0x24
 801d69c:	f89a 3000 	ldrb.w	r3, [sl]
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	f000 80a1 	beq.w	801d7e8 <_vfiprintf_r+0x1f0>
 801d6a6:	2300      	movs	r3, #0
 801d6a8:	f04f 32ff 	mov.w	r2, #4294967295
 801d6ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d6b0:	f10a 0a01 	add.w	sl, sl, #1
 801d6b4:	9304      	str	r3, [sp, #16]
 801d6b6:	9307      	str	r3, [sp, #28]
 801d6b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d6bc:	931a      	str	r3, [sp, #104]	; 0x68
 801d6be:	4654      	mov	r4, sl
 801d6c0:	2205      	movs	r2, #5
 801d6c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d6c6:	4854      	ldr	r0, [pc, #336]	; (801d818 <_vfiprintf_r+0x220>)
 801d6c8:	f7e2 fe22 	bl	8000310 <memchr>
 801d6cc:	9a04      	ldr	r2, [sp, #16]
 801d6ce:	b9d8      	cbnz	r0, 801d708 <_vfiprintf_r+0x110>
 801d6d0:	06d1      	lsls	r1, r2, #27
 801d6d2:	bf44      	itt	mi
 801d6d4:	2320      	movmi	r3, #32
 801d6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d6da:	0713      	lsls	r3, r2, #28
 801d6dc:	bf44      	itt	mi
 801d6de:	232b      	movmi	r3, #43	; 0x2b
 801d6e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d6e4:	f89a 3000 	ldrb.w	r3, [sl]
 801d6e8:	2b2a      	cmp	r3, #42	; 0x2a
 801d6ea:	d015      	beq.n	801d718 <_vfiprintf_r+0x120>
 801d6ec:	9a07      	ldr	r2, [sp, #28]
 801d6ee:	4654      	mov	r4, sl
 801d6f0:	2000      	movs	r0, #0
 801d6f2:	f04f 0c0a 	mov.w	ip, #10
 801d6f6:	4621      	mov	r1, r4
 801d6f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d6fc:	3b30      	subs	r3, #48	; 0x30
 801d6fe:	2b09      	cmp	r3, #9
 801d700:	d94d      	bls.n	801d79e <_vfiprintf_r+0x1a6>
 801d702:	b1b0      	cbz	r0, 801d732 <_vfiprintf_r+0x13a>
 801d704:	9207      	str	r2, [sp, #28]
 801d706:	e014      	b.n	801d732 <_vfiprintf_r+0x13a>
 801d708:	eba0 0308 	sub.w	r3, r0, r8
 801d70c:	fa09 f303 	lsl.w	r3, r9, r3
 801d710:	4313      	orrs	r3, r2
 801d712:	9304      	str	r3, [sp, #16]
 801d714:	46a2      	mov	sl, r4
 801d716:	e7d2      	b.n	801d6be <_vfiprintf_r+0xc6>
 801d718:	9b03      	ldr	r3, [sp, #12]
 801d71a:	1d19      	adds	r1, r3, #4
 801d71c:	681b      	ldr	r3, [r3, #0]
 801d71e:	9103      	str	r1, [sp, #12]
 801d720:	2b00      	cmp	r3, #0
 801d722:	bfbb      	ittet	lt
 801d724:	425b      	neglt	r3, r3
 801d726:	f042 0202 	orrlt.w	r2, r2, #2
 801d72a:	9307      	strge	r3, [sp, #28]
 801d72c:	9307      	strlt	r3, [sp, #28]
 801d72e:	bfb8      	it	lt
 801d730:	9204      	strlt	r2, [sp, #16]
 801d732:	7823      	ldrb	r3, [r4, #0]
 801d734:	2b2e      	cmp	r3, #46	; 0x2e
 801d736:	d10c      	bne.n	801d752 <_vfiprintf_r+0x15a>
 801d738:	7863      	ldrb	r3, [r4, #1]
 801d73a:	2b2a      	cmp	r3, #42	; 0x2a
 801d73c:	d134      	bne.n	801d7a8 <_vfiprintf_r+0x1b0>
 801d73e:	9b03      	ldr	r3, [sp, #12]
 801d740:	1d1a      	adds	r2, r3, #4
 801d742:	681b      	ldr	r3, [r3, #0]
 801d744:	9203      	str	r2, [sp, #12]
 801d746:	2b00      	cmp	r3, #0
 801d748:	bfb8      	it	lt
 801d74a:	f04f 33ff 	movlt.w	r3, #4294967295
 801d74e:	3402      	adds	r4, #2
 801d750:	9305      	str	r3, [sp, #20]
 801d752:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801d828 <_vfiprintf_r+0x230>
 801d756:	7821      	ldrb	r1, [r4, #0]
 801d758:	2203      	movs	r2, #3
 801d75a:	4650      	mov	r0, sl
 801d75c:	f7e2 fdd8 	bl	8000310 <memchr>
 801d760:	b138      	cbz	r0, 801d772 <_vfiprintf_r+0x17a>
 801d762:	9b04      	ldr	r3, [sp, #16]
 801d764:	eba0 000a 	sub.w	r0, r0, sl
 801d768:	2240      	movs	r2, #64	; 0x40
 801d76a:	4082      	lsls	r2, r0
 801d76c:	4313      	orrs	r3, r2
 801d76e:	3401      	adds	r4, #1
 801d770:	9304      	str	r3, [sp, #16]
 801d772:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d776:	4829      	ldr	r0, [pc, #164]	; (801d81c <_vfiprintf_r+0x224>)
 801d778:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d77c:	2206      	movs	r2, #6
 801d77e:	f7e2 fdc7 	bl	8000310 <memchr>
 801d782:	2800      	cmp	r0, #0
 801d784:	d03f      	beq.n	801d806 <_vfiprintf_r+0x20e>
 801d786:	4b26      	ldr	r3, [pc, #152]	; (801d820 <_vfiprintf_r+0x228>)
 801d788:	bb1b      	cbnz	r3, 801d7d2 <_vfiprintf_r+0x1da>
 801d78a:	9b03      	ldr	r3, [sp, #12]
 801d78c:	3307      	adds	r3, #7
 801d78e:	f023 0307 	bic.w	r3, r3, #7
 801d792:	3308      	adds	r3, #8
 801d794:	9303      	str	r3, [sp, #12]
 801d796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d798:	443b      	add	r3, r7
 801d79a:	9309      	str	r3, [sp, #36]	; 0x24
 801d79c:	e768      	b.n	801d670 <_vfiprintf_r+0x78>
 801d79e:	fb0c 3202 	mla	r2, ip, r2, r3
 801d7a2:	460c      	mov	r4, r1
 801d7a4:	2001      	movs	r0, #1
 801d7a6:	e7a6      	b.n	801d6f6 <_vfiprintf_r+0xfe>
 801d7a8:	2300      	movs	r3, #0
 801d7aa:	3401      	adds	r4, #1
 801d7ac:	9305      	str	r3, [sp, #20]
 801d7ae:	4619      	mov	r1, r3
 801d7b0:	f04f 0c0a 	mov.w	ip, #10
 801d7b4:	4620      	mov	r0, r4
 801d7b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d7ba:	3a30      	subs	r2, #48	; 0x30
 801d7bc:	2a09      	cmp	r2, #9
 801d7be:	d903      	bls.n	801d7c8 <_vfiprintf_r+0x1d0>
 801d7c0:	2b00      	cmp	r3, #0
 801d7c2:	d0c6      	beq.n	801d752 <_vfiprintf_r+0x15a>
 801d7c4:	9105      	str	r1, [sp, #20]
 801d7c6:	e7c4      	b.n	801d752 <_vfiprintf_r+0x15a>
 801d7c8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d7cc:	4604      	mov	r4, r0
 801d7ce:	2301      	movs	r3, #1
 801d7d0:	e7f0      	b.n	801d7b4 <_vfiprintf_r+0x1bc>
 801d7d2:	ab03      	add	r3, sp, #12
 801d7d4:	9300      	str	r3, [sp, #0]
 801d7d6:	462a      	mov	r2, r5
 801d7d8:	4b12      	ldr	r3, [pc, #72]	; (801d824 <_vfiprintf_r+0x22c>)
 801d7da:	a904      	add	r1, sp, #16
 801d7dc:	4630      	mov	r0, r6
 801d7de:	f7fb ff3f 	bl	8019660 <_printf_float>
 801d7e2:	4607      	mov	r7, r0
 801d7e4:	1c78      	adds	r0, r7, #1
 801d7e6:	d1d6      	bne.n	801d796 <_vfiprintf_r+0x19e>
 801d7e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801d7ea:	07d9      	lsls	r1, r3, #31
 801d7ec:	d405      	bmi.n	801d7fa <_vfiprintf_r+0x202>
 801d7ee:	89ab      	ldrh	r3, [r5, #12]
 801d7f0:	059a      	lsls	r2, r3, #22
 801d7f2:	d402      	bmi.n	801d7fa <_vfiprintf_r+0x202>
 801d7f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801d7f6:	f7fc fe85 	bl	801a504 <__retarget_lock_release_recursive>
 801d7fa:	89ab      	ldrh	r3, [r5, #12]
 801d7fc:	065b      	lsls	r3, r3, #25
 801d7fe:	f53f af1d 	bmi.w	801d63c <_vfiprintf_r+0x44>
 801d802:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d804:	e71c      	b.n	801d640 <_vfiprintf_r+0x48>
 801d806:	ab03      	add	r3, sp, #12
 801d808:	9300      	str	r3, [sp, #0]
 801d80a:	462a      	mov	r2, r5
 801d80c:	4b05      	ldr	r3, [pc, #20]	; (801d824 <_vfiprintf_r+0x22c>)
 801d80e:	a904      	add	r1, sp, #16
 801d810:	4630      	mov	r0, r6
 801d812:	f7fc f9ad 	bl	8019b70 <_printf_i>
 801d816:	e7e4      	b.n	801d7e2 <_vfiprintf_r+0x1ea>
 801d818:	0801e479 	.word	0x0801e479
 801d81c:	0801e483 	.word	0x0801e483
 801d820:	08019661 	.word	0x08019661
 801d824:	0801d5d5 	.word	0x0801d5d5
 801d828:	0801e47f 	.word	0x0801e47f

0801d82c <__swbuf_r>:
 801d82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d82e:	460e      	mov	r6, r1
 801d830:	4614      	mov	r4, r2
 801d832:	4605      	mov	r5, r0
 801d834:	b118      	cbz	r0, 801d83e <__swbuf_r+0x12>
 801d836:	6a03      	ldr	r3, [r0, #32]
 801d838:	b90b      	cbnz	r3, 801d83e <__swbuf_r+0x12>
 801d83a:	f7fc fd4b 	bl	801a2d4 <__sinit>
 801d83e:	69a3      	ldr	r3, [r4, #24]
 801d840:	60a3      	str	r3, [r4, #8]
 801d842:	89a3      	ldrh	r3, [r4, #12]
 801d844:	071a      	lsls	r2, r3, #28
 801d846:	d525      	bpl.n	801d894 <__swbuf_r+0x68>
 801d848:	6923      	ldr	r3, [r4, #16]
 801d84a:	b31b      	cbz	r3, 801d894 <__swbuf_r+0x68>
 801d84c:	6823      	ldr	r3, [r4, #0]
 801d84e:	6922      	ldr	r2, [r4, #16]
 801d850:	1a98      	subs	r0, r3, r2
 801d852:	6963      	ldr	r3, [r4, #20]
 801d854:	b2f6      	uxtb	r6, r6
 801d856:	4283      	cmp	r3, r0
 801d858:	4637      	mov	r7, r6
 801d85a:	dc04      	bgt.n	801d866 <__swbuf_r+0x3a>
 801d85c:	4621      	mov	r1, r4
 801d85e:	4628      	mov	r0, r5
 801d860:	f7ff fa38 	bl	801ccd4 <_fflush_r>
 801d864:	b9e0      	cbnz	r0, 801d8a0 <__swbuf_r+0x74>
 801d866:	68a3      	ldr	r3, [r4, #8]
 801d868:	3b01      	subs	r3, #1
 801d86a:	60a3      	str	r3, [r4, #8]
 801d86c:	6823      	ldr	r3, [r4, #0]
 801d86e:	1c5a      	adds	r2, r3, #1
 801d870:	6022      	str	r2, [r4, #0]
 801d872:	701e      	strb	r6, [r3, #0]
 801d874:	6962      	ldr	r2, [r4, #20]
 801d876:	1c43      	adds	r3, r0, #1
 801d878:	429a      	cmp	r2, r3
 801d87a:	d004      	beq.n	801d886 <__swbuf_r+0x5a>
 801d87c:	89a3      	ldrh	r3, [r4, #12]
 801d87e:	07db      	lsls	r3, r3, #31
 801d880:	d506      	bpl.n	801d890 <__swbuf_r+0x64>
 801d882:	2e0a      	cmp	r6, #10
 801d884:	d104      	bne.n	801d890 <__swbuf_r+0x64>
 801d886:	4621      	mov	r1, r4
 801d888:	4628      	mov	r0, r5
 801d88a:	f7ff fa23 	bl	801ccd4 <_fflush_r>
 801d88e:	b938      	cbnz	r0, 801d8a0 <__swbuf_r+0x74>
 801d890:	4638      	mov	r0, r7
 801d892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d894:	4621      	mov	r1, r4
 801d896:	4628      	mov	r0, r5
 801d898:	f000 f806 	bl	801d8a8 <__swsetup_r>
 801d89c:	2800      	cmp	r0, #0
 801d89e:	d0d5      	beq.n	801d84c <__swbuf_r+0x20>
 801d8a0:	f04f 37ff 	mov.w	r7, #4294967295
 801d8a4:	e7f4      	b.n	801d890 <__swbuf_r+0x64>
	...

0801d8a8 <__swsetup_r>:
 801d8a8:	b538      	push	{r3, r4, r5, lr}
 801d8aa:	4b2a      	ldr	r3, [pc, #168]	; (801d954 <__swsetup_r+0xac>)
 801d8ac:	4605      	mov	r5, r0
 801d8ae:	6818      	ldr	r0, [r3, #0]
 801d8b0:	460c      	mov	r4, r1
 801d8b2:	b118      	cbz	r0, 801d8bc <__swsetup_r+0x14>
 801d8b4:	6a03      	ldr	r3, [r0, #32]
 801d8b6:	b90b      	cbnz	r3, 801d8bc <__swsetup_r+0x14>
 801d8b8:	f7fc fd0c 	bl	801a2d4 <__sinit>
 801d8bc:	89a3      	ldrh	r3, [r4, #12]
 801d8be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801d8c2:	0718      	lsls	r0, r3, #28
 801d8c4:	d422      	bmi.n	801d90c <__swsetup_r+0x64>
 801d8c6:	06d9      	lsls	r1, r3, #27
 801d8c8:	d407      	bmi.n	801d8da <__swsetup_r+0x32>
 801d8ca:	2309      	movs	r3, #9
 801d8cc:	602b      	str	r3, [r5, #0]
 801d8ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801d8d2:	81a3      	strh	r3, [r4, #12]
 801d8d4:	f04f 30ff 	mov.w	r0, #4294967295
 801d8d8:	e034      	b.n	801d944 <__swsetup_r+0x9c>
 801d8da:	0758      	lsls	r0, r3, #29
 801d8dc:	d512      	bpl.n	801d904 <__swsetup_r+0x5c>
 801d8de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d8e0:	b141      	cbz	r1, 801d8f4 <__swsetup_r+0x4c>
 801d8e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d8e6:	4299      	cmp	r1, r3
 801d8e8:	d002      	beq.n	801d8f0 <__swsetup_r+0x48>
 801d8ea:	4628      	mov	r0, r5
 801d8ec:	f7fd fc14 	bl	801b118 <_free_r>
 801d8f0:	2300      	movs	r3, #0
 801d8f2:	6363      	str	r3, [r4, #52]	; 0x34
 801d8f4:	89a3      	ldrh	r3, [r4, #12]
 801d8f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801d8fa:	81a3      	strh	r3, [r4, #12]
 801d8fc:	2300      	movs	r3, #0
 801d8fe:	6063      	str	r3, [r4, #4]
 801d900:	6923      	ldr	r3, [r4, #16]
 801d902:	6023      	str	r3, [r4, #0]
 801d904:	89a3      	ldrh	r3, [r4, #12]
 801d906:	f043 0308 	orr.w	r3, r3, #8
 801d90a:	81a3      	strh	r3, [r4, #12]
 801d90c:	6923      	ldr	r3, [r4, #16]
 801d90e:	b94b      	cbnz	r3, 801d924 <__swsetup_r+0x7c>
 801d910:	89a3      	ldrh	r3, [r4, #12]
 801d912:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801d916:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d91a:	d003      	beq.n	801d924 <__swsetup_r+0x7c>
 801d91c:	4621      	mov	r1, r4
 801d91e:	4628      	mov	r0, r5
 801d920:	f000 f884 	bl	801da2c <__smakebuf_r>
 801d924:	89a0      	ldrh	r0, [r4, #12]
 801d926:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801d92a:	f010 0301 	ands.w	r3, r0, #1
 801d92e:	d00a      	beq.n	801d946 <__swsetup_r+0x9e>
 801d930:	2300      	movs	r3, #0
 801d932:	60a3      	str	r3, [r4, #8]
 801d934:	6963      	ldr	r3, [r4, #20]
 801d936:	425b      	negs	r3, r3
 801d938:	61a3      	str	r3, [r4, #24]
 801d93a:	6923      	ldr	r3, [r4, #16]
 801d93c:	b943      	cbnz	r3, 801d950 <__swsetup_r+0xa8>
 801d93e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801d942:	d1c4      	bne.n	801d8ce <__swsetup_r+0x26>
 801d944:	bd38      	pop	{r3, r4, r5, pc}
 801d946:	0781      	lsls	r1, r0, #30
 801d948:	bf58      	it	pl
 801d94a:	6963      	ldrpl	r3, [r4, #20]
 801d94c:	60a3      	str	r3, [r4, #8]
 801d94e:	e7f4      	b.n	801d93a <__swsetup_r+0x92>
 801d950:	2000      	movs	r0, #0
 801d952:	e7f7      	b.n	801d944 <__swsetup_r+0x9c>
 801d954:	24000158 	.word	0x24000158

0801d958 <_raise_r>:
 801d958:	291f      	cmp	r1, #31
 801d95a:	b538      	push	{r3, r4, r5, lr}
 801d95c:	4604      	mov	r4, r0
 801d95e:	460d      	mov	r5, r1
 801d960:	d904      	bls.n	801d96c <_raise_r+0x14>
 801d962:	2316      	movs	r3, #22
 801d964:	6003      	str	r3, [r0, #0]
 801d966:	f04f 30ff 	mov.w	r0, #4294967295
 801d96a:	bd38      	pop	{r3, r4, r5, pc}
 801d96c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801d96e:	b112      	cbz	r2, 801d976 <_raise_r+0x1e>
 801d970:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d974:	b94b      	cbnz	r3, 801d98a <_raise_r+0x32>
 801d976:	4620      	mov	r0, r4
 801d978:	f000 f830 	bl	801d9dc <_getpid_r>
 801d97c:	462a      	mov	r2, r5
 801d97e:	4601      	mov	r1, r0
 801d980:	4620      	mov	r0, r4
 801d982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d986:	f000 b817 	b.w	801d9b8 <_kill_r>
 801d98a:	2b01      	cmp	r3, #1
 801d98c:	d00a      	beq.n	801d9a4 <_raise_r+0x4c>
 801d98e:	1c59      	adds	r1, r3, #1
 801d990:	d103      	bne.n	801d99a <_raise_r+0x42>
 801d992:	2316      	movs	r3, #22
 801d994:	6003      	str	r3, [r0, #0]
 801d996:	2001      	movs	r0, #1
 801d998:	e7e7      	b.n	801d96a <_raise_r+0x12>
 801d99a:	2400      	movs	r4, #0
 801d99c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d9a0:	4628      	mov	r0, r5
 801d9a2:	4798      	blx	r3
 801d9a4:	2000      	movs	r0, #0
 801d9a6:	e7e0      	b.n	801d96a <_raise_r+0x12>

0801d9a8 <raise>:
 801d9a8:	4b02      	ldr	r3, [pc, #8]	; (801d9b4 <raise+0xc>)
 801d9aa:	4601      	mov	r1, r0
 801d9ac:	6818      	ldr	r0, [r3, #0]
 801d9ae:	f7ff bfd3 	b.w	801d958 <_raise_r>
 801d9b2:	bf00      	nop
 801d9b4:	24000158 	.word	0x24000158

0801d9b8 <_kill_r>:
 801d9b8:	b538      	push	{r3, r4, r5, lr}
 801d9ba:	4d07      	ldr	r5, [pc, #28]	; (801d9d8 <_kill_r+0x20>)
 801d9bc:	2300      	movs	r3, #0
 801d9be:	4604      	mov	r4, r0
 801d9c0:	4608      	mov	r0, r1
 801d9c2:	4611      	mov	r1, r2
 801d9c4:	602b      	str	r3, [r5, #0]
 801d9c6:	f7e5 fbef 	bl	80031a8 <_kill>
 801d9ca:	1c43      	adds	r3, r0, #1
 801d9cc:	d102      	bne.n	801d9d4 <_kill_r+0x1c>
 801d9ce:	682b      	ldr	r3, [r5, #0]
 801d9d0:	b103      	cbz	r3, 801d9d4 <_kill_r+0x1c>
 801d9d2:	6023      	str	r3, [r4, #0]
 801d9d4:	bd38      	pop	{r3, r4, r5, pc}
 801d9d6:	bf00      	nop
 801d9d8:	24003620 	.word	0x24003620

0801d9dc <_getpid_r>:
 801d9dc:	f7e5 bbdc 	b.w	8003198 <_getpid>

0801d9e0 <__swhatbuf_r>:
 801d9e0:	b570      	push	{r4, r5, r6, lr}
 801d9e2:	460c      	mov	r4, r1
 801d9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9e8:	2900      	cmp	r1, #0
 801d9ea:	b096      	sub	sp, #88	; 0x58
 801d9ec:	4615      	mov	r5, r2
 801d9ee:	461e      	mov	r6, r3
 801d9f0:	da0d      	bge.n	801da0e <__swhatbuf_r+0x2e>
 801d9f2:	89a3      	ldrh	r3, [r4, #12]
 801d9f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 801d9f8:	f04f 0100 	mov.w	r1, #0
 801d9fc:	bf0c      	ite	eq
 801d9fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801da02:	2340      	movne	r3, #64	; 0x40
 801da04:	2000      	movs	r0, #0
 801da06:	6031      	str	r1, [r6, #0]
 801da08:	602b      	str	r3, [r5, #0]
 801da0a:	b016      	add	sp, #88	; 0x58
 801da0c:	bd70      	pop	{r4, r5, r6, pc}
 801da0e:	466a      	mov	r2, sp
 801da10:	f000 f848 	bl	801daa4 <_fstat_r>
 801da14:	2800      	cmp	r0, #0
 801da16:	dbec      	blt.n	801d9f2 <__swhatbuf_r+0x12>
 801da18:	9901      	ldr	r1, [sp, #4]
 801da1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801da1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801da22:	4259      	negs	r1, r3
 801da24:	4159      	adcs	r1, r3
 801da26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801da2a:	e7eb      	b.n	801da04 <__swhatbuf_r+0x24>

0801da2c <__smakebuf_r>:
 801da2c:	898b      	ldrh	r3, [r1, #12]
 801da2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801da30:	079d      	lsls	r5, r3, #30
 801da32:	4606      	mov	r6, r0
 801da34:	460c      	mov	r4, r1
 801da36:	d507      	bpl.n	801da48 <__smakebuf_r+0x1c>
 801da38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801da3c:	6023      	str	r3, [r4, #0]
 801da3e:	6123      	str	r3, [r4, #16]
 801da40:	2301      	movs	r3, #1
 801da42:	6163      	str	r3, [r4, #20]
 801da44:	b002      	add	sp, #8
 801da46:	bd70      	pop	{r4, r5, r6, pc}
 801da48:	ab01      	add	r3, sp, #4
 801da4a:	466a      	mov	r2, sp
 801da4c:	f7ff ffc8 	bl	801d9e0 <__swhatbuf_r>
 801da50:	9900      	ldr	r1, [sp, #0]
 801da52:	4605      	mov	r5, r0
 801da54:	4630      	mov	r0, r6
 801da56:	f7fd fbd3 	bl	801b200 <_malloc_r>
 801da5a:	b948      	cbnz	r0, 801da70 <__smakebuf_r+0x44>
 801da5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801da60:	059a      	lsls	r2, r3, #22
 801da62:	d4ef      	bmi.n	801da44 <__smakebuf_r+0x18>
 801da64:	f023 0303 	bic.w	r3, r3, #3
 801da68:	f043 0302 	orr.w	r3, r3, #2
 801da6c:	81a3      	strh	r3, [r4, #12]
 801da6e:	e7e3      	b.n	801da38 <__smakebuf_r+0xc>
 801da70:	89a3      	ldrh	r3, [r4, #12]
 801da72:	6020      	str	r0, [r4, #0]
 801da74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801da78:	81a3      	strh	r3, [r4, #12]
 801da7a:	9b00      	ldr	r3, [sp, #0]
 801da7c:	6163      	str	r3, [r4, #20]
 801da7e:	9b01      	ldr	r3, [sp, #4]
 801da80:	6120      	str	r0, [r4, #16]
 801da82:	b15b      	cbz	r3, 801da9c <__smakebuf_r+0x70>
 801da84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801da88:	4630      	mov	r0, r6
 801da8a:	f000 f81d 	bl	801dac8 <_isatty_r>
 801da8e:	b128      	cbz	r0, 801da9c <__smakebuf_r+0x70>
 801da90:	89a3      	ldrh	r3, [r4, #12]
 801da92:	f023 0303 	bic.w	r3, r3, #3
 801da96:	f043 0301 	orr.w	r3, r3, #1
 801da9a:	81a3      	strh	r3, [r4, #12]
 801da9c:	89a3      	ldrh	r3, [r4, #12]
 801da9e:	431d      	orrs	r5, r3
 801daa0:	81a5      	strh	r5, [r4, #12]
 801daa2:	e7cf      	b.n	801da44 <__smakebuf_r+0x18>

0801daa4 <_fstat_r>:
 801daa4:	b538      	push	{r3, r4, r5, lr}
 801daa6:	4d07      	ldr	r5, [pc, #28]	; (801dac4 <_fstat_r+0x20>)
 801daa8:	2300      	movs	r3, #0
 801daaa:	4604      	mov	r4, r0
 801daac:	4608      	mov	r0, r1
 801daae:	4611      	mov	r1, r2
 801dab0:	602b      	str	r3, [r5, #0]
 801dab2:	f7e5 fbd8 	bl	8003266 <_fstat>
 801dab6:	1c43      	adds	r3, r0, #1
 801dab8:	d102      	bne.n	801dac0 <_fstat_r+0x1c>
 801daba:	682b      	ldr	r3, [r5, #0]
 801dabc:	b103      	cbz	r3, 801dac0 <_fstat_r+0x1c>
 801dabe:	6023      	str	r3, [r4, #0]
 801dac0:	bd38      	pop	{r3, r4, r5, pc}
 801dac2:	bf00      	nop
 801dac4:	24003620 	.word	0x24003620

0801dac8 <_isatty_r>:
 801dac8:	b538      	push	{r3, r4, r5, lr}
 801daca:	4d06      	ldr	r5, [pc, #24]	; (801dae4 <_isatty_r+0x1c>)
 801dacc:	2300      	movs	r3, #0
 801dace:	4604      	mov	r4, r0
 801dad0:	4608      	mov	r0, r1
 801dad2:	602b      	str	r3, [r5, #0]
 801dad4:	f7e5 fbd7 	bl	8003286 <_isatty>
 801dad8:	1c43      	adds	r3, r0, #1
 801dada:	d102      	bne.n	801dae2 <_isatty_r+0x1a>
 801dadc:	682b      	ldr	r3, [r5, #0]
 801dade:	b103      	cbz	r3, 801dae2 <_isatty_r+0x1a>
 801dae0:	6023      	str	r3, [r4, #0]
 801dae2:	bd38      	pop	{r3, r4, r5, pc}
 801dae4:	24003620 	.word	0x24003620

0801dae8 <_init>:
 801dae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801daea:	bf00      	nop
 801daec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801daee:	bc08      	pop	{r3}
 801daf0:	469e      	mov	lr, r3
 801daf2:	4770      	bx	lr

0801daf4 <_fini>:
 801daf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801daf6:	bf00      	nop
 801daf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dafa:	bc08      	pop	{r3}
 801dafc:	469e      	mov	lr, r3
 801dafe:	4770      	bx	lr
