
adc_dma_uart_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002790  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800289c  0800289c  0001289c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002904  08002904  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002904  08002904  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002904  08002904  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002904  08002904  00012904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002908  08002908  00012908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800290c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  2000005c  08002968  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08002968  00020240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY
 13 .debug_info   000079f5  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016a2  00000000  00000000  00027abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000748  00000000  00000000  00029160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000589  00000000  00000000  000298a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017566  00000000  00000000  00029e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009589  00000000  00000000  00041397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086e11  00000000  00000000  0004a920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002160  00000000  00000000  000d1734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d3894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002884 	.word	0x08002884

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002884 	.word	0x08002884

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b098      	sub	sp, #96	; 0x60
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fa33 	bl	80005cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f829 	bl	80001bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8df 	bl	800032c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800016e:	f000 f8b3 	bl	80002d8 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8000172:	f000 f873 	bl	800025c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  uint32_t adc_value;
  char buf_value0[90];
//  HAL_ADC_Start_DMA(&hadc1,adc_value,4);
  	HAL_ADC_Start(&hadc2);
 8000176:	480e      	ldr	r0, [pc, #56]	; (80001b0 <main+0x54>)
 8000178:	f000 fb86 	bl	8000888 <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  adc_value=HAL_ADC_GetValue(&hadc2);
 800017c:	480c      	ldr	r0, [pc, #48]	; (80001b0 <main+0x54>)
 800017e:	f000 fc31 	bl	80009e4 <HAL_ADC_GetValue>
 8000182:	65f8      	str	r0, [r7, #92]	; 0x5c
	  sprintf(buf_value0,"%ld  \r\n",adc_value);
 8000184:	463b      	mov	r3, r7
 8000186:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000188:	490a      	ldr	r1, [pc, #40]	; (80001b4 <main+0x58>)
 800018a:	4618      	mov	r0, r3
 800018c:	f001 fec8 	bl	8001f20 <siprintf>
	  HAL_UART_Transmit(&huart1, buf_value0, strlen(buf_value0), 10);
 8000190:	463b      	mov	r3, r7
 8000192:	4618      	mov	r0, r3
 8000194:	f7ff ffda 	bl	800014c <strlen>
 8000198:	4603      	mov	r3, r0
 800019a:	b29a      	uxth	r2, r3
 800019c:	4639      	mov	r1, r7
 800019e:	230a      	movs	r3, #10
 80001a0:	4805      	ldr	r0, [pc, #20]	; (80001b8 <main+0x5c>)
 80001a2:	f001 fd3d 	bl	8001c20 <HAL_UART_Transmit>
	  HAL_Delay(2000);
 80001a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001aa:	f000 fa71 	bl	8000690 <HAL_Delay>
	  adc_value=HAL_ADC_GetValue(&hadc2);
 80001ae:	e7e5      	b.n	800017c <main+0x20>
 80001b0:	20000078 	.word	0x20000078
 80001b4:	0800289c 	.word	0x0800289c
 80001b8:	200000a8 	.word	0x200000a8

080001bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b094      	sub	sp, #80	; 0x50
 80001c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80001c6:	2228      	movs	r2, #40	; 0x28
 80001c8:	2100      	movs	r1, #0
 80001ca:	4618      	mov	r0, r3
 80001cc:	f001 fec8 	bl	8001f60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d0:	f107 0314 	add.w	r3, r7, #20
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
 80001de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80001e0:	1d3b      	adds	r3, r7, #4
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ec:	2302      	movs	r3, #2
 80001ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f0:	2301      	movs	r3, #1
 80001f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001f4:	2310      	movs	r3, #16
 80001f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001f8:	2300      	movs	r3, #0
 80001fa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000200:	4618      	mov	r0, r3
 8000202:	f000 fff7 	bl	80011f4 <HAL_RCC_OscConfig>
 8000206:	4603      	mov	r3, r0
 8000208:	2b00      	cmp	r3, #0
 800020a:	d001      	beq.n	8000210 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800020c:	f000 f8a4 	bl	8000358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000210:	230f      	movs	r3, #15
 8000212:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000214:	2300      	movs	r3, #0
 8000216:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000218:	2300      	movs	r3, #0
 800021a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800021c:	2300      	movs	r3, #0
 800021e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000220:	2300      	movs	r3, #0
 8000222:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000224:	f107 0314 	add.w	r3, r7, #20
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f001 fa64 	bl	80016f8 <HAL_RCC_ClockConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000236:	f000 f88f 	bl	8000358 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800023a:	2302      	movs	r3, #2
 800023c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f001 fbe5 	bl	8001a14 <HAL_RCCEx_PeriphCLKConfig>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000250:	f000 f882 	bl	8000358 <Error_Handler>
  }
}
 8000254:	bf00      	nop
 8000256:	3750      	adds	r7, #80	; 0x50
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}

0800025c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800026c:	4b18      	ldr	r3, [pc, #96]	; (80002d0 <MX_ADC2_Init+0x74>)
 800026e:	4a19      	ldr	r2, [pc, #100]	; (80002d4 <MX_ADC2_Init+0x78>)
 8000270:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <MX_ADC2_Init+0x74>)
 8000274:	2200      	movs	r2, #0
 8000276:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <MX_ADC2_Init+0x74>)
 800027a:	2201      	movs	r2, #1
 800027c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <MX_ADC2_Init+0x74>)
 8000280:	2200      	movs	r2, #0
 8000282:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000284:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <MX_ADC2_Init+0x74>)
 8000286:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800028a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800028c:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <MX_ADC2_Init+0x74>)
 800028e:	2200      	movs	r2, #0
 8000290:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000292:	4b0f      	ldr	r3, [pc, #60]	; (80002d0 <MX_ADC2_Init+0x74>)
 8000294:	2201      	movs	r2, #1
 8000296:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000298:	480d      	ldr	r0, [pc, #52]	; (80002d0 <MX_ADC2_Init+0x74>)
 800029a:	f000 fa1d 	bl	80006d8 <HAL_ADC_Init>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80002a4:	f000 f858 	bl	8000358 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80002a8:	2307      	movs	r3, #7
 80002aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ac:	2301      	movs	r3, #1
 80002ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002b0:	2300      	movs	r3, #0
 80002b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	4619      	mov	r1, r3
 80002b8:	4805      	ldr	r0, [pc, #20]	; (80002d0 <MX_ADC2_Init+0x74>)
 80002ba:	f000 fb9f 	bl	80009fc <HAL_ADC_ConfigChannel>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80002c4:	f000 f848 	bl	8000358 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80002c8:	bf00      	nop
 80002ca:	3710      	adds	r7, #16
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	20000078 	.word	0x20000078
 80002d4:	40012800 	.word	0x40012800

080002d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002dc:	4b11      	ldr	r3, [pc, #68]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002de:	4a12      	ldr	r2, [pc, #72]	; (8000328 <MX_USART1_UART_Init+0x50>)
 80002e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002e2:	4b10      	ldr	r3, [pc, #64]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80002e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002f0:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002fc:	4b09      	ldr	r3, [pc, #36]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 80002fe:	220c      	movs	r2, #12
 8000300:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000302:	4b08      	ldr	r3, [pc, #32]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 8000304:	2200      	movs	r2, #0
 8000306:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000308:	4b06      	ldr	r3, [pc, #24]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 800030a:	2200      	movs	r2, #0
 800030c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800030e:	4805      	ldr	r0, [pc, #20]	; (8000324 <MX_USART1_UART_Init+0x4c>)
 8000310:	f001 fc36 	bl	8001b80 <HAL_UART_Init>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800031a:	f000 f81d 	bl	8000358 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800031e:	bf00      	nop
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	200000a8 	.word	0x200000a8
 8000328:	40013800 	.word	0x40013800

0800032c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <MX_GPIO_Init+0x28>)
 8000334:	699b      	ldr	r3, [r3, #24]
 8000336:	4a07      	ldr	r2, [pc, #28]	; (8000354 <MX_GPIO_Init+0x28>)
 8000338:	f043 0304 	orr.w	r3, r3, #4
 800033c:	6193      	str	r3, [r2, #24]
 800033e:	4b05      	ldr	r3, [pc, #20]	; (8000354 <MX_GPIO_Init+0x28>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	f003 0304 	and.w	r3, r3, #4
 8000346:	607b      	str	r3, [r7, #4]
 8000348:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40021000 	.word	0x40021000

08000358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800035c:	b672      	cpsid	i
}
 800035e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000360:	e7fe      	b.n	8000360 <Error_Handler+0x8>
	...

08000364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <HAL_MspInit+0x40>)
 800036c:	699b      	ldr	r3, [r3, #24]
 800036e:	4a0d      	ldr	r2, [pc, #52]	; (80003a4 <HAL_MspInit+0x40>)
 8000370:	f043 0301 	orr.w	r3, r3, #1
 8000374:	6193      	str	r3, [r2, #24]
 8000376:	4b0b      	ldr	r3, [pc, #44]	; (80003a4 <HAL_MspInit+0x40>)
 8000378:	699b      	ldr	r3, [r3, #24]
 800037a:	f003 0301 	and.w	r3, r3, #1
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <HAL_MspInit+0x40>)
 8000384:	69db      	ldr	r3, [r3, #28]
 8000386:	4a07      	ldr	r2, [pc, #28]	; (80003a4 <HAL_MspInit+0x40>)
 8000388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800038c:	61d3      	str	r3, [r2, #28]
 800038e:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <HAL_MspInit+0x40>)
 8000390:	69db      	ldr	r3, [r3, #28]
 8000392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000396:	603b      	str	r3, [r7, #0]
 8000398:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	bc80      	pop	{r7}
 80003a2:	4770      	bx	lr
 80003a4:	40021000 	.word	0x40021000

080003a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b088      	sub	sp, #32
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b0:	f107 0310 	add.w	r3, r7, #16
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC2)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	4a14      	ldr	r2, [pc, #80]	; (8000414 <HAL_ADC_MspInit+0x6c>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d121      	bne.n	800040c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80003c8:	4b13      	ldr	r3, [pc, #76]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a12      	ldr	r2, [pc, #72]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b10      	ldr	r3, [pc, #64]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e0:	4b0d      	ldr	r3, [pc, #52]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a0c      	ldr	r2, [pc, #48]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003e6:	f043 0304 	orr.w	r3, r3, #4
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <HAL_ADC_MspInit+0x70>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA7     ------> ADC2_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80003f8:	2380      	movs	r3, #128	; 0x80
 80003fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003fc:	2303      	movs	r3, #3
 80003fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000400:	f107 0310 	add.w	r3, r7, #16
 8000404:	4619      	mov	r1, r3
 8000406:	4805      	ldr	r0, [pc, #20]	; (800041c <HAL_ADC_MspInit+0x74>)
 8000408:	f000 fd70 	bl	8000eec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800040c:	bf00      	nop
 800040e:	3720      	adds	r7, #32
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40012800 	.word	0x40012800
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800

08000420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b088      	sub	sp, #32
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	2200      	movs	r2, #0
 800042e:	601a      	str	r2, [r3, #0]
 8000430:	605a      	str	r2, [r3, #4]
 8000432:	609a      	str	r2, [r3, #8]
 8000434:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a1c      	ldr	r2, [pc, #112]	; (80004ac <HAL_UART_MspInit+0x8c>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d131      	bne.n	80004a4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000440:	4b1b      	ldr	r3, [pc, #108]	; (80004b0 <HAL_UART_MspInit+0x90>)
 8000442:	699b      	ldr	r3, [r3, #24]
 8000444:	4a1a      	ldr	r2, [pc, #104]	; (80004b0 <HAL_UART_MspInit+0x90>)
 8000446:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800044a:	6193      	str	r3, [r2, #24]
 800044c:	4b18      	ldr	r3, [pc, #96]	; (80004b0 <HAL_UART_MspInit+0x90>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000454:	60fb      	str	r3, [r7, #12]
 8000456:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000458:	4b15      	ldr	r3, [pc, #84]	; (80004b0 <HAL_UART_MspInit+0x90>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	4a14      	ldr	r2, [pc, #80]	; (80004b0 <HAL_UART_MspInit+0x90>)
 800045e:	f043 0304 	orr.w	r3, r3, #4
 8000462:	6193      	str	r3, [r2, #24]
 8000464:	4b12      	ldr	r3, [pc, #72]	; (80004b0 <HAL_UART_MspInit+0x90>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	f003 0304 	and.w	r3, r3, #4
 800046c:	60bb      	str	r3, [r7, #8]
 800046e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000470:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000474:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000476:	2302      	movs	r3, #2
 8000478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800047a:	2303      	movs	r3, #3
 800047c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800047e:	f107 0310 	add.w	r3, r7, #16
 8000482:	4619      	mov	r1, r3
 8000484:	480b      	ldr	r0, [pc, #44]	; (80004b4 <HAL_UART_MspInit+0x94>)
 8000486:	f000 fd31 	bl	8000eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800048a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800048e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000494:	2300      	movs	r3, #0
 8000496:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000498:	f107 0310 	add.w	r3, r7, #16
 800049c:	4619      	mov	r1, r3
 800049e:	4805      	ldr	r0, [pc, #20]	; (80004b4 <HAL_UART_MspInit+0x94>)
 80004a0:	f000 fd24 	bl	8000eec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80004a4:	bf00      	nop
 80004a6:	3720      	adds	r7, #32
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40013800 	.word	0x40013800
 80004b0:	40021000 	.word	0x40021000
 80004b4:	40010800 	.word	0x40010800

080004b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004bc:	e7fe      	b.n	80004bc <NMI_Handler+0x4>

080004be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004be:	b480      	push	{r7}
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <HardFault_Handler+0x4>

080004c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c8:	e7fe      	b.n	80004c8 <MemManage_Handler+0x4>

080004ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ca:	b480      	push	{r7}
 80004cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004ce:	e7fe      	b.n	80004ce <BusFault_Handler+0x4>

080004d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d4:	e7fe      	b.n	80004d4 <UsageFault_Handler+0x4>

080004d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d6:	b480      	push	{r7}
 80004d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004da:	bf00      	nop
 80004dc:	46bd      	mov	sp, r7
 80004de:	bc80      	pop	{r7}
 80004e0:	4770      	bx	lr

080004e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004e2:	b480      	push	{r7}
 80004e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e6:	bf00      	nop
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr

080004ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ee:	b480      	push	{r7}
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004f2:	bf00      	nop
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr

080004fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004fe:	f000 f8ab 	bl	8000658 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000510:	4a14      	ldr	r2, [pc, #80]	; (8000564 <_sbrk+0x5c>)
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <_sbrk+0x60>)
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800051c:	4b13      	ldr	r3, [pc, #76]	; (800056c <_sbrk+0x64>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d102      	bne.n	800052a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000524:	4b11      	ldr	r3, [pc, #68]	; (800056c <_sbrk+0x64>)
 8000526:	4a12      	ldr	r2, [pc, #72]	; (8000570 <_sbrk+0x68>)
 8000528:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800052a:	4b10      	ldr	r3, [pc, #64]	; (800056c <_sbrk+0x64>)
 800052c:	681a      	ldr	r2, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	4413      	add	r3, r2
 8000532:	693a      	ldr	r2, [r7, #16]
 8000534:	429a      	cmp	r2, r3
 8000536:	d207      	bcs.n	8000548 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000538:	f001 fd1a 	bl	8001f70 <__errno>
 800053c:	4603      	mov	r3, r0
 800053e:	220c      	movs	r2, #12
 8000540:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000542:	f04f 33ff 	mov.w	r3, #4294967295
 8000546:	e009      	b.n	800055c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000548:	4b08      	ldr	r3, [pc, #32]	; (800056c <_sbrk+0x64>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800054e:	4b07      	ldr	r3, [pc, #28]	; (800056c <_sbrk+0x64>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	4a05      	ldr	r2, [pc, #20]	; (800056c <_sbrk+0x64>)
 8000558:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800055a:	68fb      	ldr	r3, [r7, #12]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3718      	adds	r7, #24
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20005000 	.word	0x20005000
 8000568:	00000400 	.word	0x00000400
 800056c:	200000f0 	.word	0x200000f0
 8000570:	20000240 	.word	0x20000240

08000574 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr

08000580 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000580:	f7ff fff8 	bl	8000574 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000584:	480b      	ldr	r0, [pc, #44]	; (80005b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000586:	490c      	ldr	r1, [pc, #48]	; (80005b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000588:	4a0c      	ldr	r2, [pc, #48]	; (80005bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800058a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800058c:	e002      	b.n	8000594 <LoopCopyDataInit>

0800058e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800058e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000592:	3304      	adds	r3, #4

08000594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000598:	d3f9      	bcc.n	800058e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800059a:	4a09      	ldr	r2, [pc, #36]	; (80005c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800059c:	4c09      	ldr	r4, [pc, #36]	; (80005c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a0:	e001      	b.n	80005a6 <LoopFillZerobss>

080005a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005a4:	3204      	adds	r2, #4

080005a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005a8:	d3fb      	bcc.n	80005a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005aa:	f001 fce7 	bl	8001f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005ae:	f7ff fdd5 	bl	800015c <main>
  bx lr
 80005b2:	4770      	bx	lr
  ldr r0, =_sdata
 80005b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80005bc:	0800290c 	.word	0x0800290c
  ldr r2, =_sbss
 80005c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80005c4:	20000240 	.word	0x20000240

080005c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005c8:	e7fe      	b.n	80005c8 <ADC1_2_IRQHandler>
	...

080005cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d0:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <HAL_Init+0x28>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a07      	ldr	r2, [pc, #28]	; (80005f4 <HAL_Init+0x28>)
 80005d6:	f043 0310 	orr.w	r3, r3, #16
 80005da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005dc:	2003      	movs	r0, #3
 80005de:	f000 fc51 	bl	8000e84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005e2:	200f      	movs	r0, #15
 80005e4:	f000 f808 	bl	80005f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005e8:	f7ff febc 	bl	8000364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40022000 	.word	0x40022000

080005f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <HAL_InitTick+0x54>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_InitTick+0x58>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4619      	mov	r1, r3
 800060a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000612:	fbb2 f3f3 	udiv	r3, r2, r3
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fc5b 	bl	8000ed2 <HAL_SYSTICK_Config>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000622:	2301      	movs	r3, #1
 8000624:	e00e      	b.n	8000644 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b0f      	cmp	r3, #15
 800062a:	d80a      	bhi.n	8000642 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800062c:	2200      	movs	r2, #0
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	f04f 30ff 	mov.w	r0, #4294967295
 8000634:	f000 fc31 	bl	8000e9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000638:	4a06      	ldr	r2, [pc, #24]	; (8000654 <HAL_InitTick+0x5c>)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800063e:	2300      	movs	r3, #0
 8000640:	e000      	b.n	8000644 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000642:	2301      	movs	r3, #1
}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000000 	.word	0x20000000
 8000650:	20000008 	.word	0x20000008
 8000654:	20000004 	.word	0x20000004

08000658 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <HAL_IncTick+0x1c>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	461a      	mov	r2, r3
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <HAL_IncTick+0x20>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	4413      	add	r3, r2
 8000668:	4a03      	ldr	r2, [pc, #12]	; (8000678 <HAL_IncTick+0x20>)
 800066a:	6013      	str	r3, [r2, #0]
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	20000008 	.word	0x20000008
 8000678:	200000f4 	.word	0x200000f4

0800067c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return uwTick;
 8000680:	4b02      	ldr	r3, [pc, #8]	; (800068c <HAL_GetTick+0x10>)
 8000682:	681b      	ldr	r3, [r3, #0]
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr
 800068c:	200000f4 	.word	0x200000f4

08000690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000698:	f7ff fff0 	bl	800067c <HAL_GetTick>
 800069c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006a8:	d005      	beq.n	80006b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006aa:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <HAL_Delay+0x44>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006b6:	bf00      	nop
 80006b8:	f7ff ffe0 	bl	800067c <HAL_GetTick>
 80006bc:	4602      	mov	r2, r0
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	1ad3      	subs	r3, r2, r3
 80006c2:	68fa      	ldr	r2, [r7, #12]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d8f7      	bhi.n	80006b8 <HAL_Delay+0x28>
  {
  }
}
 80006c8:	bf00      	nop
 80006ca:	bf00      	nop
 80006cc:	3710      	adds	r7, #16
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	20000008 	.word	0x20000008

080006d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006e0:	2300      	movs	r3, #0
 80006e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80006e4:	2300      	movs	r3, #0
 80006e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d101      	bne.n	80006fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80006f6:	2301      	movs	r3, #1
 80006f8:	e0be      	b.n	8000878 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000704:	2b00      	cmp	r3, #0
 8000706:	d109      	bne.n	800071c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2200      	movs	r2, #0
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2200      	movs	r2, #0
 8000712:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff fe46 	bl	80003a8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f000 fabf 	bl	8000ca0 <ADC_ConversionStop_Disable>
 8000722:	4603      	mov	r3, r0
 8000724:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800072a:	f003 0310 	and.w	r3, r3, #16
 800072e:	2b00      	cmp	r3, #0
 8000730:	f040 8099 	bne.w	8000866 <HAL_ADC_Init+0x18e>
 8000734:	7dfb      	ldrb	r3, [r7, #23]
 8000736:	2b00      	cmp	r3, #0
 8000738:	f040 8095 	bne.w	8000866 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000740:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000744:	f023 0302 	bic.w	r3, r3, #2
 8000748:	f043 0202 	orr.w	r2, r3, #2
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000758:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	7b1b      	ldrb	r3, [r3, #12]
 800075e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000760:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000762:	68ba      	ldr	r2, [r7, #8]
 8000764:	4313      	orrs	r3, r2
 8000766:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000770:	d003      	beq.n	800077a <HAL_ADC_Init+0xa2>
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	689b      	ldr	r3, [r3, #8]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d102      	bne.n	8000780 <HAL_ADC_Init+0xa8>
 800077a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800077e:	e000      	b.n	8000782 <HAL_ADC_Init+0xaa>
 8000780:	2300      	movs	r3, #0
 8000782:	693a      	ldr	r2, [r7, #16]
 8000784:	4313      	orrs	r3, r2
 8000786:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	7d1b      	ldrb	r3, [r3, #20]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d119      	bne.n	80007c4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	7b1b      	ldrb	r3, [r3, #12]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d109      	bne.n	80007ac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	699b      	ldr	r3, [r3, #24]
 800079c:	3b01      	subs	r3, #1
 800079e:	035a      	lsls	r2, r3, #13
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	4313      	orrs	r3, r2
 80007a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007a8:	613b      	str	r3, [r7, #16]
 80007aa:	e00b      	b.n	80007c4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007b0:	f043 0220 	orr.w	r2, r3, #32
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007bc:	f043 0201 	orr.w	r2, r3, #1
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	430a      	orrs	r2, r1
 80007d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	4b28      	ldr	r3, [pc, #160]	; (8000880 <HAL_ADC_Init+0x1a8>)
 80007e0:	4013      	ands	r3, r2
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	6812      	ldr	r2, [r2, #0]
 80007e6:	68b9      	ldr	r1, [r7, #8]
 80007e8:	430b      	orrs	r3, r1
 80007ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80007f4:	d003      	beq.n	80007fe <HAL_ADC_Init+0x126>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	689b      	ldr	r3, [r3, #8]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d104      	bne.n	8000808 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	691b      	ldr	r3, [r3, #16]
 8000802:	3b01      	subs	r3, #1
 8000804:	051b      	lsls	r3, r3, #20
 8000806:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800080e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	430a      	orrs	r2, r1
 800081a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	689a      	ldr	r2, [r3, #8]
 8000822:	4b18      	ldr	r3, [pc, #96]	; (8000884 <HAL_ADC_Init+0x1ac>)
 8000824:	4013      	ands	r3, r2
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	429a      	cmp	r2, r3
 800082a:	d10b      	bne.n	8000844 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2200      	movs	r2, #0
 8000830:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000836:	f023 0303 	bic.w	r3, r3, #3
 800083a:	f043 0201 	orr.w	r2, r3, #1
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000842:	e018      	b.n	8000876 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000848:	f023 0312 	bic.w	r3, r3, #18
 800084c:	f043 0210 	orr.w	r2, r3, #16
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000858:	f043 0201 	orr.w	r2, r3, #1
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000864:	e007      	b.n	8000876 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800086a:	f043 0210 	orr.w	r2, r3, #16
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000876:	7dfb      	ldrb	r3, [r7, #23]
}
 8000878:	4618      	mov	r0, r3
 800087a:	3718      	adds	r7, #24
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	ffe1f7fd 	.word	0xffe1f7fd
 8000884:	ff1f0efe 	.word	0xff1f0efe

08000888 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000890:	2300      	movs	r3, #0
 8000892:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800089a:	2b01      	cmp	r3, #1
 800089c:	d101      	bne.n	80008a2 <HAL_ADC_Start+0x1a>
 800089e:	2302      	movs	r3, #2
 80008a0:	e098      	b.n	80009d4 <HAL_ADC_Start+0x14c>
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2201      	movs	r2, #1
 80008a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80008aa:	6878      	ldr	r0, [r7, #4]
 80008ac:	f000 f99e 	bl	8000bec <ADC_Enable>
 80008b0:	4603      	mov	r3, r0
 80008b2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80008b4:	7bfb      	ldrb	r3, [r7, #15]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	f040 8087 	bne.w	80009ca <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008c4:	f023 0301 	bic.w	r3, r3, #1
 80008c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a41      	ldr	r2, [pc, #260]	; (80009dc <HAL_ADC_Start+0x154>)
 80008d6:	4293      	cmp	r3, r2
 80008d8:	d105      	bne.n	80008e6 <HAL_ADC_Start+0x5e>
 80008da:	4b41      	ldr	r3, [pc, #260]	; (80009e0 <HAL_ADC_Start+0x158>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d115      	bne.n	8000912 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d026      	beq.n	800094e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000904:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000908:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000910:	e01d      	b.n	800094e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000916:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a2f      	ldr	r2, [pc, #188]	; (80009e0 <HAL_ADC_Start+0x158>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d004      	beq.n	8000932 <HAL_ADC_Start+0xaa>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a2b      	ldr	r2, [pc, #172]	; (80009dc <HAL_ADC_Start+0x154>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d10d      	bne.n	800094e <HAL_ADC_Start+0xc6>
 8000932:	4b2b      	ldr	r3, [pc, #172]	; (80009e0 <HAL_ADC_Start+0x158>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800093a:	2b00      	cmp	r3, #0
 800093c:	d007      	beq.n	800094e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000942:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000946:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000952:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000956:	2b00      	cmp	r3, #0
 8000958:	d006      	beq.n	8000968 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800095e:	f023 0206 	bic.w	r2, r3, #6
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	62da      	str	r2, [r3, #44]	; 0x2c
 8000966:	e002      	b.n	800096e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2200      	movs	r2, #0
 800096c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2200      	movs	r2, #0
 8000972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f06f 0202 	mvn.w	r2, #2
 800097e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800098a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800098e:	d113      	bne.n	80009b8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000994:	4a11      	ldr	r2, [pc, #68]	; (80009dc <HAL_ADC_Start+0x154>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d105      	bne.n	80009a6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800099a:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <HAL_ADC_Start+0x158>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d108      	bne.n	80009b8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	689a      	ldr	r2, [r3, #8]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	e00c      	b.n	80009d2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	689a      	ldr	r2, [r3, #8]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	e003      	b.n	80009d2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80009d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40012800 	.word	0x40012800
 80009e0:	40012400 	.word	0x40012400

080009e4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a06:	2300      	movs	r3, #0
 8000a08:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d101      	bne.n	8000a1c <HAL_ADC_ConfigChannel+0x20>
 8000a18:	2302      	movs	r3, #2
 8000a1a:	e0dc      	b.n	8000bd6 <HAL_ADC_ConfigChannel+0x1da>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2201      	movs	r2, #1
 8000a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b06      	cmp	r3, #6
 8000a2a:	d81c      	bhi.n	8000a66 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685a      	ldr	r2, [r3, #4]
 8000a36:	4613      	mov	r3, r2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	4413      	add	r3, r2
 8000a3c:	3b05      	subs	r3, #5
 8000a3e:	221f      	movs	r2, #31
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	4019      	ands	r1, r3
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685a      	ldr	r2, [r3, #4]
 8000a50:	4613      	mov	r3, r2
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	4413      	add	r3, r2
 8000a56:	3b05      	subs	r3, #5
 8000a58:	fa00 f203 	lsl.w	r2, r0, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	430a      	orrs	r2, r1
 8000a62:	635a      	str	r2, [r3, #52]	; 0x34
 8000a64:	e03c      	b.n	8000ae0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b0c      	cmp	r3, #12
 8000a6c:	d81c      	bhi.n	8000aa8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685a      	ldr	r2, [r3, #4]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	009b      	lsls	r3, r3, #2
 8000a7c:	4413      	add	r3, r2
 8000a7e:	3b23      	subs	r3, #35	; 0x23
 8000a80:	221f      	movs	r2, #31
 8000a82:	fa02 f303 	lsl.w	r3, r2, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	4019      	ands	r1, r3
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	6818      	ldr	r0, [r3, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685a      	ldr	r2, [r3, #4]
 8000a92:	4613      	mov	r3, r2
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	4413      	add	r3, r2
 8000a98:	3b23      	subs	r3, #35	; 0x23
 8000a9a:	fa00 f203 	lsl.w	r2, r0, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	631a      	str	r2, [r3, #48]	; 0x30
 8000aa6:	e01b      	b.n	8000ae0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	4413      	add	r3, r2
 8000ab8:	3b41      	subs	r3, #65	; 0x41
 8000aba:	221f      	movs	r2, #31
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	4019      	ands	r1, r3
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	6818      	ldr	r0, [r3, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	4613      	mov	r3, r2
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	3b41      	subs	r3, #65	; 0x41
 8000ad4:	fa00 f203 	lsl.w	r2, r0, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	430a      	orrs	r2, r1
 8000ade:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b09      	cmp	r3, #9
 8000ae6:	d91c      	bls.n	8000b22 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68d9      	ldr	r1, [r3, #12]
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	4613      	mov	r3, r2
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	4413      	add	r3, r2
 8000af8:	3b1e      	subs	r3, #30
 8000afa:	2207      	movs	r2, #7
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	43db      	mvns	r3, r3
 8000b02:	4019      	ands	r1, r3
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	6898      	ldr	r0, [r3, #8]
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	4413      	add	r3, r2
 8000b12:	3b1e      	subs	r3, #30
 8000b14:	fa00 f203 	lsl.w	r2, r0, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	e019      	b.n	8000b56 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	6919      	ldr	r1, [r3, #16]
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	2207      	movs	r2, #7
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	4019      	ands	r1, r3
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	6898      	ldr	r0, [r3, #8]
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	fa00 f203 	lsl.w	r2, r0, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	430a      	orrs	r2, r1
 8000b54:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b10      	cmp	r3, #16
 8000b5c:	d003      	beq.n	8000b66 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b62:	2b11      	cmp	r3, #17
 8000b64:	d132      	bne.n	8000bcc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a1d      	ldr	r2, [pc, #116]	; (8000be0 <HAL_ADC_ConfigChannel+0x1e4>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d125      	bne.n	8000bbc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	689b      	ldr	r3, [r3, #8]
 8000b76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d126      	bne.n	8000bcc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	689a      	ldr	r2, [r3, #8]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000b8c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b10      	cmp	r3, #16
 8000b94:	d11a      	bne.n	8000bcc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000b96:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <HAL_ADC_ConfigChannel+0x1e8>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a13      	ldr	r2, [pc, #76]	; (8000be8 <HAL_ADC_ConfigChannel+0x1ec>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	0c9a      	lsrs	r2, r3, #18
 8000ba2:	4613      	mov	r3, r2
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	4413      	add	r3, r2
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bac:	e002      	b.n	8000bb4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1f9      	bne.n	8000bae <HAL_ADC_ConfigChannel+0x1b2>
 8000bba:	e007      	b.n	8000bcc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc0:	f043 0220 	orr.w	r2, r3, #32
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40012400 	.word	0x40012400
 8000be4:	20000000 	.word	0x20000000
 8000be8:	431bde83 	.word	0x431bde83

08000bec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d040      	beq.n	8000c8c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	689a      	ldr	r2, [r3, #8]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f042 0201 	orr.w	r2, r2, #1
 8000c18:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <ADC_Enable+0xac>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a1f      	ldr	r2, [pc, #124]	; (8000c9c <ADC_Enable+0xb0>)
 8000c20:	fba2 2303 	umull	r2, r3, r2, r3
 8000c24:	0c9b      	lsrs	r3, r3, #18
 8000c26:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000c28:	e002      	b.n	8000c30 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	3b01      	subs	r3, #1
 8000c2e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d1f9      	bne.n	8000c2a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000c36:	f7ff fd21 	bl	800067c <HAL_GetTick>
 8000c3a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c3c:	e01f      	b.n	8000c7e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c3e:	f7ff fd1d 	bl	800067c <HAL_GetTick>
 8000c42:	4602      	mov	r2, r0
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d918      	bls.n	8000c7e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d011      	beq.n	8000c7e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5e:	f043 0210 	orr.w	r2, r3, #16
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6a:	f043 0201 	orr.w	r2, r3, #1
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2200      	movs	r2, #0
 8000c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e007      	b.n	8000c8e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d1d8      	bne.n	8000c3e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	20000000 	.word	0x20000000
 8000c9c:	431bde83 	.word	0x431bde83

08000ca0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	689b      	ldr	r3, [r3, #8]
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d12e      	bne.n	8000d18 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	689a      	ldr	r2, [r3, #8]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f022 0201 	bic.w	r2, r2, #1
 8000cc8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000cca:	f7ff fcd7 	bl	800067c <HAL_GetTick>
 8000cce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000cd0:	e01b      	b.n	8000d0a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000cd2:	f7ff fcd3 	bl	800067c <HAL_GetTick>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	1ad3      	subs	r3, r2, r3
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d914      	bls.n	8000d0a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d10d      	bne.n	8000d0a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf2:	f043 0210 	orr.w	r2, r3, #16
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfe:	f043 0201 	orr.w	r2, r3, #1
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e007      	b.n	8000d1a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	f003 0301 	and.w	r3, r3, #1
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d0dc      	beq.n	8000cd2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bc80      	pop	{r7}
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	6039      	str	r1, [r7, #0]
 8000d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	db0a      	blt.n	8000db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	490c      	ldr	r1, [pc, #48]	; (8000dd4 <__NVIC_SetPriority+0x4c>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	0112      	lsls	r2, r2, #4
 8000da8:	b2d2      	uxtb	r2, r2
 8000daa:	440b      	add	r3, r1
 8000dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db0:	e00a      	b.n	8000dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2da      	uxtb	r2, r3
 8000db6:	4908      	ldr	r1, [pc, #32]	; (8000dd8 <__NVIC_SetPriority+0x50>)
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	f003 030f 	and.w	r3, r3, #15
 8000dbe:	3b04      	subs	r3, #4
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	440b      	add	r3, r1
 8000dc6:	761a      	strb	r2, [r3, #24]
}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b089      	sub	sp, #36	; 0x24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	60f8      	str	r0, [r7, #12]
 8000de4:	60b9      	str	r1, [r7, #8]
 8000de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	f1c3 0307 	rsb	r3, r3, #7
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	bf28      	it	cs
 8000dfa:	2304      	movcs	r3, #4
 8000dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3304      	adds	r3, #4
 8000e02:	2b06      	cmp	r3, #6
 8000e04:	d902      	bls.n	8000e0c <NVIC_EncodePriority+0x30>
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3b03      	subs	r3, #3
 8000e0a:	e000      	b.n	8000e0e <NVIC_EncodePriority+0x32>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	401a      	ands	r2, r3
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e24:	f04f 31ff 	mov.w	r1, #4294967295
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	43d9      	mvns	r1, r3
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	4313      	orrs	r3, r2
         );
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3724      	adds	r7, #36	; 0x24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr

08000e40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e50:	d301      	bcc.n	8000e56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e52:	2301      	movs	r3, #1
 8000e54:	e00f      	b.n	8000e76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <SysTick_Config+0x40>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e5e:	210f      	movs	r1, #15
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	f7ff ff90 	bl	8000d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <SysTick_Config+0x40>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6e:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <SysTick_Config+0x40>)
 8000e70:	2207      	movs	r2, #7
 8000e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	e000e010 	.word	0xe000e010

08000e84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff ff49 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b086      	sub	sp, #24
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	607a      	str	r2, [r7, #4]
 8000ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eac:	f7ff ff5e 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	6978      	ldr	r0, [r7, #20]
 8000eb8:	f7ff ff90 	bl	8000ddc <NVIC_EncodePriority>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec2:	4611      	mov	r1, r2
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff5f 	bl	8000d88 <__NVIC_SetPriority>
}
 8000eca:	bf00      	nop
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ffb0 	bl	8000e40 <SysTick_Config>
 8000ee0:	4603      	mov	r3, r0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b08b      	sub	sp, #44	; 0x2c
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000efe:	e169      	b.n	80011d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f00:	2201      	movs	r2, #1
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	69fa      	ldr	r2, [r7, #28]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	f040 8158 	bne.w	80011ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	4a9a      	ldr	r2, [pc, #616]	; (800118c <HAL_GPIO_Init+0x2a0>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d05e      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f28:	4a98      	ldr	r2, [pc, #608]	; (800118c <HAL_GPIO_Init+0x2a0>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d875      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f2e:	4a98      	ldr	r2, [pc, #608]	; (8001190 <HAL_GPIO_Init+0x2a4>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d058      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f34:	4a96      	ldr	r2, [pc, #600]	; (8001190 <HAL_GPIO_Init+0x2a4>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d86f      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f3a:	4a96      	ldr	r2, [pc, #600]	; (8001194 <HAL_GPIO_Init+0x2a8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d052      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f40:	4a94      	ldr	r2, [pc, #592]	; (8001194 <HAL_GPIO_Init+0x2a8>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d869      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f46:	4a94      	ldr	r2, [pc, #592]	; (8001198 <HAL_GPIO_Init+0x2ac>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d04c      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f4c:	4a92      	ldr	r2, [pc, #584]	; (8001198 <HAL_GPIO_Init+0x2ac>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d863      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f52:	4a92      	ldr	r2, [pc, #584]	; (800119c <HAL_GPIO_Init+0x2b0>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d046      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
 8000f58:	4a90      	ldr	r2, [pc, #576]	; (800119c <HAL_GPIO_Init+0x2b0>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d85d      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f5e:	2b12      	cmp	r3, #18
 8000f60:	d82a      	bhi.n	8000fb8 <HAL_GPIO_Init+0xcc>
 8000f62:	2b12      	cmp	r3, #18
 8000f64:	d859      	bhi.n	800101a <HAL_GPIO_Init+0x12e>
 8000f66:	a201      	add	r2, pc, #4	; (adr r2, 8000f6c <HAL_GPIO_Init+0x80>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000fe7 	.word	0x08000fe7
 8000f70:	08000fc1 	.word	0x08000fc1
 8000f74:	08000fd3 	.word	0x08000fd3
 8000f78:	08001015 	.word	0x08001015
 8000f7c:	0800101b 	.word	0x0800101b
 8000f80:	0800101b 	.word	0x0800101b
 8000f84:	0800101b 	.word	0x0800101b
 8000f88:	0800101b 	.word	0x0800101b
 8000f8c:	0800101b 	.word	0x0800101b
 8000f90:	0800101b 	.word	0x0800101b
 8000f94:	0800101b 	.word	0x0800101b
 8000f98:	0800101b 	.word	0x0800101b
 8000f9c:	0800101b 	.word	0x0800101b
 8000fa0:	0800101b 	.word	0x0800101b
 8000fa4:	0800101b 	.word	0x0800101b
 8000fa8:	0800101b 	.word	0x0800101b
 8000fac:	0800101b 	.word	0x0800101b
 8000fb0:	08000fc9 	.word	0x08000fc9
 8000fb4:	08000fdd 	.word	0x08000fdd
 8000fb8:	4a79      	ldr	r2, [pc, #484]	; (80011a0 <HAL_GPIO_Init+0x2b4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fbe:	e02c      	b.n	800101a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	623b      	str	r3, [r7, #32]
          break;
 8000fc6:	e029      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	623b      	str	r3, [r7, #32]
          break;
 8000fd0:	e024      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	3308      	adds	r3, #8
 8000fd8:	623b      	str	r3, [r7, #32]
          break;
 8000fda:	e01f      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	330c      	adds	r3, #12
 8000fe2:	623b      	str	r3, [r7, #32]
          break;
 8000fe4:	e01a      	b.n	800101c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d102      	bne.n	8000ff4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	623b      	str	r3, [r7, #32]
          break;
 8000ff2:	e013      	b.n	800101c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d105      	bne.n	8001008 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ffc:	2308      	movs	r3, #8
 8000ffe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69fa      	ldr	r2, [r7, #28]
 8001004:	611a      	str	r2, [r3, #16]
          break;
 8001006:	e009      	b.n	800101c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001008:	2308      	movs	r3, #8
 800100a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69fa      	ldr	r2, [r7, #28]
 8001010:	615a      	str	r2, [r3, #20]
          break;
 8001012:	e003      	b.n	800101c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
          break;
 8001018:	e000      	b.n	800101c <HAL_GPIO_Init+0x130>
          break;
 800101a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2bff      	cmp	r3, #255	; 0xff
 8001020:	d801      	bhi.n	8001026 <HAL_GPIO_Init+0x13a>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	e001      	b.n	800102a <HAL_GPIO_Init+0x13e>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3304      	adds	r3, #4
 800102a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	2bff      	cmp	r3, #255	; 0xff
 8001030:	d802      	bhi.n	8001038 <HAL_GPIO_Init+0x14c>
 8001032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	e002      	b.n	800103e <HAL_GPIO_Init+0x152>
 8001038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103a:	3b08      	subs	r3, #8
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	210f      	movs	r1, #15
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	fa01 f303 	lsl.w	r3, r1, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	401a      	ands	r2, r3
 8001050:	6a39      	ldr	r1, [r7, #32]
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	fa01 f303 	lsl.w	r3, r1, r3
 8001058:	431a      	orrs	r2, r3
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	f000 80b1 	beq.w	80011ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800106c:	4b4d      	ldr	r3, [pc, #308]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a4c      	ldr	r2, [pc, #304]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 8001072:	f043 0301 	orr.w	r3, r3, #1
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b4a      	ldr	r3, [pc, #296]	; (80011a4 <HAL_GPIO_Init+0x2b8>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001084:	4a48      	ldr	r2, [pc, #288]	; (80011a8 <HAL_GPIO_Init+0x2bc>)
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001090:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	220f      	movs	r2, #15
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	4013      	ands	r3, r2
 80010a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a40      	ldr	r2, [pc, #256]	; (80011ac <HAL_GPIO_Init+0x2c0>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d013      	beq.n	80010d8 <HAL_GPIO_Init+0x1ec>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a3f      	ldr	r2, [pc, #252]	; (80011b0 <HAL_GPIO_Init+0x2c4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d00d      	beq.n	80010d4 <HAL_GPIO_Init+0x1e8>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a3e      	ldr	r2, [pc, #248]	; (80011b4 <HAL_GPIO_Init+0x2c8>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d007      	beq.n	80010d0 <HAL_GPIO_Init+0x1e4>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a3d      	ldr	r2, [pc, #244]	; (80011b8 <HAL_GPIO_Init+0x2cc>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d101      	bne.n	80010cc <HAL_GPIO_Init+0x1e0>
 80010c8:	2303      	movs	r3, #3
 80010ca:	e006      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010cc:	2304      	movs	r3, #4
 80010ce:	e004      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d0:	2302      	movs	r3, #2
 80010d2:	e002      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d4:	2301      	movs	r3, #1
 80010d6:	e000      	b.n	80010da <HAL_GPIO_Init+0x1ee>
 80010d8:	2300      	movs	r3, #0
 80010da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010dc:	f002 0203 	and.w	r2, r2, #3
 80010e0:	0092      	lsls	r2, r2, #2
 80010e2:	4093      	lsls	r3, r2
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010ea:	492f      	ldr	r1, [pc, #188]	; (80011a8 <HAL_GPIO_Init+0x2bc>)
 80010ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ee:	089b      	lsrs	r3, r3, #2
 80010f0:	3302      	adds	r3, #2
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d006      	beq.n	8001112 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001104:	4b2d      	ldr	r3, [pc, #180]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001106:	689a      	ldr	r2, [r3, #8]
 8001108:	492c      	ldr	r1, [pc, #176]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	4313      	orrs	r3, r2
 800110e:	608b      	str	r3, [r1, #8]
 8001110:	e006      	b.n	8001120 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001112:	4b2a      	ldr	r3, [pc, #168]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001114:	689a      	ldr	r2, [r3, #8]
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	43db      	mvns	r3, r3
 800111a:	4928      	ldr	r1, [pc, #160]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800111c:	4013      	ands	r3, r2
 800111e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001128:	2b00      	cmp	r3, #0
 800112a:	d006      	beq.n	800113a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800112c:	4b23      	ldr	r3, [pc, #140]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800112e:	68da      	ldr	r2, [r3, #12]
 8001130:	4922      	ldr	r1, [pc, #136]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	60cb      	str	r3, [r1, #12]
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800113a:	4b20      	ldr	r3, [pc, #128]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800113c:	68da      	ldr	r2, [r3, #12]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	43db      	mvns	r3, r3
 8001142:	491e      	ldr	r1, [pc, #120]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001144:	4013      	ands	r3, r2
 8001146:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	4918      	ldr	r1, [pc, #96]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	604b      	str	r3, [r1, #4]
 8001160:	e006      	b.n	8001170 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	43db      	mvns	r3, r3
 800116a:	4914      	ldr	r1, [pc, #80]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800116c:	4013      	ands	r3, r2
 800116e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d021      	beq.n	80011c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	490e      	ldr	r1, [pc, #56]	; (80011bc <HAL_GPIO_Init+0x2d0>)
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	600b      	str	r3, [r1, #0]
 8001188:	e021      	b.n	80011ce <HAL_GPIO_Init+0x2e2>
 800118a:	bf00      	nop
 800118c:	10320000 	.word	0x10320000
 8001190:	10310000 	.word	0x10310000
 8001194:	10220000 	.word	0x10220000
 8001198:	10210000 	.word	0x10210000
 800119c:	10120000 	.word	0x10120000
 80011a0:	10110000 	.word	0x10110000
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40010000 	.word	0x40010000
 80011ac:	40010800 	.word	0x40010800
 80011b0:	40010c00 	.word	0x40010c00
 80011b4:	40011000 	.word	0x40011000
 80011b8:	40011400 	.word	0x40011400
 80011bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <HAL_GPIO_Init+0x304>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	43db      	mvns	r3, r3
 80011c8:	4909      	ldr	r1, [pc, #36]	; (80011f0 <HAL_GPIO_Init+0x304>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d0:	3301      	adds	r3, #1
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011da:	fa22 f303 	lsr.w	r3, r2, r3
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f47f ae8e 	bne.w	8000f00 <HAL_GPIO_Init+0x14>
  }
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	372c      	adds	r7, #44	; 0x2c
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	40010400 	.word	0x40010400

080011f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e272      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 8087 	beq.w	8001322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001214:	4b92      	ldr	r3, [pc, #584]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	2b04      	cmp	r3, #4
 800121e:	d00c      	beq.n	800123a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001220:	4b8f      	ldr	r3, [pc, #572]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	2b08      	cmp	r3, #8
 800122a:	d112      	bne.n	8001252 <HAL_RCC_OscConfig+0x5e>
 800122c:	4b8c      	ldr	r3, [pc, #560]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001238:	d10b      	bne.n	8001252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123a:	4b89      	ldr	r3, [pc, #548]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d06c      	beq.n	8001320 <HAL_RCC_OscConfig+0x12c>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d168      	bne.n	8001320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e24c      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800125a:	d106      	bne.n	800126a <HAL_RCC_OscConfig+0x76>
 800125c:	4b80      	ldr	r3, [pc, #512]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a7f      	ldr	r2, [pc, #508]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001266:	6013      	str	r3, [r2, #0]
 8001268:	e02e      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10c      	bne.n	800128c <HAL_RCC_OscConfig+0x98>
 8001272:	4b7b      	ldr	r3, [pc, #492]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a7a      	ldr	r2, [pc, #488]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	4b78      	ldr	r3, [pc, #480]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a77      	ldr	r2, [pc, #476]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001288:	6013      	str	r3, [r2, #0]
 800128a:	e01d      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001294:	d10c      	bne.n	80012b0 <HAL_RCC_OscConfig+0xbc>
 8001296:	4b72      	ldr	r3, [pc, #456]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a71      	ldr	r2, [pc, #452]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800129c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	4b6f      	ldr	r3, [pc, #444]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a6e      	ldr	r2, [pc, #440]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e00b      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 80012b0:	4b6b      	ldr	r3, [pc, #428]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a6a      	ldr	r2, [pc, #424]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	4b68      	ldr	r3, [pc, #416]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a67      	ldr	r2, [pc, #412]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d013      	beq.n	80012f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d0:	f7ff f9d4 	bl	800067c <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d8:	f7ff f9d0 	bl	800067c <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b64      	cmp	r3, #100	; 0x64
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e200      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ea:	4b5d      	ldr	r3, [pc, #372]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0f0      	beq.n	80012d8 <HAL_RCC_OscConfig+0xe4>
 80012f6:	e014      	b.n	8001322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff f9c0 	bl	800067c <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001300:	f7ff f9bc 	bl	800067c <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b64      	cmp	r3, #100	; 0x64
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e1ec      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001312:	4b53      	ldr	r3, [pc, #332]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x10c>
 800131e:	e000      	b.n	8001322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d063      	beq.n	80013f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800132e:	4b4c      	ldr	r3, [pc, #304]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 030c 	and.w	r3, r3, #12
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00b      	beq.n	8001352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800133a:	4b49      	ldr	r3, [pc, #292]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 030c 	and.w	r3, r3, #12
 8001342:	2b08      	cmp	r3, #8
 8001344:	d11c      	bne.n	8001380 <HAL_RCC_OscConfig+0x18c>
 8001346:	4b46      	ldr	r3, [pc, #280]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d116      	bne.n	8001380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001352:	4b43      	ldr	r3, [pc, #268]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d005      	beq.n	800136a <HAL_RCC_OscConfig+0x176>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d001      	beq.n	800136a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e1c0      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136a:	4b3d      	ldr	r3, [pc, #244]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4939      	ldr	r1, [pc, #228]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800137e:	e03a      	b.n	80013f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d020      	beq.n	80013ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001388:	4b36      	ldr	r3, [pc, #216]	; (8001464 <HAL_RCC_OscConfig+0x270>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138e:	f7ff f975 	bl	800067c <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001396:	f7ff f971 	bl	800067c <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e1a1      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a8:	4b2d      	ldr	r3, [pc, #180]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b4:	4b2a      	ldr	r3, [pc, #168]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4927      	ldr	r1, [pc, #156]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	600b      	str	r3, [r1, #0]
 80013c8:	e015      	b.n	80013f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ca:	4b26      	ldr	r3, [pc, #152]	; (8001464 <HAL_RCC_OscConfig+0x270>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff f954 	bl	800067c <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013d8:	f7ff f950 	bl	800067c <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e180      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ea:	4b1d      	ldr	r3, [pc, #116]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0308 	and.w	r3, r3, #8
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d03a      	beq.n	8001478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d019      	beq.n	800143e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <HAL_RCC_OscConfig+0x274>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001410:	f7ff f934 	bl	800067c <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001418:	f7ff f930 	bl	800067c <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e160      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142a:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <HAL_RCC_OscConfig+0x26c>)
 800142c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001436:	2001      	movs	r0, #1
 8001438:	f000 face 	bl	80019d8 <RCC_Delay>
 800143c:	e01c      	b.n	8001478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800143e:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <HAL_RCC_OscConfig+0x274>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001444:	f7ff f91a 	bl	800067c <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800144a:	e00f      	b.n	800146c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144c:	f7ff f916 	bl	800067c <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d908      	bls.n	800146c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e146      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	42420000 	.word	0x42420000
 8001468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800146c:	4b92      	ldr	r3, [pc, #584]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1e9      	bne.n	800144c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0304 	and.w	r3, r3, #4
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 80a6 	beq.w	80015d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800148a:	4b8b      	ldr	r3, [pc, #556]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10d      	bne.n	80014b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4b88      	ldr	r3, [pc, #544]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a87      	ldr	r2, [pc, #540]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b85      	ldr	r3, [pc, #532]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ae:	2301      	movs	r3, #1
 80014b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b2:	4b82      	ldr	r3, [pc, #520]	; (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d118      	bne.n	80014f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014be:	4b7f      	ldr	r3, [pc, #508]	; (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a7e      	ldr	r2, [pc, #504]	; (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ca:	f7ff f8d7 	bl	800067c <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d2:	f7ff f8d3 	bl	800067c <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b64      	cmp	r3, #100	; 0x64
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e103      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	4b75      	ldr	r3, [pc, #468]	; (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0f0      	beq.n	80014d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d106      	bne.n	8001506 <HAL_RCC_OscConfig+0x312>
 80014f8:	4b6f      	ldr	r3, [pc, #444]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	4a6e      	ldr	r2, [pc, #440]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6213      	str	r3, [r2, #32]
 8001504:	e02d      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x334>
 800150e:	4b6a      	ldr	r3, [pc, #424]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	4a69      	ldr	r2, [pc, #420]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001514:	f023 0301 	bic.w	r3, r3, #1
 8001518:	6213      	str	r3, [r2, #32]
 800151a:	4b67      	ldr	r3, [pc, #412]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	4a66      	ldr	r2, [pc, #408]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001520:	f023 0304 	bic.w	r3, r3, #4
 8001524:	6213      	str	r3, [r2, #32]
 8001526:	e01c      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	2b05      	cmp	r3, #5
 800152e:	d10c      	bne.n	800154a <HAL_RCC_OscConfig+0x356>
 8001530:	4b61      	ldr	r3, [pc, #388]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001532:	6a1b      	ldr	r3, [r3, #32]
 8001534:	4a60      	ldr	r2, [pc, #384]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6213      	str	r3, [r2, #32]
 800153c:	4b5e      	ldr	r3, [pc, #376]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	4a5d      	ldr	r2, [pc, #372]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6213      	str	r3, [r2, #32]
 8001548:	e00b      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 800154a:	4b5b      	ldr	r3, [pc, #364]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800154c:	6a1b      	ldr	r3, [r3, #32]
 800154e:	4a5a      	ldr	r2, [pc, #360]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001550:	f023 0301 	bic.w	r3, r3, #1
 8001554:	6213      	str	r3, [r2, #32]
 8001556:	4b58      	ldr	r3, [pc, #352]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4a57      	ldr	r2, [pc, #348]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800155c:	f023 0304 	bic.w	r3, r3, #4
 8001560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d015      	beq.n	8001596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156a:	f7ff f887 	bl	800067c <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001570:	e00a      	b.n	8001588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7ff f883 	bl	800067c <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001580:	4293      	cmp	r3, r2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e0b1      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	4b4b      	ldr	r3, [pc, #300]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0ee      	beq.n	8001572 <HAL_RCC_OscConfig+0x37e>
 8001594:	e014      	b.n	80015c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff f871 	bl	800067c <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159c:	e00a      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800159e:	f7ff f86d 	bl	800067c <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e09b      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	4b40      	ldr	r3, [pc, #256]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1ee      	bne.n	800159e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d105      	bne.n	80015d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c6:	4b3c      	ldr	r3, [pc, #240]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a3b      	ldr	r2, [pc, #236]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 8087 	beq.w	80016ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 030c 	and.w	r3, r3, #12
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d061      	beq.n	80016ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d146      	bne.n	800167e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f0:	4b33      	ldr	r3, [pc, #204]	; (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff f841 	bl	800067c <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015fe:	f7ff f83d 	bl	800067c <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e06d      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001610:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001624:	d108      	bne.n	8001638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001626:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	4921      	ldr	r1, [pc, #132]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001638:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a19      	ldr	r1, [r3, #32]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001648:	430b      	orrs	r3, r1
 800164a:	491b      	ldr	r1, [pc, #108]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001650:	4b1b      	ldr	r3, [pc, #108]	; (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001656:	f7ff f811 	bl	800067c <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165e:	f7ff f80d 	bl	800067c <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e03d      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001670:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCC_OscConfig+0x46a>
 800167c:	e035      	b.n	80016ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7fe fffa 	bl	800067c <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800168c:	f7fe fff6 	bl	800067c <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e026      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1f0      	bne.n	800168c <HAL_RCC_OscConfig+0x498>
 80016aa:	e01e      	b.n	80016ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d107      	bne.n	80016c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e019      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
 80016b8:	40021000 	.word	0x40021000
 80016bc:	40007000 	.word	0x40007000
 80016c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016c4:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_RCC_OscConfig+0x500>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d106      	bne.n	80016e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d001      	beq.n	80016ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000

080016f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0d0      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800170c:	4b6a      	ldr	r3, [pc, #424]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	429a      	cmp	r2, r3
 8001718:	d910      	bls.n	800173c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171a:	4b67      	ldr	r3, [pc, #412]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f023 0207 	bic.w	r2, r3, #7
 8001722:	4965      	ldr	r1, [pc, #404]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	4313      	orrs	r3, r2
 8001728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	4a58      	ldr	r2, [pc, #352]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800175a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800175e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	4a52      	ldr	r2, [pc, #328]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001772:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001776:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001786:	4313      	orrs	r3, r2
 8001788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d040      	beq.n	8001818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d115      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d107      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b6:	4b41      	ldr	r3, [pc, #260]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d109      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e073      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c6:	4b3d      	ldr	r3, [pc, #244]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e06b      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017d6:	4b39      	ldr	r3, [pc, #228]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f023 0203 	bic.w	r2, r3, #3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	4936      	ldr	r1, [pc, #216]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017e8:	f7fe ff48 	bl	800067c <HAL_GetTick>
 80017ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ee:	e00a      	b.n	8001806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f0:	f7fe ff44 	bl	800067c <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fe:	4293      	cmp	r3, r2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e053      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001806:	4b2d      	ldr	r3, [pc, #180]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f003 020c 	and.w	r2, r3, #12
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	429a      	cmp	r2, r3
 8001816:	d1eb      	bne.n	80017f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0307 	and.w	r3, r3, #7
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d210      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001826:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f023 0207 	bic.w	r2, r3, #7
 800182e:	4922      	ldr	r1, [pc, #136]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001862:	4313      	orrs	r3, r2
 8001864:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001882:	4313      	orrs	r3, r2
 8001884:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f821 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188a:	4602      	mov	r2, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	490a      	ldr	r1, [pc, #40]	; (80018c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001898:	5ccb      	ldrb	r3, [r1, r3]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1cc>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_ClockConfig+0x1d0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fea6 	bl	80005f8 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40022000 	.word	0x40022000
 80018bc:	40021000 	.word	0x40021000
 80018c0:	080028a4 	.word	0x080028a4
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b087      	sub	sp, #28
 80018d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018e6:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <HAL_RCC_GetSysClockFreq+0x94>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d002      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x30>
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d003      	beq.n	8001902 <HAL_RCC_GetSysClockFreq+0x36>
 80018fa:	e027      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018fc:	4b19      	ldr	r3, [pc, #100]	; (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 80018fe:	613b      	str	r3, [r7, #16]
      break;
 8001900:	e027      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	0c9b      	lsrs	r3, r3, #18
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	4a17      	ldr	r2, [pc, #92]	; (8001968 <HAL_RCC_GetSysClockFreq+0x9c>)
 800190c:	5cd3      	ldrb	r3, [r2, r3]
 800190e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d010      	beq.n	800193c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800191a:	4b11      	ldr	r3, [pc, #68]	; (8001960 <HAL_RCC_GetSysClockFreq+0x94>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	0c5b      	lsrs	r3, r3, #17
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	4a11      	ldr	r2, [pc, #68]	; (800196c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a0d      	ldr	r2, [pc, #52]	; (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 800192e:	fb03 f202 	mul.w	r2, r3, r2
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	fbb2 f3f3 	udiv	r3, r2, r3
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	e004      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0c      	ldr	r2, [pc, #48]	; (8001970 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001940:	fb02 f303 	mul.w	r3, r2, r3
 8001944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	613b      	str	r3, [r7, #16]
      break;
 800194a:	e002      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 800194e:	613b      	str	r3, [r7, #16]
      break;
 8001950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001952:	693b      	ldr	r3, [r7, #16]
}
 8001954:	4618      	mov	r0, r3
 8001956:	371c      	adds	r7, #28
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	007a1200 	.word	0x007a1200
 8001968:	080028bc 	.word	0x080028bc
 800196c:	080028cc 	.word	0x080028cc
 8001970:	003d0900 	.word	0x003d0900

08001974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001978:	4b02      	ldr	r3, [pc, #8]	; (8001984 <HAL_RCC_GetHCLKFreq+0x10>)
 800197a:	681b      	ldr	r3, [r3, #0]
}
 800197c:	4618      	mov	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr
 8001984:	20000000 	.word	0x20000000

08001988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800198c:	f7ff fff2 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 8001990:	4602      	mov	r2, r0
 8001992:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	0a1b      	lsrs	r3, r3, #8
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	4903      	ldr	r1, [pc, #12]	; (80019ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800199e:	5ccb      	ldrb	r3, [r1, r3]
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40021000 	.word	0x40021000
 80019ac:	080028b4 	.word	0x080028b4

080019b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019b4:	f7ff ffde 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 80019b8:	4602      	mov	r2, r0
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	0adb      	lsrs	r3, r3, #11
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	4903      	ldr	r1, [pc, #12]	; (80019d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019c6:	5ccb      	ldrb	r3, [r1, r3]
 80019c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40021000 	.word	0x40021000
 80019d4:	080028b4 	.word	0x080028b4

080019d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <RCC_Delay+0x34>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <RCC_Delay+0x38>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	0a5b      	lsrs	r3, r3, #9
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
 80019f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019f4:	bf00      	nop
  }
  while (Delay --);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	1e5a      	subs	r2, r3, #1
 80019fa:	60fa      	str	r2, [r7, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1f9      	bne.n	80019f4 <RCC_Delay+0x1c>
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	10624dd3 	.word	0x10624dd3

08001a14 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	2300      	movs	r3, #0
 8001a22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d07d      	beq.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a34:	4b4f      	ldr	r3, [pc, #316]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a36:	69db      	ldr	r3, [r3, #28]
 8001a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10d      	bne.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a40:	4b4c      	ldr	r3, [pc, #304]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	4a4b      	ldr	r2, [pc, #300]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	61d3      	str	r3, [r2, #28]
 8001a4c:	4b49      	ldr	r3, [pc, #292]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a5c:	4b46      	ldr	r3, [pc, #280]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d118      	bne.n	8001a9a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a68:	4b43      	ldr	r3, [pc, #268]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a42      	ldr	r2, [pc, #264]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a74:	f7fe fe02 	bl	800067c <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	e008      	b.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a7c:	f7fe fdfe 	bl	800067c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b64      	cmp	r3, #100	; 0x64
 8001a88:	d901      	bls.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e06d      	b.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8e:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a9a:	4b36      	ldr	r3, [pc, #216]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a9c:	6a1b      	ldr	r3, [r3, #32]
 8001a9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aa2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d02e      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ab2:	68fa      	ldr	r2, [r7, #12]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d027      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ac0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ac2:	4b2e      	ldr	r3, [pc, #184]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ac8:	4b2c      	ldr	r3, [pc, #176]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ace:	4a29      	ldr	r2, [pc, #164]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d014      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ade:	f7fe fdcd 	bl	800067c <HAL_GetTick>
 8001ae2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae4:	e00a      	b.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae6:	f7fe fdc9 	bl	800067c <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e036      	b.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afc:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0ee      	beq.n	8001ae6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b08:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	4917      	ldr	r1, [pc, #92]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b16:	4313      	orrs	r3, r2
 8001b18:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b22:	69db      	ldr	r3, [r3, #28]
 8001b24:	4a13      	ldr	r2, [pc, #76]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d008      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	490b      	ldr	r1, [pc, #44]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0310 	and.w	r3, r3, #16
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d008      	beq.n	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b56:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	4904      	ldr	r1, [pc, #16]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40007000 	.word	0x40007000
 8001b7c:	42420440 	.word	0x42420440

08001b80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e042      	b.n	8001c18 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7fe fc3a 	bl	8000420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2224      	movs	r2, #36	; 0x24
 8001bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f91d 	bl	8001e04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001bd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	695a      	ldr	r2, [r3, #20]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001be8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2220      	movs	r2, #32
 8001c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	; 0x28
 8001c24:	af02      	add	r7, sp, #8
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	2b20      	cmp	r3, #32
 8001c3e:	d16d      	bne.n	8001d1c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d002      	beq.n	8001c4c <HAL_UART_Transmit+0x2c>
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e066      	b.n	8001d1e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2200      	movs	r2, #0
 8001c54:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2221      	movs	r2, #33	; 0x21
 8001c5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c5e:	f7fe fd0d 	bl	800067c <HAL_GetTick>
 8001c62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	88fa      	ldrh	r2, [r7, #6]
 8001c68:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	88fa      	ldrh	r2, [r7, #6]
 8001c6e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c78:	d108      	bne.n	8001c8c <HAL_UART_Transmit+0x6c>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d104      	bne.n	8001c8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	61bb      	str	r3, [r7, #24]
 8001c8a:	e003      	b.n	8001c94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001c94:	e02a      	b.n	8001cec <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f000 f840 	bl	8001d26 <UART_WaitOnFlagUntilTimeout>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e036      	b.n	8001d1e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10b      	bne.n	8001cce <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	3302      	adds	r3, #2
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	e007      	b.n	8001cde <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	781a      	ldrb	r2, [r3, #0]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1cf      	bne.n	8001c96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2140      	movs	r1, #64	; 0x40
 8001d00:	68f8      	ldr	r0, [r7, #12]
 8001d02:	f000 f810 	bl	8001d26 <UART_WaitOnFlagUntilTimeout>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e006      	b.n	8001d1e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2220      	movs	r2, #32
 8001d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	e000      	b.n	8001d1e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001d1c:	2302      	movs	r3, #2
  }
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3720      	adds	r7, #32
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b090      	sub	sp, #64	; 0x40
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	603b      	str	r3, [r7, #0]
 8001d32:	4613      	mov	r3, r2
 8001d34:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d36:	e050      	b.n	8001dda <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3e:	d04c      	beq.n	8001dda <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d007      	beq.n	8001d56 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d46:	f7fe fc99 	bl	800067c <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d241      	bcs.n	8001dda <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	330c      	adds	r3, #12
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d60:	e853 3f00 	ldrex	r3, [r3]
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	330c      	adds	r3, #12
 8001d74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d76:	637a      	str	r2, [r7, #52]	; 0x34
 8001d78:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d7c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d7e:	e841 2300 	strex	r3, r2, [r1]
 8001d82:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1e5      	bne.n	8001d56 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3314      	adds	r3, #20
 8001d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	e853 3f00 	ldrex	r3, [r3]
 8001d98:	613b      	str	r3, [r7, #16]
   return(result);
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	63bb      	str	r3, [r7, #56]	; 0x38
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	3314      	adds	r3, #20
 8001da8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001daa:	623a      	str	r2, [r7, #32]
 8001dac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dae:	69f9      	ldr	r1, [r7, #28]
 8001db0:	6a3a      	ldr	r2, [r7, #32]
 8001db2:	e841 2300 	strex	r3, r2, [r1]
 8001db6:	61bb      	str	r3, [r7, #24]
   return(result);
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1e5      	bne.n	8001d8a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2220      	movs	r2, #32
 8001dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2220      	movs	r2, #32
 8001dca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e00f      	b.n	8001dfa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	4013      	ands	r3, r2
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	bf0c      	ite	eq
 8001dea:	2301      	moveq	r3, #1
 8001dec:	2300      	movne	r3, #0
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	461a      	mov	r2, r3
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d09f      	beq.n	8001d38 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3740      	adds	r7, #64	; 0x40
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689a      	ldr	r2, [r3, #8]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001e3e:	f023 030c 	bic.w	r3, r3, #12
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6812      	ldr	r2, [r2, #0]
 8001e46:	68b9      	ldr	r1, [r7, #8]
 8001e48:	430b      	orrs	r3, r1
 8001e4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	699a      	ldr	r2, [r3, #24]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a2c      	ldr	r2, [pc, #176]	; (8001f18 <UART_SetConfig+0x114>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d103      	bne.n	8001e74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001e6c:	f7ff fda0 	bl	80019b0 <HAL_RCC_GetPCLK2Freq>
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	e002      	b.n	8001e7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001e74:	f7ff fd88 	bl	8001988 <HAL_RCC_GetPCLK1Freq>
 8001e78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	009a      	lsls	r2, r3, #2
 8001e84:	441a      	add	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e90:	4a22      	ldr	r2, [pc, #136]	; (8001f1c <UART_SetConfig+0x118>)
 8001e92:	fba2 2303 	umull	r2, r3, r2, r3
 8001e96:	095b      	lsrs	r3, r3, #5
 8001e98:	0119      	lsls	r1, r3, #4
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	009a      	lsls	r2, r3, #2
 8001ea4:	441a      	add	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <UART_SetConfig+0x118>)
 8001eb2:	fba3 0302 	umull	r0, r3, r3, r2
 8001eb6:	095b      	lsrs	r3, r3, #5
 8001eb8:	2064      	movs	r0, #100	; 0x64
 8001eba:	fb00 f303 	mul.w	r3, r0, r3
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	011b      	lsls	r3, r3, #4
 8001ec2:	3332      	adds	r3, #50	; 0x32
 8001ec4:	4a15      	ldr	r2, [pc, #84]	; (8001f1c <UART_SetConfig+0x118>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	095b      	lsrs	r3, r3, #5
 8001ecc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ed0:	4419      	add	r1, r3
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	009a      	lsls	r2, r3, #2
 8001edc:	441a      	add	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <UART_SetConfig+0x118>)
 8001eea:	fba3 0302 	umull	r0, r3, r3, r2
 8001eee:	095b      	lsrs	r3, r3, #5
 8001ef0:	2064      	movs	r0, #100	; 0x64
 8001ef2:	fb00 f303 	mul.w	r3, r0, r3
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	011b      	lsls	r3, r3, #4
 8001efa:	3332      	adds	r3, #50	; 0x32
 8001efc:	4a07      	ldr	r2, [pc, #28]	; (8001f1c <UART_SetConfig+0x118>)
 8001efe:	fba2 2303 	umull	r2, r3, r2, r3
 8001f02:	095b      	lsrs	r3, r3, #5
 8001f04:	f003 020f 	and.w	r2, r3, #15
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	440a      	add	r2, r1
 8001f0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001f10:	bf00      	nop
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40013800 	.word	0x40013800
 8001f1c:	51eb851f 	.word	0x51eb851f

08001f20 <siprintf>:
 8001f20:	b40e      	push	{r1, r2, r3}
 8001f22:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001f26:	b500      	push	{lr}
 8001f28:	b09c      	sub	sp, #112	; 0x70
 8001f2a:	ab1d      	add	r3, sp, #116	; 0x74
 8001f2c:	9002      	str	r0, [sp, #8]
 8001f2e:	9006      	str	r0, [sp, #24]
 8001f30:	9107      	str	r1, [sp, #28]
 8001f32:	9104      	str	r1, [sp, #16]
 8001f34:	4808      	ldr	r0, [pc, #32]	; (8001f58 <siprintf+0x38>)
 8001f36:	4909      	ldr	r1, [pc, #36]	; (8001f5c <siprintf+0x3c>)
 8001f38:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f3c:	9105      	str	r1, [sp, #20]
 8001f3e:	6800      	ldr	r0, [r0, #0]
 8001f40:	a902      	add	r1, sp, #8
 8001f42:	9301      	str	r3, [sp, #4]
 8001f44:	f000 f98e 	bl	8002264 <_svfiprintf_r>
 8001f48:	2200      	movs	r2, #0
 8001f4a:	9b02      	ldr	r3, [sp, #8]
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	b01c      	add	sp, #112	; 0x70
 8001f50:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f54:	b003      	add	sp, #12
 8001f56:	4770      	bx	lr
 8001f58:	20000058 	.word	0x20000058
 8001f5c:	ffff0208 	.word	0xffff0208

08001f60 <memset>:
 8001f60:	4603      	mov	r3, r0
 8001f62:	4402      	add	r2, r0
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d100      	bne.n	8001f6a <memset+0xa>
 8001f68:	4770      	bx	lr
 8001f6a:	f803 1b01 	strb.w	r1, [r3], #1
 8001f6e:	e7f9      	b.n	8001f64 <memset+0x4>

08001f70 <__errno>:
 8001f70:	4b01      	ldr	r3, [pc, #4]	; (8001f78 <__errno+0x8>)
 8001f72:	6818      	ldr	r0, [r3, #0]
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20000058 	.word	0x20000058

08001f7c <__libc_init_array>:
 8001f7c:	b570      	push	{r4, r5, r6, lr}
 8001f7e:	2600      	movs	r6, #0
 8001f80:	4d0c      	ldr	r5, [pc, #48]	; (8001fb4 <__libc_init_array+0x38>)
 8001f82:	4c0d      	ldr	r4, [pc, #52]	; (8001fb8 <__libc_init_array+0x3c>)
 8001f84:	1b64      	subs	r4, r4, r5
 8001f86:	10a4      	asrs	r4, r4, #2
 8001f88:	42a6      	cmp	r6, r4
 8001f8a:	d109      	bne.n	8001fa0 <__libc_init_array+0x24>
 8001f8c:	f000 fc7a 	bl	8002884 <_init>
 8001f90:	2600      	movs	r6, #0
 8001f92:	4d0a      	ldr	r5, [pc, #40]	; (8001fbc <__libc_init_array+0x40>)
 8001f94:	4c0a      	ldr	r4, [pc, #40]	; (8001fc0 <__libc_init_array+0x44>)
 8001f96:	1b64      	subs	r4, r4, r5
 8001f98:	10a4      	asrs	r4, r4, #2
 8001f9a:	42a6      	cmp	r6, r4
 8001f9c:	d105      	bne.n	8001faa <__libc_init_array+0x2e>
 8001f9e:	bd70      	pop	{r4, r5, r6, pc}
 8001fa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fa4:	4798      	blx	r3
 8001fa6:	3601      	adds	r6, #1
 8001fa8:	e7ee      	b.n	8001f88 <__libc_init_array+0xc>
 8001faa:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fae:	4798      	blx	r3
 8001fb0:	3601      	adds	r6, #1
 8001fb2:	e7f2      	b.n	8001f9a <__libc_init_array+0x1e>
 8001fb4:	08002904 	.word	0x08002904
 8001fb8:	08002904 	.word	0x08002904
 8001fbc:	08002904 	.word	0x08002904
 8001fc0:	08002908 	.word	0x08002908

08001fc4 <__retarget_lock_acquire_recursive>:
 8001fc4:	4770      	bx	lr

08001fc6 <__retarget_lock_release_recursive>:
 8001fc6:	4770      	bx	lr

08001fc8 <_free_r>:
 8001fc8:	b538      	push	{r3, r4, r5, lr}
 8001fca:	4605      	mov	r5, r0
 8001fcc:	2900      	cmp	r1, #0
 8001fce:	d040      	beq.n	8002052 <_free_r+0x8a>
 8001fd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fd4:	1f0c      	subs	r4, r1, #4
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	bfb8      	it	lt
 8001fda:	18e4      	addlt	r4, r4, r3
 8001fdc:	f000 f8dc 	bl	8002198 <__malloc_lock>
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	; (8002054 <_free_r+0x8c>)
 8001fe2:	6813      	ldr	r3, [r2, #0]
 8001fe4:	b933      	cbnz	r3, 8001ff4 <_free_r+0x2c>
 8001fe6:	6063      	str	r3, [r4, #4]
 8001fe8:	6014      	str	r4, [r2, #0]
 8001fea:	4628      	mov	r0, r5
 8001fec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001ff0:	f000 b8d8 	b.w	80021a4 <__malloc_unlock>
 8001ff4:	42a3      	cmp	r3, r4
 8001ff6:	d908      	bls.n	800200a <_free_r+0x42>
 8001ff8:	6820      	ldr	r0, [r4, #0]
 8001ffa:	1821      	adds	r1, r4, r0
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	bf01      	itttt	eq
 8002000:	6819      	ldreq	r1, [r3, #0]
 8002002:	685b      	ldreq	r3, [r3, #4]
 8002004:	1809      	addeq	r1, r1, r0
 8002006:	6021      	streq	r1, [r4, #0]
 8002008:	e7ed      	b.n	8001fe6 <_free_r+0x1e>
 800200a:	461a      	mov	r2, r3
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	b10b      	cbz	r3, 8002014 <_free_r+0x4c>
 8002010:	42a3      	cmp	r3, r4
 8002012:	d9fa      	bls.n	800200a <_free_r+0x42>
 8002014:	6811      	ldr	r1, [r2, #0]
 8002016:	1850      	adds	r0, r2, r1
 8002018:	42a0      	cmp	r0, r4
 800201a:	d10b      	bne.n	8002034 <_free_r+0x6c>
 800201c:	6820      	ldr	r0, [r4, #0]
 800201e:	4401      	add	r1, r0
 8002020:	1850      	adds	r0, r2, r1
 8002022:	4283      	cmp	r3, r0
 8002024:	6011      	str	r1, [r2, #0]
 8002026:	d1e0      	bne.n	8001fea <_free_r+0x22>
 8002028:	6818      	ldr	r0, [r3, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4408      	add	r0, r1
 800202e:	6010      	str	r0, [r2, #0]
 8002030:	6053      	str	r3, [r2, #4]
 8002032:	e7da      	b.n	8001fea <_free_r+0x22>
 8002034:	d902      	bls.n	800203c <_free_r+0x74>
 8002036:	230c      	movs	r3, #12
 8002038:	602b      	str	r3, [r5, #0]
 800203a:	e7d6      	b.n	8001fea <_free_r+0x22>
 800203c:	6820      	ldr	r0, [r4, #0]
 800203e:	1821      	adds	r1, r4, r0
 8002040:	428b      	cmp	r3, r1
 8002042:	bf01      	itttt	eq
 8002044:	6819      	ldreq	r1, [r3, #0]
 8002046:	685b      	ldreq	r3, [r3, #4]
 8002048:	1809      	addeq	r1, r1, r0
 800204a:	6021      	streq	r1, [r4, #0]
 800204c:	6063      	str	r3, [r4, #4]
 800204e:	6054      	str	r4, [r2, #4]
 8002050:	e7cb      	b.n	8001fea <_free_r+0x22>
 8002052:	bd38      	pop	{r3, r4, r5, pc}
 8002054:	20000238 	.word	0x20000238

08002058 <sbrk_aligned>:
 8002058:	b570      	push	{r4, r5, r6, lr}
 800205a:	4e0e      	ldr	r6, [pc, #56]	; (8002094 <sbrk_aligned+0x3c>)
 800205c:	460c      	mov	r4, r1
 800205e:	6831      	ldr	r1, [r6, #0]
 8002060:	4605      	mov	r5, r0
 8002062:	b911      	cbnz	r1, 800206a <sbrk_aligned+0x12>
 8002064:	f000 fbaa 	bl	80027bc <_sbrk_r>
 8002068:	6030      	str	r0, [r6, #0]
 800206a:	4621      	mov	r1, r4
 800206c:	4628      	mov	r0, r5
 800206e:	f000 fba5 	bl	80027bc <_sbrk_r>
 8002072:	1c43      	adds	r3, r0, #1
 8002074:	d00a      	beq.n	800208c <sbrk_aligned+0x34>
 8002076:	1cc4      	adds	r4, r0, #3
 8002078:	f024 0403 	bic.w	r4, r4, #3
 800207c:	42a0      	cmp	r0, r4
 800207e:	d007      	beq.n	8002090 <sbrk_aligned+0x38>
 8002080:	1a21      	subs	r1, r4, r0
 8002082:	4628      	mov	r0, r5
 8002084:	f000 fb9a 	bl	80027bc <_sbrk_r>
 8002088:	3001      	adds	r0, #1
 800208a:	d101      	bne.n	8002090 <sbrk_aligned+0x38>
 800208c:	f04f 34ff 	mov.w	r4, #4294967295
 8002090:	4620      	mov	r0, r4
 8002092:	bd70      	pop	{r4, r5, r6, pc}
 8002094:	2000023c 	.word	0x2000023c

08002098 <_malloc_r>:
 8002098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800209c:	1ccd      	adds	r5, r1, #3
 800209e:	f025 0503 	bic.w	r5, r5, #3
 80020a2:	3508      	adds	r5, #8
 80020a4:	2d0c      	cmp	r5, #12
 80020a6:	bf38      	it	cc
 80020a8:	250c      	movcc	r5, #12
 80020aa:	2d00      	cmp	r5, #0
 80020ac:	4607      	mov	r7, r0
 80020ae:	db01      	blt.n	80020b4 <_malloc_r+0x1c>
 80020b0:	42a9      	cmp	r1, r5
 80020b2:	d905      	bls.n	80020c0 <_malloc_r+0x28>
 80020b4:	230c      	movs	r3, #12
 80020b6:	2600      	movs	r6, #0
 80020b8:	603b      	str	r3, [r7, #0]
 80020ba:	4630      	mov	r0, r6
 80020bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002194 <_malloc_r+0xfc>
 80020c4:	f000 f868 	bl	8002198 <__malloc_lock>
 80020c8:	f8d8 3000 	ldr.w	r3, [r8]
 80020cc:	461c      	mov	r4, r3
 80020ce:	bb5c      	cbnz	r4, 8002128 <_malloc_r+0x90>
 80020d0:	4629      	mov	r1, r5
 80020d2:	4638      	mov	r0, r7
 80020d4:	f7ff ffc0 	bl	8002058 <sbrk_aligned>
 80020d8:	1c43      	adds	r3, r0, #1
 80020da:	4604      	mov	r4, r0
 80020dc:	d155      	bne.n	800218a <_malloc_r+0xf2>
 80020de:	f8d8 4000 	ldr.w	r4, [r8]
 80020e2:	4626      	mov	r6, r4
 80020e4:	2e00      	cmp	r6, #0
 80020e6:	d145      	bne.n	8002174 <_malloc_r+0xdc>
 80020e8:	2c00      	cmp	r4, #0
 80020ea:	d048      	beq.n	800217e <_malloc_r+0xe6>
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	4631      	mov	r1, r6
 80020f0:	4638      	mov	r0, r7
 80020f2:	eb04 0903 	add.w	r9, r4, r3
 80020f6:	f000 fb61 	bl	80027bc <_sbrk_r>
 80020fa:	4581      	cmp	r9, r0
 80020fc:	d13f      	bne.n	800217e <_malloc_r+0xe6>
 80020fe:	6821      	ldr	r1, [r4, #0]
 8002100:	4638      	mov	r0, r7
 8002102:	1a6d      	subs	r5, r5, r1
 8002104:	4629      	mov	r1, r5
 8002106:	f7ff ffa7 	bl	8002058 <sbrk_aligned>
 800210a:	3001      	adds	r0, #1
 800210c:	d037      	beq.n	800217e <_malloc_r+0xe6>
 800210e:	6823      	ldr	r3, [r4, #0]
 8002110:	442b      	add	r3, r5
 8002112:	6023      	str	r3, [r4, #0]
 8002114:	f8d8 3000 	ldr.w	r3, [r8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d038      	beq.n	800218e <_malloc_r+0xf6>
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	42a2      	cmp	r2, r4
 8002120:	d12b      	bne.n	800217a <_malloc_r+0xe2>
 8002122:	2200      	movs	r2, #0
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	e00f      	b.n	8002148 <_malloc_r+0xb0>
 8002128:	6822      	ldr	r2, [r4, #0]
 800212a:	1b52      	subs	r2, r2, r5
 800212c:	d41f      	bmi.n	800216e <_malloc_r+0xd6>
 800212e:	2a0b      	cmp	r2, #11
 8002130:	d917      	bls.n	8002162 <_malloc_r+0xca>
 8002132:	1961      	adds	r1, r4, r5
 8002134:	42a3      	cmp	r3, r4
 8002136:	6025      	str	r5, [r4, #0]
 8002138:	bf18      	it	ne
 800213a:	6059      	strne	r1, [r3, #4]
 800213c:	6863      	ldr	r3, [r4, #4]
 800213e:	bf08      	it	eq
 8002140:	f8c8 1000 	streq.w	r1, [r8]
 8002144:	5162      	str	r2, [r4, r5]
 8002146:	604b      	str	r3, [r1, #4]
 8002148:	4638      	mov	r0, r7
 800214a:	f104 060b 	add.w	r6, r4, #11
 800214e:	f000 f829 	bl	80021a4 <__malloc_unlock>
 8002152:	f026 0607 	bic.w	r6, r6, #7
 8002156:	1d23      	adds	r3, r4, #4
 8002158:	1af2      	subs	r2, r6, r3
 800215a:	d0ae      	beq.n	80020ba <_malloc_r+0x22>
 800215c:	1b9b      	subs	r3, r3, r6
 800215e:	50a3      	str	r3, [r4, r2]
 8002160:	e7ab      	b.n	80020ba <_malloc_r+0x22>
 8002162:	42a3      	cmp	r3, r4
 8002164:	6862      	ldr	r2, [r4, #4]
 8002166:	d1dd      	bne.n	8002124 <_malloc_r+0x8c>
 8002168:	f8c8 2000 	str.w	r2, [r8]
 800216c:	e7ec      	b.n	8002148 <_malloc_r+0xb0>
 800216e:	4623      	mov	r3, r4
 8002170:	6864      	ldr	r4, [r4, #4]
 8002172:	e7ac      	b.n	80020ce <_malloc_r+0x36>
 8002174:	4634      	mov	r4, r6
 8002176:	6876      	ldr	r6, [r6, #4]
 8002178:	e7b4      	b.n	80020e4 <_malloc_r+0x4c>
 800217a:	4613      	mov	r3, r2
 800217c:	e7cc      	b.n	8002118 <_malloc_r+0x80>
 800217e:	230c      	movs	r3, #12
 8002180:	4638      	mov	r0, r7
 8002182:	603b      	str	r3, [r7, #0]
 8002184:	f000 f80e 	bl	80021a4 <__malloc_unlock>
 8002188:	e797      	b.n	80020ba <_malloc_r+0x22>
 800218a:	6025      	str	r5, [r4, #0]
 800218c:	e7dc      	b.n	8002148 <_malloc_r+0xb0>
 800218e:	605b      	str	r3, [r3, #4]
 8002190:	deff      	udf	#255	; 0xff
 8002192:	bf00      	nop
 8002194:	20000238 	.word	0x20000238

08002198 <__malloc_lock>:
 8002198:	4801      	ldr	r0, [pc, #4]	; (80021a0 <__malloc_lock+0x8>)
 800219a:	f7ff bf13 	b.w	8001fc4 <__retarget_lock_acquire_recursive>
 800219e:	bf00      	nop
 80021a0:	20000234 	.word	0x20000234

080021a4 <__malloc_unlock>:
 80021a4:	4801      	ldr	r0, [pc, #4]	; (80021ac <__malloc_unlock+0x8>)
 80021a6:	f7ff bf0e 	b.w	8001fc6 <__retarget_lock_release_recursive>
 80021aa:	bf00      	nop
 80021ac:	20000234 	.word	0x20000234

080021b0 <__ssputs_r>:
 80021b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021b4:	461f      	mov	r7, r3
 80021b6:	688e      	ldr	r6, [r1, #8]
 80021b8:	4682      	mov	sl, r0
 80021ba:	42be      	cmp	r6, r7
 80021bc:	460c      	mov	r4, r1
 80021be:	4690      	mov	r8, r2
 80021c0:	680b      	ldr	r3, [r1, #0]
 80021c2:	d82c      	bhi.n	800221e <__ssputs_r+0x6e>
 80021c4:	898a      	ldrh	r2, [r1, #12]
 80021c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80021ca:	d026      	beq.n	800221a <__ssputs_r+0x6a>
 80021cc:	6965      	ldr	r5, [r4, #20]
 80021ce:	6909      	ldr	r1, [r1, #16]
 80021d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80021d4:	eba3 0901 	sub.w	r9, r3, r1
 80021d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80021dc:	1c7b      	adds	r3, r7, #1
 80021de:	444b      	add	r3, r9
 80021e0:	106d      	asrs	r5, r5, #1
 80021e2:	429d      	cmp	r5, r3
 80021e4:	bf38      	it	cc
 80021e6:	461d      	movcc	r5, r3
 80021e8:	0553      	lsls	r3, r2, #21
 80021ea:	d527      	bpl.n	800223c <__ssputs_r+0x8c>
 80021ec:	4629      	mov	r1, r5
 80021ee:	f7ff ff53 	bl	8002098 <_malloc_r>
 80021f2:	4606      	mov	r6, r0
 80021f4:	b360      	cbz	r0, 8002250 <__ssputs_r+0xa0>
 80021f6:	464a      	mov	r2, r9
 80021f8:	6921      	ldr	r1, [r4, #16]
 80021fa:	f000 fafd 	bl	80027f8 <memcpy>
 80021fe:	89a3      	ldrh	r3, [r4, #12]
 8002200:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002208:	81a3      	strh	r3, [r4, #12]
 800220a:	6126      	str	r6, [r4, #16]
 800220c:	444e      	add	r6, r9
 800220e:	6026      	str	r6, [r4, #0]
 8002210:	463e      	mov	r6, r7
 8002212:	6165      	str	r5, [r4, #20]
 8002214:	eba5 0509 	sub.w	r5, r5, r9
 8002218:	60a5      	str	r5, [r4, #8]
 800221a:	42be      	cmp	r6, r7
 800221c:	d900      	bls.n	8002220 <__ssputs_r+0x70>
 800221e:	463e      	mov	r6, r7
 8002220:	4632      	mov	r2, r6
 8002222:	4641      	mov	r1, r8
 8002224:	6820      	ldr	r0, [r4, #0]
 8002226:	f000 faaf 	bl	8002788 <memmove>
 800222a:	2000      	movs	r0, #0
 800222c:	68a3      	ldr	r3, [r4, #8]
 800222e:	1b9b      	subs	r3, r3, r6
 8002230:	60a3      	str	r3, [r4, #8]
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	4433      	add	r3, r6
 8002236:	6023      	str	r3, [r4, #0]
 8002238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800223c:	462a      	mov	r2, r5
 800223e:	f000 fae9 	bl	8002814 <_realloc_r>
 8002242:	4606      	mov	r6, r0
 8002244:	2800      	cmp	r0, #0
 8002246:	d1e0      	bne.n	800220a <__ssputs_r+0x5a>
 8002248:	4650      	mov	r0, sl
 800224a:	6921      	ldr	r1, [r4, #16]
 800224c:	f7ff febc 	bl	8001fc8 <_free_r>
 8002250:	230c      	movs	r3, #12
 8002252:	f8ca 3000 	str.w	r3, [sl]
 8002256:	89a3      	ldrh	r3, [r4, #12]
 8002258:	f04f 30ff 	mov.w	r0, #4294967295
 800225c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002260:	81a3      	strh	r3, [r4, #12]
 8002262:	e7e9      	b.n	8002238 <__ssputs_r+0x88>

08002264 <_svfiprintf_r>:
 8002264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002268:	4698      	mov	r8, r3
 800226a:	898b      	ldrh	r3, [r1, #12]
 800226c:	4607      	mov	r7, r0
 800226e:	061b      	lsls	r3, r3, #24
 8002270:	460d      	mov	r5, r1
 8002272:	4614      	mov	r4, r2
 8002274:	b09d      	sub	sp, #116	; 0x74
 8002276:	d50e      	bpl.n	8002296 <_svfiprintf_r+0x32>
 8002278:	690b      	ldr	r3, [r1, #16]
 800227a:	b963      	cbnz	r3, 8002296 <_svfiprintf_r+0x32>
 800227c:	2140      	movs	r1, #64	; 0x40
 800227e:	f7ff ff0b 	bl	8002098 <_malloc_r>
 8002282:	6028      	str	r0, [r5, #0]
 8002284:	6128      	str	r0, [r5, #16]
 8002286:	b920      	cbnz	r0, 8002292 <_svfiprintf_r+0x2e>
 8002288:	230c      	movs	r3, #12
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	f04f 30ff 	mov.w	r0, #4294967295
 8002290:	e0d0      	b.n	8002434 <_svfiprintf_r+0x1d0>
 8002292:	2340      	movs	r3, #64	; 0x40
 8002294:	616b      	str	r3, [r5, #20]
 8002296:	2300      	movs	r3, #0
 8002298:	9309      	str	r3, [sp, #36]	; 0x24
 800229a:	2320      	movs	r3, #32
 800229c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80022a0:	2330      	movs	r3, #48	; 0x30
 80022a2:	f04f 0901 	mov.w	r9, #1
 80022a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80022aa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800244c <_svfiprintf_r+0x1e8>
 80022ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80022b2:	4623      	mov	r3, r4
 80022b4:	469a      	mov	sl, r3
 80022b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80022ba:	b10a      	cbz	r2, 80022c0 <_svfiprintf_r+0x5c>
 80022bc:	2a25      	cmp	r2, #37	; 0x25
 80022be:	d1f9      	bne.n	80022b4 <_svfiprintf_r+0x50>
 80022c0:	ebba 0b04 	subs.w	fp, sl, r4
 80022c4:	d00b      	beq.n	80022de <_svfiprintf_r+0x7a>
 80022c6:	465b      	mov	r3, fp
 80022c8:	4622      	mov	r2, r4
 80022ca:	4629      	mov	r1, r5
 80022cc:	4638      	mov	r0, r7
 80022ce:	f7ff ff6f 	bl	80021b0 <__ssputs_r>
 80022d2:	3001      	adds	r0, #1
 80022d4:	f000 80a9 	beq.w	800242a <_svfiprintf_r+0x1c6>
 80022d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80022da:	445a      	add	r2, fp
 80022dc:	9209      	str	r2, [sp, #36]	; 0x24
 80022de:	f89a 3000 	ldrb.w	r3, [sl]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 80a1 	beq.w	800242a <_svfiprintf_r+0x1c6>
 80022e8:	2300      	movs	r3, #0
 80022ea:	f04f 32ff 	mov.w	r2, #4294967295
 80022ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80022f2:	f10a 0a01 	add.w	sl, sl, #1
 80022f6:	9304      	str	r3, [sp, #16]
 80022f8:	9307      	str	r3, [sp, #28]
 80022fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80022fe:	931a      	str	r3, [sp, #104]	; 0x68
 8002300:	4654      	mov	r4, sl
 8002302:	2205      	movs	r2, #5
 8002304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002308:	4850      	ldr	r0, [pc, #320]	; (800244c <_svfiprintf_r+0x1e8>)
 800230a:	f000 fa67 	bl	80027dc <memchr>
 800230e:	9a04      	ldr	r2, [sp, #16]
 8002310:	b9d8      	cbnz	r0, 800234a <_svfiprintf_r+0xe6>
 8002312:	06d0      	lsls	r0, r2, #27
 8002314:	bf44      	itt	mi
 8002316:	2320      	movmi	r3, #32
 8002318:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800231c:	0711      	lsls	r1, r2, #28
 800231e:	bf44      	itt	mi
 8002320:	232b      	movmi	r3, #43	; 0x2b
 8002322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002326:	f89a 3000 	ldrb.w	r3, [sl]
 800232a:	2b2a      	cmp	r3, #42	; 0x2a
 800232c:	d015      	beq.n	800235a <_svfiprintf_r+0xf6>
 800232e:	4654      	mov	r4, sl
 8002330:	2000      	movs	r0, #0
 8002332:	f04f 0c0a 	mov.w	ip, #10
 8002336:	9a07      	ldr	r2, [sp, #28]
 8002338:	4621      	mov	r1, r4
 800233a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800233e:	3b30      	subs	r3, #48	; 0x30
 8002340:	2b09      	cmp	r3, #9
 8002342:	d94d      	bls.n	80023e0 <_svfiprintf_r+0x17c>
 8002344:	b1b0      	cbz	r0, 8002374 <_svfiprintf_r+0x110>
 8002346:	9207      	str	r2, [sp, #28]
 8002348:	e014      	b.n	8002374 <_svfiprintf_r+0x110>
 800234a:	eba0 0308 	sub.w	r3, r0, r8
 800234e:	fa09 f303 	lsl.w	r3, r9, r3
 8002352:	4313      	orrs	r3, r2
 8002354:	46a2      	mov	sl, r4
 8002356:	9304      	str	r3, [sp, #16]
 8002358:	e7d2      	b.n	8002300 <_svfiprintf_r+0x9c>
 800235a:	9b03      	ldr	r3, [sp, #12]
 800235c:	1d19      	adds	r1, r3, #4
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	9103      	str	r1, [sp, #12]
 8002362:	2b00      	cmp	r3, #0
 8002364:	bfbb      	ittet	lt
 8002366:	425b      	neglt	r3, r3
 8002368:	f042 0202 	orrlt.w	r2, r2, #2
 800236c:	9307      	strge	r3, [sp, #28]
 800236e:	9307      	strlt	r3, [sp, #28]
 8002370:	bfb8      	it	lt
 8002372:	9204      	strlt	r2, [sp, #16]
 8002374:	7823      	ldrb	r3, [r4, #0]
 8002376:	2b2e      	cmp	r3, #46	; 0x2e
 8002378:	d10c      	bne.n	8002394 <_svfiprintf_r+0x130>
 800237a:	7863      	ldrb	r3, [r4, #1]
 800237c:	2b2a      	cmp	r3, #42	; 0x2a
 800237e:	d134      	bne.n	80023ea <_svfiprintf_r+0x186>
 8002380:	9b03      	ldr	r3, [sp, #12]
 8002382:	3402      	adds	r4, #2
 8002384:	1d1a      	adds	r2, r3, #4
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	9203      	str	r2, [sp, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	bfb8      	it	lt
 800238e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002392:	9305      	str	r3, [sp, #20]
 8002394:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8002450 <_svfiprintf_r+0x1ec>
 8002398:	2203      	movs	r2, #3
 800239a:	4650      	mov	r0, sl
 800239c:	7821      	ldrb	r1, [r4, #0]
 800239e:	f000 fa1d 	bl	80027dc <memchr>
 80023a2:	b138      	cbz	r0, 80023b4 <_svfiprintf_r+0x150>
 80023a4:	2240      	movs	r2, #64	; 0x40
 80023a6:	9b04      	ldr	r3, [sp, #16]
 80023a8:	eba0 000a 	sub.w	r0, r0, sl
 80023ac:	4082      	lsls	r2, r0
 80023ae:	4313      	orrs	r3, r2
 80023b0:	3401      	adds	r4, #1
 80023b2:	9304      	str	r3, [sp, #16]
 80023b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023b8:	2206      	movs	r2, #6
 80023ba:	4826      	ldr	r0, [pc, #152]	; (8002454 <_svfiprintf_r+0x1f0>)
 80023bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80023c0:	f000 fa0c 	bl	80027dc <memchr>
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d038      	beq.n	800243a <_svfiprintf_r+0x1d6>
 80023c8:	4b23      	ldr	r3, [pc, #140]	; (8002458 <_svfiprintf_r+0x1f4>)
 80023ca:	bb1b      	cbnz	r3, 8002414 <_svfiprintf_r+0x1b0>
 80023cc:	9b03      	ldr	r3, [sp, #12]
 80023ce:	3307      	adds	r3, #7
 80023d0:	f023 0307 	bic.w	r3, r3, #7
 80023d4:	3308      	adds	r3, #8
 80023d6:	9303      	str	r3, [sp, #12]
 80023d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80023da:	4433      	add	r3, r6
 80023dc:	9309      	str	r3, [sp, #36]	; 0x24
 80023de:	e768      	b.n	80022b2 <_svfiprintf_r+0x4e>
 80023e0:	460c      	mov	r4, r1
 80023e2:	2001      	movs	r0, #1
 80023e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80023e8:	e7a6      	b.n	8002338 <_svfiprintf_r+0xd4>
 80023ea:	2300      	movs	r3, #0
 80023ec:	f04f 0c0a 	mov.w	ip, #10
 80023f0:	4619      	mov	r1, r3
 80023f2:	3401      	adds	r4, #1
 80023f4:	9305      	str	r3, [sp, #20]
 80023f6:	4620      	mov	r0, r4
 80023f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80023fc:	3a30      	subs	r2, #48	; 0x30
 80023fe:	2a09      	cmp	r2, #9
 8002400:	d903      	bls.n	800240a <_svfiprintf_r+0x1a6>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0c6      	beq.n	8002394 <_svfiprintf_r+0x130>
 8002406:	9105      	str	r1, [sp, #20]
 8002408:	e7c4      	b.n	8002394 <_svfiprintf_r+0x130>
 800240a:	4604      	mov	r4, r0
 800240c:	2301      	movs	r3, #1
 800240e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002412:	e7f0      	b.n	80023f6 <_svfiprintf_r+0x192>
 8002414:	ab03      	add	r3, sp, #12
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	462a      	mov	r2, r5
 800241a:	4638      	mov	r0, r7
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <_svfiprintf_r+0x1f8>)
 800241e:	a904      	add	r1, sp, #16
 8002420:	f3af 8000 	nop.w
 8002424:	1c42      	adds	r2, r0, #1
 8002426:	4606      	mov	r6, r0
 8002428:	d1d6      	bne.n	80023d8 <_svfiprintf_r+0x174>
 800242a:	89ab      	ldrh	r3, [r5, #12]
 800242c:	065b      	lsls	r3, r3, #25
 800242e:	f53f af2d 	bmi.w	800228c <_svfiprintf_r+0x28>
 8002432:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002434:	b01d      	add	sp, #116	; 0x74
 8002436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800243a:	ab03      	add	r3, sp, #12
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	462a      	mov	r2, r5
 8002440:	4638      	mov	r0, r7
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <_svfiprintf_r+0x1f8>)
 8002444:	a904      	add	r1, sp, #16
 8002446:	f000 f87d 	bl	8002544 <_printf_i>
 800244a:	e7eb      	b.n	8002424 <_svfiprintf_r+0x1c0>
 800244c:	080028ce 	.word	0x080028ce
 8002450:	080028d4 	.word	0x080028d4
 8002454:	080028d8 	.word	0x080028d8
 8002458:	00000000 	.word	0x00000000
 800245c:	080021b1 	.word	0x080021b1

08002460 <_printf_common>:
 8002460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002464:	4616      	mov	r6, r2
 8002466:	4699      	mov	r9, r3
 8002468:	688a      	ldr	r2, [r1, #8]
 800246a:	690b      	ldr	r3, [r1, #16]
 800246c:	4607      	mov	r7, r0
 800246e:	4293      	cmp	r3, r2
 8002470:	bfb8      	it	lt
 8002472:	4613      	movlt	r3, r2
 8002474:	6033      	str	r3, [r6, #0]
 8002476:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800247a:	460c      	mov	r4, r1
 800247c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002480:	b10a      	cbz	r2, 8002486 <_printf_common+0x26>
 8002482:	3301      	adds	r3, #1
 8002484:	6033      	str	r3, [r6, #0]
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	0699      	lsls	r1, r3, #26
 800248a:	bf42      	ittt	mi
 800248c:	6833      	ldrmi	r3, [r6, #0]
 800248e:	3302      	addmi	r3, #2
 8002490:	6033      	strmi	r3, [r6, #0]
 8002492:	6825      	ldr	r5, [r4, #0]
 8002494:	f015 0506 	ands.w	r5, r5, #6
 8002498:	d106      	bne.n	80024a8 <_printf_common+0x48>
 800249a:	f104 0a19 	add.w	sl, r4, #25
 800249e:	68e3      	ldr	r3, [r4, #12]
 80024a0:	6832      	ldr	r2, [r6, #0]
 80024a2:	1a9b      	subs	r3, r3, r2
 80024a4:	42ab      	cmp	r3, r5
 80024a6:	dc2b      	bgt.n	8002500 <_printf_common+0xa0>
 80024a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80024ac:	1e13      	subs	r3, r2, #0
 80024ae:	6822      	ldr	r2, [r4, #0]
 80024b0:	bf18      	it	ne
 80024b2:	2301      	movne	r3, #1
 80024b4:	0692      	lsls	r2, r2, #26
 80024b6:	d430      	bmi.n	800251a <_printf_common+0xba>
 80024b8:	4649      	mov	r1, r9
 80024ba:	4638      	mov	r0, r7
 80024bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80024c0:	47c0      	blx	r8
 80024c2:	3001      	adds	r0, #1
 80024c4:	d023      	beq.n	800250e <_printf_common+0xae>
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	6922      	ldr	r2, [r4, #16]
 80024ca:	f003 0306 	and.w	r3, r3, #6
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf14      	ite	ne
 80024d2:	2500      	movne	r5, #0
 80024d4:	6833      	ldreq	r3, [r6, #0]
 80024d6:	f04f 0600 	mov.w	r6, #0
 80024da:	bf08      	it	eq
 80024dc:	68e5      	ldreq	r5, [r4, #12]
 80024de:	f104 041a 	add.w	r4, r4, #26
 80024e2:	bf08      	it	eq
 80024e4:	1aed      	subeq	r5, r5, r3
 80024e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80024ea:	bf08      	it	eq
 80024ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024f0:	4293      	cmp	r3, r2
 80024f2:	bfc4      	itt	gt
 80024f4:	1a9b      	subgt	r3, r3, r2
 80024f6:	18ed      	addgt	r5, r5, r3
 80024f8:	42b5      	cmp	r5, r6
 80024fa:	d11a      	bne.n	8002532 <_printf_common+0xd2>
 80024fc:	2000      	movs	r0, #0
 80024fe:	e008      	b.n	8002512 <_printf_common+0xb2>
 8002500:	2301      	movs	r3, #1
 8002502:	4652      	mov	r2, sl
 8002504:	4649      	mov	r1, r9
 8002506:	4638      	mov	r0, r7
 8002508:	47c0      	blx	r8
 800250a:	3001      	adds	r0, #1
 800250c:	d103      	bne.n	8002516 <_printf_common+0xb6>
 800250e:	f04f 30ff 	mov.w	r0, #4294967295
 8002512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002516:	3501      	adds	r5, #1
 8002518:	e7c1      	b.n	800249e <_printf_common+0x3e>
 800251a:	2030      	movs	r0, #48	; 0x30
 800251c:	18e1      	adds	r1, r4, r3
 800251e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002528:	4422      	add	r2, r4
 800252a:	3302      	adds	r3, #2
 800252c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002530:	e7c2      	b.n	80024b8 <_printf_common+0x58>
 8002532:	2301      	movs	r3, #1
 8002534:	4622      	mov	r2, r4
 8002536:	4649      	mov	r1, r9
 8002538:	4638      	mov	r0, r7
 800253a:	47c0      	blx	r8
 800253c:	3001      	adds	r0, #1
 800253e:	d0e6      	beq.n	800250e <_printf_common+0xae>
 8002540:	3601      	adds	r6, #1
 8002542:	e7d9      	b.n	80024f8 <_printf_common+0x98>

08002544 <_printf_i>:
 8002544:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002548:	7e0f      	ldrb	r7, [r1, #24]
 800254a:	4691      	mov	r9, r2
 800254c:	2f78      	cmp	r7, #120	; 0x78
 800254e:	4680      	mov	r8, r0
 8002550:	460c      	mov	r4, r1
 8002552:	469a      	mov	sl, r3
 8002554:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002556:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800255a:	d807      	bhi.n	800256c <_printf_i+0x28>
 800255c:	2f62      	cmp	r7, #98	; 0x62
 800255e:	d80a      	bhi.n	8002576 <_printf_i+0x32>
 8002560:	2f00      	cmp	r7, #0
 8002562:	f000 80d5 	beq.w	8002710 <_printf_i+0x1cc>
 8002566:	2f58      	cmp	r7, #88	; 0x58
 8002568:	f000 80c1 	beq.w	80026ee <_printf_i+0x1aa>
 800256c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002570:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002574:	e03a      	b.n	80025ec <_printf_i+0xa8>
 8002576:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800257a:	2b15      	cmp	r3, #21
 800257c:	d8f6      	bhi.n	800256c <_printf_i+0x28>
 800257e:	a101      	add	r1, pc, #4	; (adr r1, 8002584 <_printf_i+0x40>)
 8002580:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002584:	080025dd 	.word	0x080025dd
 8002588:	080025f1 	.word	0x080025f1
 800258c:	0800256d 	.word	0x0800256d
 8002590:	0800256d 	.word	0x0800256d
 8002594:	0800256d 	.word	0x0800256d
 8002598:	0800256d 	.word	0x0800256d
 800259c:	080025f1 	.word	0x080025f1
 80025a0:	0800256d 	.word	0x0800256d
 80025a4:	0800256d 	.word	0x0800256d
 80025a8:	0800256d 	.word	0x0800256d
 80025ac:	0800256d 	.word	0x0800256d
 80025b0:	080026f7 	.word	0x080026f7
 80025b4:	0800261d 	.word	0x0800261d
 80025b8:	080026b1 	.word	0x080026b1
 80025bc:	0800256d 	.word	0x0800256d
 80025c0:	0800256d 	.word	0x0800256d
 80025c4:	08002719 	.word	0x08002719
 80025c8:	0800256d 	.word	0x0800256d
 80025cc:	0800261d 	.word	0x0800261d
 80025d0:	0800256d 	.word	0x0800256d
 80025d4:	0800256d 	.word	0x0800256d
 80025d8:	080026b9 	.word	0x080026b9
 80025dc:	682b      	ldr	r3, [r5, #0]
 80025de:	1d1a      	adds	r2, r3, #4
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	602a      	str	r2, [r5, #0]
 80025e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025ec:	2301      	movs	r3, #1
 80025ee:	e0a0      	b.n	8002732 <_printf_i+0x1ee>
 80025f0:	6820      	ldr	r0, [r4, #0]
 80025f2:	682b      	ldr	r3, [r5, #0]
 80025f4:	0607      	lsls	r7, r0, #24
 80025f6:	f103 0104 	add.w	r1, r3, #4
 80025fa:	6029      	str	r1, [r5, #0]
 80025fc:	d501      	bpl.n	8002602 <_printf_i+0xbe>
 80025fe:	681e      	ldr	r6, [r3, #0]
 8002600:	e003      	b.n	800260a <_printf_i+0xc6>
 8002602:	0646      	lsls	r6, r0, #25
 8002604:	d5fb      	bpl.n	80025fe <_printf_i+0xba>
 8002606:	f9b3 6000 	ldrsh.w	r6, [r3]
 800260a:	2e00      	cmp	r6, #0
 800260c:	da03      	bge.n	8002616 <_printf_i+0xd2>
 800260e:	232d      	movs	r3, #45	; 0x2d
 8002610:	4276      	negs	r6, r6
 8002612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002616:	230a      	movs	r3, #10
 8002618:	4859      	ldr	r0, [pc, #356]	; (8002780 <_printf_i+0x23c>)
 800261a:	e012      	b.n	8002642 <_printf_i+0xfe>
 800261c:	682b      	ldr	r3, [r5, #0]
 800261e:	6820      	ldr	r0, [r4, #0]
 8002620:	1d19      	adds	r1, r3, #4
 8002622:	6029      	str	r1, [r5, #0]
 8002624:	0605      	lsls	r5, r0, #24
 8002626:	d501      	bpl.n	800262c <_printf_i+0xe8>
 8002628:	681e      	ldr	r6, [r3, #0]
 800262a:	e002      	b.n	8002632 <_printf_i+0xee>
 800262c:	0641      	lsls	r1, r0, #25
 800262e:	d5fb      	bpl.n	8002628 <_printf_i+0xe4>
 8002630:	881e      	ldrh	r6, [r3, #0]
 8002632:	2f6f      	cmp	r7, #111	; 0x6f
 8002634:	bf0c      	ite	eq
 8002636:	2308      	moveq	r3, #8
 8002638:	230a      	movne	r3, #10
 800263a:	4851      	ldr	r0, [pc, #324]	; (8002780 <_printf_i+0x23c>)
 800263c:	2100      	movs	r1, #0
 800263e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002642:	6865      	ldr	r5, [r4, #4]
 8002644:	2d00      	cmp	r5, #0
 8002646:	bfa8      	it	ge
 8002648:	6821      	ldrge	r1, [r4, #0]
 800264a:	60a5      	str	r5, [r4, #8]
 800264c:	bfa4      	itt	ge
 800264e:	f021 0104 	bicge.w	r1, r1, #4
 8002652:	6021      	strge	r1, [r4, #0]
 8002654:	b90e      	cbnz	r6, 800265a <_printf_i+0x116>
 8002656:	2d00      	cmp	r5, #0
 8002658:	d04b      	beq.n	80026f2 <_printf_i+0x1ae>
 800265a:	4615      	mov	r5, r2
 800265c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002660:	fb03 6711 	mls	r7, r3, r1, r6
 8002664:	5dc7      	ldrb	r7, [r0, r7]
 8002666:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800266a:	4637      	mov	r7, r6
 800266c:	42bb      	cmp	r3, r7
 800266e:	460e      	mov	r6, r1
 8002670:	d9f4      	bls.n	800265c <_printf_i+0x118>
 8002672:	2b08      	cmp	r3, #8
 8002674:	d10b      	bne.n	800268e <_printf_i+0x14a>
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	07de      	lsls	r6, r3, #31
 800267a:	d508      	bpl.n	800268e <_printf_i+0x14a>
 800267c:	6923      	ldr	r3, [r4, #16]
 800267e:	6861      	ldr	r1, [r4, #4]
 8002680:	4299      	cmp	r1, r3
 8002682:	bfde      	ittt	le
 8002684:	2330      	movle	r3, #48	; 0x30
 8002686:	f805 3c01 	strble.w	r3, [r5, #-1]
 800268a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800268e:	1b52      	subs	r2, r2, r5
 8002690:	6122      	str	r2, [r4, #16]
 8002692:	464b      	mov	r3, r9
 8002694:	4621      	mov	r1, r4
 8002696:	4640      	mov	r0, r8
 8002698:	f8cd a000 	str.w	sl, [sp]
 800269c:	aa03      	add	r2, sp, #12
 800269e:	f7ff fedf 	bl	8002460 <_printf_common>
 80026a2:	3001      	adds	r0, #1
 80026a4:	d14a      	bne.n	800273c <_printf_i+0x1f8>
 80026a6:	f04f 30ff 	mov.w	r0, #4294967295
 80026aa:	b004      	add	sp, #16
 80026ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026b0:	6823      	ldr	r3, [r4, #0]
 80026b2:	f043 0320 	orr.w	r3, r3, #32
 80026b6:	6023      	str	r3, [r4, #0]
 80026b8:	2778      	movs	r7, #120	; 0x78
 80026ba:	4832      	ldr	r0, [pc, #200]	; (8002784 <_printf_i+0x240>)
 80026bc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	6829      	ldr	r1, [r5, #0]
 80026c4:	061f      	lsls	r7, r3, #24
 80026c6:	f851 6b04 	ldr.w	r6, [r1], #4
 80026ca:	d402      	bmi.n	80026d2 <_printf_i+0x18e>
 80026cc:	065f      	lsls	r7, r3, #25
 80026ce:	bf48      	it	mi
 80026d0:	b2b6      	uxthmi	r6, r6
 80026d2:	07df      	lsls	r7, r3, #31
 80026d4:	bf48      	it	mi
 80026d6:	f043 0320 	orrmi.w	r3, r3, #32
 80026da:	6029      	str	r1, [r5, #0]
 80026dc:	bf48      	it	mi
 80026de:	6023      	strmi	r3, [r4, #0]
 80026e0:	b91e      	cbnz	r6, 80026ea <_printf_i+0x1a6>
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	f023 0320 	bic.w	r3, r3, #32
 80026e8:	6023      	str	r3, [r4, #0]
 80026ea:	2310      	movs	r3, #16
 80026ec:	e7a6      	b.n	800263c <_printf_i+0xf8>
 80026ee:	4824      	ldr	r0, [pc, #144]	; (8002780 <_printf_i+0x23c>)
 80026f0:	e7e4      	b.n	80026bc <_printf_i+0x178>
 80026f2:	4615      	mov	r5, r2
 80026f4:	e7bd      	b.n	8002672 <_printf_i+0x12e>
 80026f6:	682b      	ldr	r3, [r5, #0]
 80026f8:	6826      	ldr	r6, [r4, #0]
 80026fa:	1d18      	adds	r0, r3, #4
 80026fc:	6961      	ldr	r1, [r4, #20]
 80026fe:	6028      	str	r0, [r5, #0]
 8002700:	0635      	lsls	r5, r6, #24
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	d501      	bpl.n	800270a <_printf_i+0x1c6>
 8002706:	6019      	str	r1, [r3, #0]
 8002708:	e002      	b.n	8002710 <_printf_i+0x1cc>
 800270a:	0670      	lsls	r0, r6, #25
 800270c:	d5fb      	bpl.n	8002706 <_printf_i+0x1c2>
 800270e:	8019      	strh	r1, [r3, #0]
 8002710:	2300      	movs	r3, #0
 8002712:	4615      	mov	r5, r2
 8002714:	6123      	str	r3, [r4, #16]
 8002716:	e7bc      	b.n	8002692 <_printf_i+0x14e>
 8002718:	682b      	ldr	r3, [r5, #0]
 800271a:	2100      	movs	r1, #0
 800271c:	1d1a      	adds	r2, r3, #4
 800271e:	602a      	str	r2, [r5, #0]
 8002720:	681d      	ldr	r5, [r3, #0]
 8002722:	6862      	ldr	r2, [r4, #4]
 8002724:	4628      	mov	r0, r5
 8002726:	f000 f859 	bl	80027dc <memchr>
 800272a:	b108      	cbz	r0, 8002730 <_printf_i+0x1ec>
 800272c:	1b40      	subs	r0, r0, r5
 800272e:	6060      	str	r0, [r4, #4]
 8002730:	6863      	ldr	r3, [r4, #4]
 8002732:	6123      	str	r3, [r4, #16]
 8002734:	2300      	movs	r3, #0
 8002736:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800273a:	e7aa      	b.n	8002692 <_printf_i+0x14e>
 800273c:	462a      	mov	r2, r5
 800273e:	4649      	mov	r1, r9
 8002740:	4640      	mov	r0, r8
 8002742:	6923      	ldr	r3, [r4, #16]
 8002744:	47d0      	blx	sl
 8002746:	3001      	adds	r0, #1
 8002748:	d0ad      	beq.n	80026a6 <_printf_i+0x162>
 800274a:	6823      	ldr	r3, [r4, #0]
 800274c:	079b      	lsls	r3, r3, #30
 800274e:	d413      	bmi.n	8002778 <_printf_i+0x234>
 8002750:	68e0      	ldr	r0, [r4, #12]
 8002752:	9b03      	ldr	r3, [sp, #12]
 8002754:	4298      	cmp	r0, r3
 8002756:	bfb8      	it	lt
 8002758:	4618      	movlt	r0, r3
 800275a:	e7a6      	b.n	80026aa <_printf_i+0x166>
 800275c:	2301      	movs	r3, #1
 800275e:	4632      	mov	r2, r6
 8002760:	4649      	mov	r1, r9
 8002762:	4640      	mov	r0, r8
 8002764:	47d0      	blx	sl
 8002766:	3001      	adds	r0, #1
 8002768:	d09d      	beq.n	80026a6 <_printf_i+0x162>
 800276a:	3501      	adds	r5, #1
 800276c:	68e3      	ldr	r3, [r4, #12]
 800276e:	9903      	ldr	r1, [sp, #12]
 8002770:	1a5b      	subs	r3, r3, r1
 8002772:	42ab      	cmp	r3, r5
 8002774:	dcf2      	bgt.n	800275c <_printf_i+0x218>
 8002776:	e7eb      	b.n	8002750 <_printf_i+0x20c>
 8002778:	2500      	movs	r5, #0
 800277a:	f104 0619 	add.w	r6, r4, #25
 800277e:	e7f5      	b.n	800276c <_printf_i+0x228>
 8002780:	080028df 	.word	0x080028df
 8002784:	080028f0 	.word	0x080028f0

08002788 <memmove>:
 8002788:	4288      	cmp	r0, r1
 800278a:	b510      	push	{r4, lr}
 800278c:	eb01 0402 	add.w	r4, r1, r2
 8002790:	d902      	bls.n	8002798 <memmove+0x10>
 8002792:	4284      	cmp	r4, r0
 8002794:	4623      	mov	r3, r4
 8002796:	d807      	bhi.n	80027a8 <memmove+0x20>
 8002798:	1e43      	subs	r3, r0, #1
 800279a:	42a1      	cmp	r1, r4
 800279c:	d008      	beq.n	80027b0 <memmove+0x28>
 800279e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80027a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80027a6:	e7f8      	b.n	800279a <memmove+0x12>
 80027a8:	4601      	mov	r1, r0
 80027aa:	4402      	add	r2, r0
 80027ac:	428a      	cmp	r2, r1
 80027ae:	d100      	bne.n	80027b2 <memmove+0x2a>
 80027b0:	bd10      	pop	{r4, pc}
 80027b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80027b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80027ba:	e7f7      	b.n	80027ac <memmove+0x24>

080027bc <_sbrk_r>:
 80027bc:	b538      	push	{r3, r4, r5, lr}
 80027be:	2300      	movs	r3, #0
 80027c0:	4d05      	ldr	r5, [pc, #20]	; (80027d8 <_sbrk_r+0x1c>)
 80027c2:	4604      	mov	r4, r0
 80027c4:	4608      	mov	r0, r1
 80027c6:	602b      	str	r3, [r5, #0]
 80027c8:	f7fd fe9e 	bl	8000508 <_sbrk>
 80027cc:	1c43      	adds	r3, r0, #1
 80027ce:	d102      	bne.n	80027d6 <_sbrk_r+0x1a>
 80027d0:	682b      	ldr	r3, [r5, #0]
 80027d2:	b103      	cbz	r3, 80027d6 <_sbrk_r+0x1a>
 80027d4:	6023      	str	r3, [r4, #0]
 80027d6:	bd38      	pop	{r3, r4, r5, pc}
 80027d8:	20000230 	.word	0x20000230

080027dc <memchr>:
 80027dc:	4603      	mov	r3, r0
 80027de:	b510      	push	{r4, lr}
 80027e0:	b2c9      	uxtb	r1, r1
 80027e2:	4402      	add	r2, r0
 80027e4:	4293      	cmp	r3, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	d101      	bne.n	80027ee <memchr+0x12>
 80027ea:	2000      	movs	r0, #0
 80027ec:	e003      	b.n	80027f6 <memchr+0x1a>
 80027ee:	7804      	ldrb	r4, [r0, #0]
 80027f0:	3301      	adds	r3, #1
 80027f2:	428c      	cmp	r4, r1
 80027f4:	d1f6      	bne.n	80027e4 <memchr+0x8>
 80027f6:	bd10      	pop	{r4, pc}

080027f8 <memcpy>:
 80027f8:	440a      	add	r2, r1
 80027fa:	4291      	cmp	r1, r2
 80027fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002800:	d100      	bne.n	8002804 <memcpy+0xc>
 8002802:	4770      	bx	lr
 8002804:	b510      	push	{r4, lr}
 8002806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800280a:	4291      	cmp	r1, r2
 800280c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002810:	d1f9      	bne.n	8002806 <memcpy+0xe>
 8002812:	bd10      	pop	{r4, pc}

08002814 <_realloc_r>:
 8002814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002818:	4680      	mov	r8, r0
 800281a:	4614      	mov	r4, r2
 800281c:	460e      	mov	r6, r1
 800281e:	b921      	cbnz	r1, 800282a <_realloc_r+0x16>
 8002820:	4611      	mov	r1, r2
 8002822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002826:	f7ff bc37 	b.w	8002098 <_malloc_r>
 800282a:	b92a      	cbnz	r2, 8002838 <_realloc_r+0x24>
 800282c:	f7ff fbcc 	bl	8001fc8 <_free_r>
 8002830:	4625      	mov	r5, r4
 8002832:	4628      	mov	r0, r5
 8002834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002838:	f000 f81b 	bl	8002872 <_malloc_usable_size_r>
 800283c:	4284      	cmp	r4, r0
 800283e:	4607      	mov	r7, r0
 8002840:	d802      	bhi.n	8002848 <_realloc_r+0x34>
 8002842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002846:	d812      	bhi.n	800286e <_realloc_r+0x5a>
 8002848:	4621      	mov	r1, r4
 800284a:	4640      	mov	r0, r8
 800284c:	f7ff fc24 	bl	8002098 <_malloc_r>
 8002850:	4605      	mov	r5, r0
 8002852:	2800      	cmp	r0, #0
 8002854:	d0ed      	beq.n	8002832 <_realloc_r+0x1e>
 8002856:	42bc      	cmp	r4, r7
 8002858:	4622      	mov	r2, r4
 800285a:	4631      	mov	r1, r6
 800285c:	bf28      	it	cs
 800285e:	463a      	movcs	r2, r7
 8002860:	f7ff ffca 	bl	80027f8 <memcpy>
 8002864:	4631      	mov	r1, r6
 8002866:	4640      	mov	r0, r8
 8002868:	f7ff fbae 	bl	8001fc8 <_free_r>
 800286c:	e7e1      	b.n	8002832 <_realloc_r+0x1e>
 800286e:	4635      	mov	r5, r6
 8002870:	e7df      	b.n	8002832 <_realloc_r+0x1e>

08002872 <_malloc_usable_size_r>:
 8002872:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002876:	1f18      	subs	r0, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	bfbc      	itt	lt
 800287c:	580b      	ldrlt	r3, [r1, r0]
 800287e:	18c0      	addlt	r0, r0, r3
 8002880:	4770      	bx	lr
	...

08002884 <_init>:
 8002884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002886:	bf00      	nop
 8002888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800288a:	bc08      	pop	{r3}
 800288c:	469e      	mov	lr, r3
 800288e:	4770      	bx	lr

08002890 <_fini>:
 8002890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002892:	bf00      	nop
 8002894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002896:	bc08      	pop	{r3}
 8002898:	469e      	mov	lr, r3
 800289a:	4770      	bx	lr
