library IEEE;
use IEEE.std_logic_1164.all;
-- Entity declaration
entity orGate is
    port(A : in std_logic;
         B : in std_logic;      
         Y : out std_logic); 
end orGate;  
architecture orlogic of orGate is
begin
y <= A or B;
end orlogic;
