static int T_1 F_1 ( char * V_1 )\r\n{\r\nF_2 ( L_1 , V_2 , V_1 ) ;\r\nif ( ! V_1 )\r\nreturn - V_3 ;\r\nreturn F_3 ( V_1 , 0 , & V_4 ) ;\r\n}\r\nstruct V_5 * F_4 ( unsigned long V_6 )\r\n{\r\nF_5 ( F_6 ( V_6 ) < V_7 - V_8 ) ;\r\nreturn F_7 ( V_9 , V_6 , F_6 ( V_10 ) ) ;\r\n}\r\nvoid F_8 ( struct V_5 * V_5 , unsigned long V_6 )\r\n{\r\nF_9 ( V_9 , V_5 , V_6 ) ;\r\n}\r\nvoid T_1 F_10 ( void )\r\n{\r\nunsigned long V_11 ;\r\nstruct V_12 * V_13 ;\r\nT_2 V_14 = 0 ;\r\nif ( ! F_11 ( V_15 ) )\r\nreturn;\r\nF_12 (memory, reg)\r\nV_14 += F_13 ( V_13 ) -\r\nF_14 ( V_13 ) ;\r\nV_14 = ( V_14 * V_4 / 100 ) << V_8 ;\r\nif ( V_14 ) {\r\nF_2 ( L_2 , V_2 ,\r\n( unsigned long ) V_14 / V_16 ) ;\r\nV_11 = V_10 << V_8 ;\r\nF_15 ( 0 , V_14 , 0 , V_11 ,\r\nV_7 - V_8 , false , & V_9 ) ;\r\n}\r\n}\r\nlong int F_16 ( struct V_17 * V_18 , int V_19 ,\r\nunsigned int V_20 )\r\n{\r\nstruct V_21 * V_22 = V_18 -> V_23 . V_24 ;\r\nint V_25 ;\r\nint V_26 ;\r\nint V_27 ;\r\nT_3 V_28 = F_17 () + 10 * V_29 ;\r\nint V_30 = V_31 ;\r\nF_18 ( V_18 -> V_23 . V_32 , & V_22 -> V_33 ) ;\r\nwhile ( ( F_17 () < V_28 ) && ! F_19 ( V_22 ) ) {\r\nV_25 = F_20 ( V_22 ) ;\r\nV_26 = V_22 -> V_34 ;\r\nV_27 = V_22 -> V_33 ;\r\nif ( ( V_26 | V_27 ) == V_25 ) {\r\nV_30 = V_35 ;\r\nbreak;\r\n}\r\n}\r\nF_21 ( V_18 -> V_23 . V_32 , & V_22 -> V_33 ) ;\r\nreturn V_30 ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_23 () ;\r\nF_24 ( & V_36 ) ;\r\nF_25 () ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nF_23 () ;\r\nF_27 ( & V_36 ) ;\r\nF_25 () ;\r\n}\r\nbool F_28 ( void )\r\n{\r\nreturn F_29 ( & V_36 ) != 0 ;\r\n}\r\nint F_30 ( unsigned long V_37 )\r\n{\r\nV_37 /= 4 ;\r\nif ( V_37 < V_38 - V_39 &&\r\nV_39 [ V_37 ] )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nint F_31 ( void )\r\n{\r\nreturn F_32 () ;\r\n}\r\nlong F_33 ( struct V_17 * V_18 )\r\n{\r\nif ( F_34 ( & V_18 -> V_23 . V_40 [ 4 ] ) )\r\nreturn V_31 ;\r\nreturn V_41 ;\r\n}\r\nstatic inline void F_35 ( unsigned long V_42 , T_4 V_43 )\r\n{\r\n__asm__ __volatile__("stbcix %0,0,%1"\r\n: : "r" (val), "r" (paddr) : "memory");\r\n}\r\nvoid F_36 ( int V_44 )\r\n{\r\nunsigned long V_45 ;\r\nif ( F_11 ( V_46 ) &&\r\nF_37 ( V_44 ) ==\r\nF_37 ( F_38 () ) ) {\r\nunsigned long V_47 = F_39 ( V_48 ) ;\r\nV_47 |= F_40 ( V_44 ) ;\r\n__asm__ __volatile__ (PPC_MSGSND(%0) : : "r" (msg));\r\nreturn;\r\n}\r\nV_45 = V_49 [ V_44 ] . V_50 . V_45 ;\r\nF_35 ( V_45 + V_51 , V_52 ) ;\r\n}\r\nstatic void F_41 ( struct V_21 * V_22 , int V_53 )\r\n{\r\nint V_44 = V_22 -> V_54 ;\r\nF_42 () ;\r\nfor (; V_53 ; V_53 >>= 1 , ++ V_44 )\r\nif ( V_53 & 1 )\r\nF_36 ( V_44 ) ;\r\n}\r\nvoid F_43 ( int V_55 )\r\n{\r\nstruct V_21 * V_22 = V_56 -> V_50 . V_57 ;\r\nint V_32 = V_56 -> V_50 . V_32 ;\r\nint V_58 , V_59 ;\r\nV_58 = 0x100 << V_32 ;\r\ndo {\r\nV_59 = V_22 -> V_60 ;\r\n} while ( F_44 ( & V_22 -> V_60 , V_59 , V_59 | V_58 ) != V_59 );\r\nif ( ( V_59 >> 8 ) != 0 )\r\nreturn;\r\nif ( V_55 != V_61 )\r\nF_41 ( V_22 , V_59 & ~ ( 1 << V_32 ) ) ;\r\n}
