--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml nPC.twx nPC.ncd -o nPC.twr nPC.pcf

Design file:              nPC.ncd
Physical constraint file: nPC.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
-----------------+------------+------------+------------------+--------+
                 |Max Setup to|Max Hold to |                  | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------------+--------+
Direccion_nPC<0> |    3.930(R)|   -0.772(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<1> |    3.934(R)|   -0.778(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<2> |    3.934(R)|   -0.778(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<3> |    3.961(R)|   -0.809(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<4> |    3.967(R)|   -0.816(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<5> |    3.967(R)|   -0.816(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<6> |    3.949(R)|   -0.795(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<7> |    3.949(R)|   -0.795(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<8> |    3.943(R)|   -0.788(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<9> |    3.943(R)|   -0.788(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<10>|    0.821(R)|    0.546(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<11>|    0.572(R)|    0.745(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<12>|   -0.226(R)|    1.387(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<13>|    1.232(R)|    0.219(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<14>|    0.542(R)|    0.773(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<15>|    0.063(R)|    1.159(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<16>|   -0.235(R)|    1.394(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<17>|    0.335(R)|    0.942(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<18>|   -0.016(R)|    1.222(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<19>|    0.061(R)|    1.162(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<20>|    0.378(R)|    0.906(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<21>|   -0.265(R)|    1.423(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<22>|    0.085(R)|    1.134(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<23>|   -0.254(R)|    1.419(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<24>|    0.019(R)|    1.190(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<25>|    0.021(R)|    1.188(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<26>|   -0.071(R)|    1.273(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<27>|    0.567(R)|    0.748(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<28>|   -0.256(R)|    1.413(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<29>|    0.022(R)|    1.198(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<30>|   -0.304(R)|    1.455(R)|Clk_BUFGP         |   0.000|
Direccion_nPC<31>|   -0.290(R)|    1.446(R)|Clk_BUFGP         |   0.000|
-----------------+------------+------------+------------------+--------+

Clock Clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
Salida_nPC<0> |    6.550(R)|Clk_BUFGP         |   0.000|
Salida_nPC<1> |    6.543(R)|Clk_BUFGP         |   0.000|
Salida_nPC<2> |    6.544(R)|Clk_BUFGP         |   0.000|
Salida_nPC<3> |    7.044(R)|Clk_BUFGP         |   0.000|
Salida_nPC<4> |    7.231(R)|Clk_BUFGP         |   0.000|
Salida_nPC<5> |    7.226(R)|Clk_BUFGP         |   0.000|
Salida_nPC<6> |    6.565(R)|Clk_BUFGP         |   0.000|
Salida_nPC<7> |    7.562(R)|Clk_BUFGP         |   0.000|
Salida_nPC<8> |    7.101(R)|Clk_BUFGP         |   0.000|
Salida_nPC<9> |    6.534(R)|Clk_BUFGP         |   0.000|
Salida_nPC<10>|    5.586(R)|Clk_BUFGP         |   0.000|
Salida_nPC<11>|    5.589(R)|Clk_BUFGP         |   0.000|
Salida_nPC<12>|    5.597(R)|Clk_BUFGP         |   0.000|
Salida_nPC<13>|    5.595(R)|Clk_BUFGP         |   0.000|
Salida_nPC<14>|    5.601(R)|Clk_BUFGP         |   0.000|
Salida_nPC<15>|    5.611(R)|Clk_BUFGP         |   0.000|
Salida_nPC<16>|    5.597(R)|Clk_BUFGP         |   0.000|
Salida_nPC<17>|    5.609(R)|Clk_BUFGP         |   0.000|
Salida_nPC<18>|    5.611(R)|Clk_BUFGP         |   0.000|
Salida_nPC<19>|    5.613(R)|Clk_BUFGP         |   0.000|
Salida_nPC<20>|    5.606(R)|Clk_BUFGP         |   0.000|
Salida_nPC<21>|    5.614(R)|Clk_BUFGP         |   0.000|
Salida_nPC<22>|    5.586(R)|Clk_BUFGP         |   0.000|
Salida_nPC<23>|    5.629(R)|Clk_BUFGP         |   0.000|
Salida_nPC<24>|    5.597(R)|Clk_BUFGP         |   0.000|
Salida_nPC<25>|    5.595(R)|Clk_BUFGP         |   0.000|
Salida_nPC<26>|    5.628(R)|Clk_BUFGP         |   0.000|
Salida_nPC<27>|    5.586(R)|Clk_BUFGP         |   0.000|
Salida_nPC<28>|    5.604(R)|Clk_BUFGP         |   0.000|
Salida_nPC<29>|    5.629(R)|Clk_BUFGP         |   0.000|
Salida_nPC<30>|    5.616(R)|Clk_BUFGP         |   0.000|
Salida_nPC<31>|    5.623(R)|Clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+


Analysis completed Sun Oct 09 11:19:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



