# Dataflow Architecture
This repo aims to collect papers, docs, slides and codes about dataflow architecture. We are continuously improving the project. Welcome to PR the works (papers, repositories) that are missed by the repo.

Dataflow architecture is **a dataflow-based computer architecture that directly contrasts the traditional von Neumann architecture or control flow architecture**. [wiki](https://en.wikipedia.org/wiki/Dataflow_architecture)

## Table of Contents

## Company

+ Tenstorrent, Jim Keller
+ Sambanova, Kunle
+ SimpleMachine 

## Papers

### 2023

+ [[arxiv](https://arxiv.org/pdf/2302.06124.pdf)] Revet: A Language and Compiler for Dataflow Threads, Kunle

### 2022

+ [[MICRO](https://ieeexplore.ieee.org/document/9923793)] RipTide: A Programmable, Energy-Minimal Dataflow Compiler and Architecture, Tony
+ [[ISCA](https://dl.acm.org/doi/pdf/10.1145/3470496.3533040)] The Mozart reuse exposed dataflow processor for AI and beyond: industrial product, Tony
+ [[ISSCC](https://ieeexplore.ieee.org/document/9731612)] SambaNova SN10 RDU: A 7nm Dataflow Architecture to Accelerate Software 2.0

### 2021

+ [[arxiv](https://arxiv.org/pdf/2103.12393.pdf)] RISC-NN: Use RISC, NOT CISC as Neural Network Hardware Infrastructure, ICT
+ 数据流计算研究进展与概述

### 2020

+ [[HPCA](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9065593)] A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms, Tony
+ [[FGCS](https://pdf.sciencedirectassets.com/271521/1-s2.0-S0167739X20X00082/1-s2.0-S0167739X19313986/main.pdf?X-Amz-Security-Token=IQoJb3JpZ2luX2VjEKb%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FwEaCXVzLWVhc3QtMSJIMEYCIQC8X6DysfqnyA4e4gZA371S605mb8GR%2FLkkGeywaqivQgIhAMnOq90cxr2AR6YcIVBr5m0%2BBtV2h0HKbr3Ex3dvagyyKrsFCM7%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FwEQBRoMMDU5MDAzNTQ2ODY1Igyr0szvCWU5xzt9vVoqjwUb6XWbWbVRAgNW3ooLXKcUmOy1S6xsE8kREyMQpkCuMvCndwLAO9TtJXIrX3DloYFkdlmDwwu4f8mx4en%2B6uQUIxGxdXK4mVl4Nhlx7rWXgsatl5KyZHCuQBIgn%2B3kVQRvACj1pPaZs07YsXViucPDIhKDrSk0Azpxc%2FsIa%2BZyMarBlYGDyzZsban790L6Of1PvYQKQRBwuzfLVyu1rx30WQFZhY5p8Aa7aG9%2BDMjktb2wwT%2BxZTfuHcNS1PDb1tWLDFRqgd%2FzhhhRHVLjAkszPY%2F9DdI6ZaNyUcC4n8hlpvaC5chPAB4PmFQcoTwRgW0X0kngu5Ap49Zc0fR%2BU4DT6c1%2FMOreC5wBczLT8FNCig%2F6nnNvo7RRZ%2FDL%2BKbqDpcunGu09x9gVvdg1C2N2mPkf%2FHEDJY3iBRelQtL2RTPNYWlfS%2F7zXb9PuBK07G50%2FW2%2F4LeuLKxiwYUXJUB20rExQbKrDJchBlIA47Ux3b7OBjxwtGZp1ua83%2FA%2BmxLDAwP4bO6YRGcROZhvnckvy3McQslEpI6MYwjtTeytNkddA9K3OAOa5NmKG%2B6BAmLsqKFhfG82XgD%2B4aTSNwvci9aCPu4ZOvKmLn4f7XH1B4xplEDYDb7HfYYEYFeuXRKc4Fe73vct91ewcCpiVKFTVYBW9uClDIFdBBMIB7VV8moZf13laZLHZL%2FmbudtFNtpL9H7f18taoEGgwougqyXx73jfSDJ4GdDkY0tYdTXQtvPic0QAHeHdvQD%2Bk5z4Qbp1RtnG2eGVpwHTYmTozwyX3qKZwSJ%2B1NfxPRyP2vIs%2BuEcjtC3yi0VWncANFfgK55K77EwOhwDqRU9%2Fh6xxeCtvb4Ppv9C8Y3z%2FPiq4RKtaPMPSVsaMGOrABNzDWiw0RyAF%2Bs%2F15Jk0czhsWM059A9WHBcs0LoJeQX6mFKxt5eRm7Yo1rpdnB1B9mFiv194ZGiffr0IUL6pkXvT6N1OoDORQPqyZwLBXhw2LmWOGm0gcVIoz6Zou%2BgiKy8Cu0Zr7eXb7U7%2B2UOi4QRznkLkTvKHTGkpbKseaq%2FpX%2FR4JvzSq16qQ934ZTrJH1q4lT134OrSSDdheF0Rcdbb3lNQ6EAcrx%2BS2gtO3B4c%3D&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Date=20230523T063530Z&X-Amz-SignedHeaders=host&X-Amz-Expires=299&X-Amz-Credential=ASIAQ3PHCVTYQCLLVOFD%2F20230523%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Signature=0ebb3fe80e52b540219272d916a350c3b3fb18d3de678dba466c77fb5deddfb0&hash=f4ea03f35c45fb9b0acf3765fa9f421b20c9754459fa12258ee617ffe7ec3a01&host=68042c943591013ac2b2430a89b270f6af2c76d8dfd086a07176afe7c76c2c61&pii=S0167739X19313986&tid=spdf-c1a11ed4-f4be-4174-a8e6-1fe377a1022f&sid=659e837367263146e83859842cccc8303185gxrqb&type=client&tsoh=d3d3LnNjaWVuY2VkaXJlY3QuY29t&ua=1908520d04005a52590e50&rr=7cbb477a0ed90f2c&cc=cn)] An efficient dataflow accelerator for scientific applications, ICT
+ 从计算机体系结构发展历程看数据流计算思想

### 2019

+ [[Commun. ACM](https://dl.acm.org/doi/pdf/10.1145/3323923)] Heterogeneous Von Neumann/dataflow microprocessors, Tony
+ [[ACM Computing](https://dl.acm.org/doi/abs/10.1145/3357375)] A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications, Tsinghua

### 2018

### 2017

+ [[ISCA](https://pages.cs.wisc.edu/~vinay/pubs/isca-softbrain.pdf)] Stream-dataflow acceleration, Tony
+ [[ISCA](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8192487)] Plasticine: A reconfigurable architecture for parallel patterns, Kunle
+ [[HPCA](https://ieeexplore.ieee.org/document/7920855)] FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks 

### 2016

+ [[JSSC](https://ieeexplore.ieee.org/document/7738524)] Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks

### 2015

+ [[ISCA]()] Exploring the potential of heterogeneous von neumann/dataflow execution models, Tony
+ [[MICRO](https://ieeexplore.ieee.org/document/7856601)] A scalable architecture for ordered parallelism, MIT

### 2014

+ [[ISCA](https://ieeexplore.ieee.org/document/6853215)] HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs, Havard

#### Before

+ [[DSD'13](https://dl.acm.org/doi/10.1109/DSD.2013.39)] The **TERAFLUX** Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices
+ [[EXADAPT'11](https://dl.acm.org/doi/10.1145/2000417.2000424)] Using a "**codelet**" program execution model for exascale machines: position paper
+ [[ISCA'04](https://dl.acm.org/doi/10.1145/980152.980156)] **TRIPS**: A polymorphous architecture for exploiting ILP, TLP, and DLP
+ [[MICRO'03](https://ieeexplore.ieee.org/document/1253203)] **WaveScalar**
+ [[Computer'1997](https://ieeexplore.ieee.org/document/612254)] aring it all to software: Raw machines
+ [[TC'1990](https://ieeexplore.ieee.org/document/48862)] Executing a program on the MIT tagged-token dataflow architecture
+ [[IEEE‘1987](https://ieeexplore.ieee.org/document/1458143)] Synchronous data flow
+ [[ACM Computing](https://dl.acm.org/doi/10.1145/27633.28055)] Dataflow machine architecture
+ [[Commun. ACM'1985](https://dl.acm.org/doi/abs/10.1145/2465.2468)] The Manchester prototype dataflow computer
+ [[ISCA'1975](https://dl.acm.org/doi/10.1145/642089.642111)] A preliminary architecture for a basic data-flow processor

