v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 49600 49000 1 90 0 gnd-1.sym
N 49300 49100 49100 49100 4
N 47100 49100 46900 49100 4
{
T 46800 49200 5 8 1 1 180 0 1
netname=VS
}
C 49300 44900 1 90 0 header6-small.sym
{
T 49550 45150 5 10 0 1 90 0 1
device=HEADER10
T 48200 45500 5 10 1 1 90 0 1
refdes=J1
T 49300 44900 5 10 0 0 0 0 1
footprint=HEADER3x2
}
N 48800 46100 48800 46400 4
N 49100 46100 49100 47300 4
N 49100 44900 49100 44500 4
{
T 49100 44200 5 8 1 1 90 0 1
netname=VS
}
N 48500 44500 48500 44900 4
N 46300 48200 47100 48200 4
C 48400 44200 1 0 0 gnd-1.sym
C 45400 48100 1 0 0 resistor-1.sym
{
T 45700 48500 5 10 0 0 0 0 1
device=RESISTOR
T 45600 48400 5 10 1 1 0 0 1
refdes=R70
T 45400 48100 5 10 0 0 0 0 1
footprint=0402
}
N 45400 48200 45200 48200 4
{
T 44900 48200 5 8 1 1 0 0 1
netname=VS
}
N 49100 48800 49600 48800 4
{
T 49700 48800 5 8 1 1 0 0 1
netname=4360_DATA
}
N 49100 48500 49600 48500 4
{
T 49700 48500 5 8 1 1 0 0 1
netname=4360_LE
}
N 47100 44700 47100 47300 4
N 48500 46100 46900 46100 4
N 46900 46100 46900 48200 4
C 47100 46900 1 0 0 attiny44A.sym
{
T 47795 46900 5 8 1 1 0 0 1
device=ATtiny44A
T 47995 49400 5 10 1 1 0 0 1
refdes=U5
T 47100 46900 5 10 0 0 0 0 1
footprint=14S1
}
N 48800 46400 49500 46400 4
N 49500 46400 49500 47600 4
N 49500 47600 49100 47600 4
N 48800 44900 48800 44700 4
N 48800 44700 47100 44700 4
N 49100 48200 49600 48200 4
{
T 49700 48200 5 8 1 1 0 0 1
netname=4360_CE
}
N 49100 47900 49600 47900 4
{
T 49700 47900 5 8 1 1 0 0 1
netname=SCK
}
N 47100 47900 46300 47900 4
{
T 46200 47900 5 8 1 1 0 6 1
netname=SDO
}
N 47100 47600 46300 47600 4
{
T 46200 47600 5 8 1 1 0 6 1
netname=SDIO
}
C 46500 48700 1 0 0 nc-left-1.sym
{
T 46500 49100 5 10 0 0 0 0 1
value=NoConnection
T 46500 49500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46500 48400 1 0 0 nc-left-1.sym
{
T 46500 48800 5 10 0 0 0 0 1
value=NoConnection
T 46500 49200 5 10 0 0 0 0 1
device=DRC_Directive
}
N 47000 48500 47100 48500 4
N 47000 48800 47100 48800 4
