// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AWBhistogramkernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src1_rows_read,
        src1_cols_read,
        src1_data_V_V_dout,
        src1_data_V_V_empty_n,
        src1_data_V_V_read,
        src2_data_V_V_din,
        src2_data_V_V_full_n,
        src2_data_V_V_write,
        hist_0_address0,
        hist_0_ce0,
        hist_0_we0,
        hist_0_d0,
        hist_1_address0,
        hist_1_ce0,
        hist_1_we0,
        hist_1_d0,
        hist_2_address0,
        hist_2_ce0,
        hist_2_we0,
        hist_2_d0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_pp2_stage0 = 11'd64;
parameter    ap_ST_fsm_pp2_stage1 = 11'd128;
parameter    ap_ST_fsm_state11 = 11'd256;
parameter    ap_ST_fsm_pp3_stage0 = 11'd512;
parameter    ap_ST_fsm_state16 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] src1_rows_read;
input  [15:0] src1_cols_read;
input  [119:0] src1_data_V_V_dout;
input   src1_data_V_V_empty_n;
output   src1_data_V_V_read;
output  [119:0] src2_data_V_V_din;
input   src2_data_V_V_full_n;
output   src2_data_V_V_write;
output  [9:0] hist_0_address0;
output   hist_0_ce0;
output   hist_0_we0;
output  [31:0] hist_0_d0;
output  [9:0] hist_1_address0;
output   hist_1_ce0;
output   hist_1_we0;
output  [31:0] hist_1_d0;
output  [9:0] hist_2_address0;
output   hist_2_ce0;
output   hist_2_we0;
output  [31:0] hist_2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src1_data_V_V_read;
reg src2_data_V_V_write;
reg[9:0] hist_0_address0;
reg hist_0_ce0;
reg hist_0_we0;
reg[31:0] hist_0_d0;
reg[9:0] hist_1_address0;
reg hist_1_ce0;
reg hist_1_we0;
reg[31:0] hist_1_d0;
reg[9:0] hist_2_address0;
reg hist_2_ce0;
reg hist_2_we0;
reg[31:0] hist_2_d0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src1_data_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] icmp_ln503_reg_2329;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg    src2_data_V_V_blk_n;
reg   [31:0] col_0_reg_1023;
reg   [10:0] t_V_1_reg_1035;
wire   [14:0] zext_ln426_fu_1166_p1;
reg   [14:0] zext_ln426_reg_2294;
wire   [10:0] k_fu_1176_p2;
wire    ap_CS_fsm_state2;
wire   [10:0] i_V_fu_1195_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln497_fu_1229_p2;
wire    ap_CS_fsm_state6;
wire   [15:0] row_fu_1234_p2;
reg   [15:0] row_reg_2319;
wire   [31:0] zext_ln503_fu_1263_p1;
reg   [31:0] zext_ln503_reg_2324;
wire   [0:0] icmp_ln503_fu_1267_p2;
wire    ap_block_state7_pp2_stage0_iter0;
reg    ap_block_state9_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln503_reg_2329_pp2_iter1_reg;
reg   [9:0] tmp_hist_0_V_addr_2_reg_2333;
reg    ap_block_state8_pp2_stage1_iter0;
wire    ap_block_state10_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
reg   [9:0] tmp_hist_1_V_addr_2_reg_2338;
reg   [9:0] tmp_hist_2_V_addr_2_reg_2343;
reg   [9:0] tmp_hist_3_V_addr_2_reg_2348;
reg   [9:0] tmp_hist_4_V_addr_2_reg_2353;
reg   [9:0] tmp_hist_5_V_addr_2_reg_2358;
reg   [9:0] tmp_hist_6_V_addr_2_reg_2363;
reg   [9:0] tmp_hist_7_V_addr_2_reg_2368;
reg   [9:0] tmp_hist_8_V_addr_2_reg_2373;
reg   [9:0] tmp_hist_9_V_addr_2_reg_2378;
reg   [9:0] tmp_hist_10_V_addr_2_reg_2383;
reg   [9:0] tmp_hist_11_V_addr_2_reg_2388;
wire   [31:0] col_fu_1624_p2;
reg   [31:0] col_reg_2393;
reg   [9:0] tmp_hist1_0_V_addr_2_reg_2398;
reg   [9:0] tmp_hist1_1_V_addr_2_reg_2403;
reg   [9:0] tmp_hist1_2_V_addr_2_reg_2408;
reg   [9:0] tmp_hist1_3_V_addr_2_reg_2413;
reg   [9:0] tmp_hist1_4_V_addr_2_reg_2418;
reg   [9:0] tmp_hist1_5_V_addr_2_reg_2423;
reg   [9:0] tmp_hist1_6_V_addr_2_reg_2428;
reg   [9:0] tmp_hist1_7_V_addr_2_reg_2433;
reg   [9:0] tmp_hist1_8_V_addr_2_reg_2438;
reg   [9:0] tmp_hist1_9_V_addr_2_reg_2443;
reg   [9:0] tmp_hist1_10_V_addr_2_reg_2448;
reg   [9:0] tmp_hist1_11_V_addr_2_reg_2453;
wire   [0:0] icmp_ln887_6_fu_2150_p2;
reg   [0:0] icmp_ln887_6_reg_2458;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state12_pp3_stage0_iter0;
wire    ap_block_state13_pp3_stage0_iter1;
wire    ap_block_state14_pp3_stage0_iter2;
wire    ap_block_state15_pp3_stage0_iter3;
wire    ap_block_pp3_stage0_11001;
reg   [0:0] icmp_ln887_6_reg_2458_pp3_iter1_reg;
reg   [0:0] icmp_ln887_6_reg_2458_pp3_iter2_reg;
wire   [10:0] i_V_1_fu_2156_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [63:0] zext_ln544_1_fu_2162_p1;
reg   [63:0] zext_ln544_1_reg_2467;
reg   [63:0] zext_ln544_1_reg_2467_pp3_iter1_reg;
reg   [63:0] zext_ln544_1_reg_2467_pp3_iter2_reg;
wire   [31:0] add_ln563_4_fu_2172_p2;
reg   [31:0] add_ln563_4_reg_2552;
wire   [31:0] add_ln563_11_fu_2178_p2;
reg   [31:0] add_ln563_11_reg_2587;
wire   [31:0] add_ln563_18_fu_2184_p2;
reg   [31:0] add_ln563_18_reg_2622;
wire   [31:0] add_ln563_fu_2190_p2;
reg   [31:0] add_ln563_reg_2627;
wire   [31:0] add_ln563_1_fu_2196_p2;
reg   [31:0] add_ln563_1_reg_2632;
wire   [31:0] add_ln563_5_fu_2208_p2;
reg   [31:0] add_ln563_5_reg_2637;
wire   [31:0] add_ln563_7_fu_2213_p2;
reg   [31:0] add_ln563_7_reg_2642;
wire   [31:0] add_ln563_8_fu_2219_p2;
reg   [31:0] add_ln563_8_reg_2647;
wire   [31:0] add_ln563_12_fu_2231_p2;
reg   [31:0] add_ln563_12_reg_2652;
wire   [31:0] add_ln563_14_fu_2236_p2;
reg   [31:0] add_ln563_14_reg_2657;
wire   [31:0] add_ln563_15_fu_2242_p2;
reg   [31:0] add_ln563_15_reg_2662;
wire   [31:0] add_ln563_19_fu_2254_p2;
reg   [31:0] add_ln563_19_reg_2667;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state7;
reg    ap_block_pp2_stage1_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state12;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg   [9:0] tmp_hist_0_V_address0;
reg    tmp_hist_0_V_ce0;
reg    tmp_hist_0_V_we0;
reg   [31:0] tmp_hist_0_V_d0;
wire   [31:0] tmp_hist_0_V_q0;
reg   [9:0] tmp_hist_1_V_address0;
reg    tmp_hist_1_V_ce0;
reg    tmp_hist_1_V_we0;
reg   [31:0] tmp_hist_1_V_d0;
wire   [31:0] tmp_hist_1_V_q0;
reg   [9:0] tmp_hist_2_V_address0;
reg    tmp_hist_2_V_ce0;
reg    tmp_hist_2_V_we0;
reg   [31:0] tmp_hist_2_V_d0;
wire   [31:0] tmp_hist_2_V_q0;
reg   [9:0] tmp_hist_3_V_address0;
reg    tmp_hist_3_V_ce0;
reg    tmp_hist_3_V_we0;
reg   [31:0] tmp_hist_3_V_d0;
wire   [31:0] tmp_hist_3_V_q0;
reg   [9:0] tmp_hist_4_V_address0;
reg    tmp_hist_4_V_ce0;
reg    tmp_hist_4_V_we0;
reg   [31:0] tmp_hist_4_V_d0;
wire   [31:0] tmp_hist_4_V_q0;
reg   [9:0] tmp_hist_5_V_address0;
reg    tmp_hist_5_V_ce0;
reg    tmp_hist_5_V_we0;
reg   [31:0] tmp_hist_5_V_d0;
wire   [31:0] tmp_hist_5_V_q0;
reg   [9:0] tmp_hist_6_V_address0;
reg    tmp_hist_6_V_ce0;
reg    tmp_hist_6_V_we0;
reg   [31:0] tmp_hist_6_V_d0;
wire   [31:0] tmp_hist_6_V_q0;
reg   [9:0] tmp_hist_7_V_address0;
reg    tmp_hist_7_V_ce0;
reg    tmp_hist_7_V_we0;
reg   [31:0] tmp_hist_7_V_d0;
wire   [31:0] tmp_hist_7_V_q0;
reg   [9:0] tmp_hist_8_V_address0;
reg    tmp_hist_8_V_ce0;
reg    tmp_hist_8_V_we0;
reg   [31:0] tmp_hist_8_V_d0;
wire   [31:0] tmp_hist_8_V_q0;
reg   [9:0] tmp_hist_9_V_address0;
reg    tmp_hist_9_V_ce0;
reg    tmp_hist_9_V_we0;
reg   [31:0] tmp_hist_9_V_d0;
wire   [31:0] tmp_hist_9_V_q0;
reg   [9:0] tmp_hist_10_V_address0;
reg    tmp_hist_10_V_ce0;
reg    tmp_hist_10_V_we0;
reg   [31:0] tmp_hist_10_V_d0;
wire   [31:0] tmp_hist_10_V_q0;
reg   [9:0] tmp_hist_11_V_address0;
reg    tmp_hist_11_V_ce0;
reg    tmp_hist_11_V_we0;
reg   [31:0] tmp_hist_11_V_d0;
wire   [31:0] tmp_hist_11_V_q0;
reg   [9:0] tmp_hist1_0_V_address0;
reg    tmp_hist1_0_V_ce0;
reg    tmp_hist1_0_V_we0;
reg   [31:0] tmp_hist1_0_V_d0;
wire   [31:0] tmp_hist1_0_V_q0;
reg   [9:0] tmp_hist1_1_V_address0;
reg    tmp_hist1_1_V_ce0;
reg    tmp_hist1_1_V_we0;
reg   [31:0] tmp_hist1_1_V_d0;
wire   [31:0] tmp_hist1_1_V_q0;
reg   [9:0] tmp_hist1_2_V_address0;
reg    tmp_hist1_2_V_ce0;
reg    tmp_hist1_2_V_we0;
reg   [31:0] tmp_hist1_2_V_d0;
wire   [31:0] tmp_hist1_2_V_q0;
reg   [9:0] tmp_hist1_3_V_address0;
reg    tmp_hist1_3_V_ce0;
reg    tmp_hist1_3_V_we0;
reg   [31:0] tmp_hist1_3_V_d0;
wire   [31:0] tmp_hist1_3_V_q0;
reg   [9:0] tmp_hist1_4_V_address0;
reg    tmp_hist1_4_V_ce0;
reg    tmp_hist1_4_V_we0;
reg   [31:0] tmp_hist1_4_V_d0;
wire   [31:0] tmp_hist1_4_V_q0;
reg   [9:0] tmp_hist1_5_V_address0;
reg    tmp_hist1_5_V_ce0;
reg    tmp_hist1_5_V_we0;
reg   [31:0] tmp_hist1_5_V_d0;
wire   [31:0] tmp_hist1_5_V_q0;
reg   [9:0] tmp_hist1_6_V_address0;
reg    tmp_hist1_6_V_ce0;
reg    tmp_hist1_6_V_we0;
reg   [31:0] tmp_hist1_6_V_d0;
wire   [31:0] tmp_hist1_6_V_q0;
reg   [9:0] tmp_hist1_7_V_address0;
reg    tmp_hist1_7_V_ce0;
reg    tmp_hist1_7_V_we0;
reg   [31:0] tmp_hist1_7_V_d0;
wire   [31:0] tmp_hist1_7_V_q0;
reg   [9:0] tmp_hist1_8_V_address0;
reg    tmp_hist1_8_V_ce0;
reg    tmp_hist1_8_V_we0;
reg   [31:0] tmp_hist1_8_V_d0;
wire   [31:0] tmp_hist1_8_V_q0;
reg   [9:0] tmp_hist1_9_V_address0;
reg    tmp_hist1_9_V_ce0;
reg    tmp_hist1_9_V_we0;
reg   [31:0] tmp_hist1_9_V_d0;
wire   [31:0] tmp_hist1_9_V_q0;
reg   [9:0] tmp_hist1_10_V_address0;
reg    tmp_hist1_10_V_ce0;
reg    tmp_hist1_10_V_we0;
reg   [31:0] tmp_hist1_10_V_d0;
wire   [31:0] tmp_hist1_10_V_q0;
reg   [9:0] tmp_hist1_11_V_address0;
reg    tmp_hist1_11_V_ce0;
reg    tmp_hist1_11_V_we0;
reg   [31:0] tmp_hist1_11_V_d0;
wire   [31:0] tmp_hist1_11_V_q0;
reg   [10:0] k_0_reg_990;
wire   [0:0] icmp_ln445_fu_1170_p2;
reg   [10:0] t_V_reg_1001;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln887_fu_1189_p2;
reg   [15:0] row_0_reg_1012;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state5;
reg   [31:0] ap_phi_mux_col_0_phi_fu_1027_p4;
wire   [63:0] zext_ln455_fu_1182_p1;
wire   [63:0] zext_ln544_fu_1201_p1;
wire   [63:0] zext_ln535_fu_1300_p1;
wire   [63:0] zext_ln535_1_fu_1329_p1;
wire   [63:0] zext_ln535_2_fu_1358_p1;
wire   [63:0] zext_ln535_3_fu_1387_p1;
wire   [63:0] zext_ln535_4_fu_1416_p1;
wire   [63:0] zext_ln535_5_fu_1445_p1;
wire   [63:0] zext_ln535_6_fu_1474_p1;
wire   [63:0] zext_ln535_7_fu_1503_p1;
wire   [63:0] zext_ln535_8_fu_1532_p1;
wire   [63:0] zext_ln535_9_fu_1561_p1;
wire   [63:0] zext_ln535_10_fu_1590_p1;
wire   [63:0] zext_ln535_11_fu_1619_p1;
wire   [63:0] zext_ln536_fu_1665_p1;
wire   [63:0] zext_ln536_1_fu_1701_p1;
wire   [63:0] zext_ln536_2_fu_1737_p1;
wire   [63:0] zext_ln536_3_fu_1773_p1;
wire   [63:0] zext_ln536_4_fu_1809_p1;
wire   [63:0] zext_ln536_5_fu_1845_p1;
wire   [63:0] zext_ln536_6_fu_1881_p1;
wire   [63:0] zext_ln536_7_fu_1917_p1;
wire   [63:0] zext_ln536_8_fu_1953_p1;
wire   [63:0] zext_ln536_9_fu_1989_p1;
wire   [63:0] zext_ln536_10_fu_2025_p1;
wire   [63:0] zext_ln536_11_fu_2061_p1;
wire    ap_block_pp3_stage0;
reg    ap_block_pp2_stage1_01001;
reg    ap_block_pp2_stage0_01001;
wire   [31:0] add_ln563_6_fu_2263_p2;
wire   [31:0] add_ln563_13_fu_2273_p2;
wire   [31:0] add_ln563_20_fu_2283_p2;
wire   [31:0] add_ln700_fu_1658_p2;
wire   [31:0] add_ln700_15_fu_2066_p2;
wire   [31:0] add_ln700_16_fu_1694_p2;
wire   [31:0] add_ln700_17_fu_2073_p2;
wire   [31:0] add_ln700_2_fu_1730_p2;
wire   [31:0] add_ln700_18_fu_2080_p2;
wire   [31:0] add_ln700_3_fu_1766_p2;
wire   [31:0] add_ln700_19_fu_2087_p2;
wire   [31:0] add_ln700_4_fu_1802_p2;
wire   [31:0] add_ln700_20_fu_2094_p2;
wire   [31:0] add_ln700_5_fu_1838_p2;
wire   [31:0] add_ln700_21_fu_2101_p2;
wire   [31:0] add_ln700_6_fu_1874_p2;
wire   [31:0] add_ln700_22_fu_2108_p2;
wire   [31:0] add_ln700_7_fu_1910_p2;
wire   [31:0] add_ln700_23_fu_2115_p2;
wire   [31:0] add_ln700_8_fu_1946_p2;
wire   [31:0] add_ln700_24_fu_2122_p2;
wire   [31:0] add_ln700_9_fu_1982_p2;
wire   [31:0] add_ln700_25_fu_2129_p2;
wire   [31:0] add_ln700_10_fu_2018_p2;
wire   [31:0] add_ln700_26_fu_2136_p2;
wire   [31:0] add_ln700_11_fu_2054_p2;
wire   [31:0] add_ln700_27_fu_2143_p2;
wire   [13:0] tmp_164_fu_1156_p4;
wire   [14:0] add_ln503_fu_1240_p2;
wire   [13:0] tmp_165_fu_1245_p4;
wire   [14:0] tmp_166_fu_1255_p3;
wire   [9:0] trunc_ln728_fu_1272_p1;
wire   [15:0] shl_ln_fu_1276_p3;
wire   [15:0] or_ln1193_fu_1284_p2;
wire   [9:0] tmp_81_fu_1290_p4;
wire   [9:0] grp_fu_1046_p4;
wire   [15:0] shl_ln728_2_fu_1305_p3;
wire   [15:0] or_ln1193_2_fu_1313_p2;
wire   [9:0] tmp_83_fu_1319_p4;
wire   [9:0] grp_fu_1056_p4;
wire   [15:0] shl_ln728_4_fu_1334_p3;
wire   [15:0] or_ln1193_4_fu_1342_p2;
wire   [9:0] tmp_85_fu_1348_p4;
wire   [9:0] grp_fu_1066_p4;
wire   [15:0] shl_ln728_6_fu_1363_p3;
wire   [15:0] or_ln1193_6_fu_1371_p2;
wire   [9:0] tmp_87_fu_1377_p4;
wire   [9:0] grp_fu_1076_p4;
wire   [15:0] shl_ln728_8_fu_1392_p3;
wire   [15:0] or_ln1193_8_fu_1400_p2;
wire   [9:0] tmp_89_fu_1406_p4;
wire   [9:0] grp_fu_1086_p4;
wire   [15:0] shl_ln728_s_fu_1421_p3;
wire   [15:0] or_ln1193_10_fu_1429_p2;
wire   [9:0] tmp_91_fu_1435_p4;
wire   [9:0] grp_fu_1096_p4;
wire   [15:0] shl_ln728_11_fu_1450_p3;
wire   [15:0] or_ln1193_12_fu_1458_p2;
wire   [9:0] tmp_93_fu_1464_p4;
wire   [9:0] grp_fu_1106_p4;
wire   [15:0] shl_ln728_13_fu_1479_p3;
wire   [15:0] or_ln1193_14_fu_1487_p2;
wire   [9:0] tmp_95_fu_1493_p4;
wire   [9:0] grp_fu_1116_p4;
wire   [15:0] shl_ln728_15_fu_1508_p3;
wire   [15:0] or_ln1193_16_fu_1516_p2;
wire   [9:0] tmp_97_fu_1522_p4;
wire   [9:0] grp_fu_1126_p4;
wire   [15:0] shl_ln728_17_fu_1537_p3;
wire   [15:0] or_ln1193_18_fu_1545_p2;
wire   [9:0] tmp_99_fu_1551_p4;
wire   [9:0] grp_fu_1136_p4;
wire   [15:0] shl_ln728_19_fu_1566_p3;
wire   [15:0] or_ln1193_20_fu_1574_p2;
wire   [9:0] tmp_101_fu_1580_p4;
wire   [9:0] grp_fu_1146_p4;
wire   [15:0] shl_ln728_21_fu_1595_p3;
wire   [15:0] or_ln1193_22_fu_1603_p2;
wire   [9:0] tmp_103_fu_1609_p4;
wire   [9:0] trunc_ln728_1_fu_1630_p1;
wire   [15:0] shl_ln728_1_fu_1634_p3;
wire   [15:0] or_ln1193_1_fu_1642_p2;
wire   [9:0] tmp_82_fu_1648_p4;
wire   [15:0] shl_ln728_3_fu_1670_p3;
wire   [15:0] or_ln1193_3_fu_1678_p2;
wire   [9:0] tmp_84_fu_1684_p4;
wire   [15:0] shl_ln728_5_fu_1706_p3;
wire   [15:0] or_ln1193_5_fu_1714_p2;
wire   [9:0] tmp_86_fu_1720_p4;
wire   [15:0] shl_ln728_7_fu_1742_p3;
wire   [15:0] or_ln1193_7_fu_1750_p2;
wire   [9:0] tmp_88_fu_1756_p4;
wire   [15:0] shl_ln728_9_fu_1778_p3;
wire   [15:0] or_ln1193_9_fu_1786_p2;
wire   [9:0] tmp_90_fu_1792_p4;
wire   [15:0] shl_ln728_10_fu_1814_p3;
wire   [15:0] or_ln1193_11_fu_1822_p2;
wire   [9:0] tmp_92_fu_1828_p4;
wire   [15:0] shl_ln728_12_fu_1850_p3;
wire   [15:0] or_ln1193_13_fu_1858_p2;
wire   [9:0] tmp_94_fu_1864_p4;
wire   [15:0] shl_ln728_14_fu_1886_p3;
wire   [15:0] or_ln1193_15_fu_1894_p2;
wire   [9:0] tmp_96_fu_1900_p4;
wire   [15:0] shl_ln728_16_fu_1922_p3;
wire   [15:0] or_ln1193_17_fu_1930_p2;
wire   [9:0] tmp_98_fu_1936_p4;
wire   [15:0] shl_ln728_18_fu_1958_p3;
wire   [15:0] or_ln1193_19_fu_1966_p2;
wire   [9:0] tmp_100_fu_1972_p4;
wire   [15:0] shl_ln728_20_fu_1994_p3;
wire   [15:0] or_ln1193_21_fu_2002_p2;
wire   [9:0] tmp_102_fu_2008_p4;
wire   [15:0] shl_ln728_22_fu_2030_p3;
wire   [15:0] or_ln1193_23_fu_2038_p2;
wire   [9:0] tmp_104_fu_2044_p4;
wire   [31:0] add_ln563_3_fu_2202_p2;
wire   [31:0] add_ln563_10_fu_2225_p2;
wire   [31:0] add_ln563_17_fu_2248_p2;
wire   [31:0] add_ln563_2_fu_2259_p2;
wire   [31:0] add_ln563_9_fu_2269_p2;
wire   [31:0] add_ln563_16_fu_2279_p2;
wire    ap_CS_fsm_state16;
reg   [10:0] ap_NS_fsm;
reg    ap_block_pp2;
reg    ap_block_pp3;
reg    ap_enable_operation_152;
reg    ap_enable_state8_pp2_iter0_stage1;
reg    ap_enable_operation_237;
reg    ap_enable_state9_pp2_iter1_stage0;
reg    ap_enable_operation_239;
reg    ap_enable_operation_159;
reg    ap_enable_operation_247;
reg    ap_enable_operation_249;
reg    ap_enable_operation_166;
reg    ap_enable_operation_257;
reg    ap_enable_operation_259;
reg    ap_enable_operation_173;
reg    ap_enable_operation_267;
reg    ap_enable_operation_269;
reg    ap_enable_operation_180;
reg    ap_enable_operation_277;
reg    ap_enable_operation_279;
reg    ap_enable_operation_187;
reg    ap_enable_operation_287;
reg    ap_enable_operation_289;
reg    ap_enable_operation_194;
reg    ap_enable_operation_297;
reg    ap_enable_operation_299;
reg    ap_enable_operation_201;
reg    ap_enable_operation_307;
reg    ap_enable_operation_309;
reg    ap_enable_operation_208;
reg    ap_enable_operation_317;
reg    ap_enable_operation_319;
reg    ap_enable_operation_215;
reg    ap_enable_operation_327;
reg    ap_enable_operation_329;
reg    ap_enable_operation_222;
reg    ap_enable_operation_337;
reg    ap_enable_operation_339;
reg    ap_enable_operation_229;
reg    ap_enable_operation_347;
reg    ap_enable_operation_349;
reg    ap_enable_operation_242;
reg    ap_enable_operation_358;
reg    ap_enable_state10_pp2_iter1_stage1;
reg    ap_enable_operation_360;
reg    ap_enable_operation_252;
reg    ap_enable_operation_363;
reg    ap_enable_operation_365;
reg    ap_enable_operation_262;
reg    ap_enable_operation_368;
reg    ap_enable_operation_370;
reg    ap_enable_operation_272;
reg    ap_enable_operation_373;
reg    ap_enable_operation_375;
reg    ap_enable_operation_282;
reg    ap_enable_operation_378;
reg    ap_enable_operation_380;
reg    ap_enable_operation_292;
reg    ap_enable_operation_383;
reg    ap_enable_operation_385;
reg    ap_enable_operation_302;
reg    ap_enable_operation_388;
reg    ap_enable_operation_390;
reg    ap_enable_operation_312;
reg    ap_enable_operation_393;
reg    ap_enable_operation_395;
reg    ap_enable_operation_322;
reg    ap_enable_operation_398;
reg    ap_enable_operation_400;
reg    ap_enable_operation_332;
reg    ap_enable_operation_403;
reg    ap_enable_operation_405;
reg    ap_enable_operation_342;
reg    ap_enable_operation_408;
reg    ap_enable_operation_410;
reg    ap_enable_operation_352;
reg    ap_enable_operation_413;
reg    ap_enable_operation_415;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
end

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_0_V_address0),
    .ce0(tmp_hist_0_V_ce0),
    .we0(tmp_hist_0_V_we0),
    .d0(tmp_hist_0_V_d0),
    .q0(tmp_hist_0_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_1_V_address0),
    .ce0(tmp_hist_1_V_ce0),
    .we0(tmp_hist_1_V_we0),
    .d0(tmp_hist_1_V_d0),
    .q0(tmp_hist_1_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_2_V_address0),
    .ce0(tmp_hist_2_V_ce0),
    .we0(tmp_hist_2_V_we0),
    .d0(tmp_hist_2_V_d0),
    .q0(tmp_hist_2_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_3_V_address0),
    .ce0(tmp_hist_3_V_ce0),
    .we0(tmp_hist_3_V_we0),
    .d0(tmp_hist_3_V_d0),
    .q0(tmp_hist_3_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_4_V_address0),
    .ce0(tmp_hist_4_V_ce0),
    .we0(tmp_hist_4_V_we0),
    .d0(tmp_hist_4_V_d0),
    .q0(tmp_hist_4_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_5_V_address0),
    .ce0(tmp_hist_5_V_ce0),
    .we0(tmp_hist_5_V_we0),
    .d0(tmp_hist_5_V_d0),
    .q0(tmp_hist_5_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_6_V_address0),
    .ce0(tmp_hist_6_V_ce0),
    .we0(tmp_hist_6_V_we0),
    .d0(tmp_hist_6_V_d0),
    .q0(tmp_hist_6_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_7_V_address0),
    .ce0(tmp_hist_7_V_ce0),
    .we0(tmp_hist_7_V_we0),
    .d0(tmp_hist_7_V_d0),
    .q0(tmp_hist_7_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_8_V_address0),
    .ce0(tmp_hist_8_V_ce0),
    .we0(tmp_hist_8_V_we0),
    .d0(tmp_hist_8_V_d0),
    .q0(tmp_hist_8_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_9_V_address0),
    .ce0(tmp_hist_9_V_ce0),
    .we0(tmp_hist_9_V_we0),
    .d0(tmp_hist_9_V_d0),
    .q0(tmp_hist_9_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_10_V_address0),
    .ce0(tmp_hist_10_V_ce0),
    .we0(tmp_hist_10_V_we0),
    .d0(tmp_hist_10_V_d0),
    .q0(tmp_hist_10_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist_11_V_address0),
    .ce0(tmp_hist_11_V_ce0),
    .we0(tmp_hist_11_V_we0),
    .d0(tmp_hist_11_V_d0),
    .q0(tmp_hist_11_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_0_V_address0),
    .ce0(tmp_hist1_0_V_ce0),
    .we0(tmp_hist1_0_V_we0),
    .d0(tmp_hist1_0_V_d0),
    .q0(tmp_hist1_0_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_1_V_address0),
    .ce0(tmp_hist1_1_V_ce0),
    .we0(tmp_hist1_1_V_we0),
    .d0(tmp_hist1_1_V_d0),
    .q0(tmp_hist1_1_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_2_V_address0),
    .ce0(tmp_hist1_2_V_ce0),
    .we0(tmp_hist1_2_V_we0),
    .d0(tmp_hist1_2_V_d0),
    .q0(tmp_hist1_2_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_3_V_address0),
    .ce0(tmp_hist1_3_V_ce0),
    .we0(tmp_hist1_3_V_we0),
    .d0(tmp_hist1_3_V_d0),
    .q0(tmp_hist1_3_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_4_V_address0),
    .ce0(tmp_hist1_4_V_ce0),
    .we0(tmp_hist1_4_V_we0),
    .d0(tmp_hist1_4_V_d0),
    .q0(tmp_hist1_4_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_5_V_address0),
    .ce0(tmp_hist1_5_V_ce0),
    .we0(tmp_hist1_5_V_we0),
    .d0(tmp_hist1_5_V_d0),
    .q0(tmp_hist1_5_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_6_V_address0),
    .ce0(tmp_hist1_6_V_ce0),
    .we0(tmp_hist1_6_V_we0),
    .d0(tmp_hist1_6_V_d0),
    .q0(tmp_hist1_6_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_7_V_address0),
    .ce0(tmp_hist1_7_V_ce0),
    .we0(tmp_hist1_7_V_we0),
    .d0(tmp_hist1_7_V_d0),
    .q0(tmp_hist1_7_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_8_V_address0),
    .ce0(tmp_hist1_8_V_ce0),
    .we0(tmp_hist1_8_V_we0),
    .d0(tmp_hist1_8_V_d0),
    .q0(tmp_hist1_8_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_9_V_address0),
    .ce0(tmp_hist1_9_V_ce0),
    .we0(tmp_hist1_9_V_we0),
    .d0(tmp_hist1_9_V_d0),
    .q0(tmp_hist1_9_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_10_V_address0),
    .ce0(tmp_hist1_10_V_ce0),
    .we0(tmp_hist1_10_V_we0),
    .d0(tmp_hist1_10_V_d0),
    .q0(tmp_hist1_10_V_q0)
);

AWBhistogramkernercU #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tmp_hist1_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_hist1_11_V_address0),
    .ce0(tmp_hist1_11_V_ce0),
    .we0(tmp_hist1_11_V_we0),
    .d0(tmp_hist1_11_V_d0),
    .q0(tmp_hist1_11_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state7))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln497_fu_1229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp_ln497_fu_1229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state12) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln497_fu_1229_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state12)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln497_fu_1229_p2 == 1'd1))) begin
            ap_enable_reg_pp3_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        col_0_reg_1023 <= col_reg_2393;
    end else if (((icmp_ln497_fu_1229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        col_0_reg_1023 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln445_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_reg_990 <= k_fu_1176_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        k_0_reg_990 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_0_reg_1012 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        row_0_reg_1012 <= row_reg_2319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln497_fu_1229_p2 == 1'd1))) begin
        t_V_1_reg_1035 <= 11'd0;
    end else if (((icmp_ln887_6_fu_2150_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        t_V_1_reg_1035 <= i_V_1_fu_2156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        t_V_reg_1001 <= i_V_fu_1195_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_reg_1001 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_6_reg_2458 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln563_11_reg_2587 <= add_ln563_11_fu_2178_p2;
        add_ln563_18_reg_2622 <= add_ln563_18_fu_2184_p2;
        add_ln563_4_reg_2552 <= add_ln563_4_fu_2172_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_6_reg_2458_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        add_ln563_12_reg_2652 <= add_ln563_12_fu_2231_p2;
        add_ln563_14_reg_2657 <= add_ln563_14_fu_2236_p2;
        add_ln563_15_reg_2662 <= add_ln563_15_fu_2242_p2;
        add_ln563_19_reg_2667 <= add_ln563_19_fu_2254_p2;
        add_ln563_1_reg_2632 <= add_ln563_1_fu_2196_p2;
        add_ln563_5_reg_2637 <= add_ln563_5_fu_2208_p2;
        add_ln563_7_reg_2642 <= add_ln563_7_fu_2213_p2;
        add_ln563_8_reg_2647 <= add_ln563_8_fu_2219_p2;
        add_ln563_reg_2627 <= add_ln563_fu_2190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        col_reg_2393 <= col_fu_1624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln503_reg_2329 <= icmp_ln503_fu_1267_p2;
        icmp_ln503_reg_2329_pp2_iter1_reg <= icmp_ln503_reg_2329;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln887_6_reg_2458 <= icmp_ln887_6_fu_2150_p2;
        icmp_ln887_6_reg_2458_pp3_iter1_reg <= icmp_ln887_6_reg_2458;
        zext_ln544_1_reg_2467_pp3_iter1_reg[10 : 0] <= zext_ln544_1_reg_2467[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        icmp_ln887_6_reg_2458_pp3_iter2_reg <= icmp_ln887_6_reg_2458_pp3_iter1_reg;
        zext_ln544_1_reg_2467_pp3_iter2_reg[10 : 0] <= zext_ln544_1_reg_2467_pp3_iter1_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        row_reg_2319 <= row_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln503_reg_2329 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        tmp_hist1_0_V_addr_2_reg_2398 <= zext_ln536_fu_1665_p1;
        tmp_hist1_10_V_addr_2_reg_2448 <= zext_ln536_10_fu_2025_p1;
        tmp_hist1_11_V_addr_2_reg_2453 <= zext_ln536_11_fu_2061_p1;
        tmp_hist1_1_V_addr_2_reg_2403 <= zext_ln536_1_fu_1701_p1;
        tmp_hist1_2_V_addr_2_reg_2408 <= zext_ln536_2_fu_1737_p1;
        tmp_hist1_3_V_addr_2_reg_2413 <= zext_ln536_3_fu_1773_p1;
        tmp_hist1_4_V_addr_2_reg_2418 <= zext_ln536_4_fu_1809_p1;
        tmp_hist1_5_V_addr_2_reg_2423 <= zext_ln536_5_fu_1845_p1;
        tmp_hist1_6_V_addr_2_reg_2428 <= zext_ln536_6_fu_1881_p1;
        tmp_hist1_7_V_addr_2_reg_2433 <= zext_ln536_7_fu_1917_p1;
        tmp_hist1_8_V_addr_2_reg_2438 <= zext_ln536_8_fu_1953_p1;
        tmp_hist1_9_V_addr_2_reg_2443 <= zext_ln536_9_fu_1989_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln503_reg_2329 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001))) begin
        tmp_hist_0_V_addr_2_reg_2333 <= zext_ln535_fu_1300_p1;
        tmp_hist_10_V_addr_2_reg_2383 <= zext_ln535_10_fu_1590_p1;
        tmp_hist_11_V_addr_2_reg_2388 <= zext_ln535_11_fu_1619_p1;
        tmp_hist_1_V_addr_2_reg_2338 <= zext_ln535_1_fu_1329_p1;
        tmp_hist_2_V_addr_2_reg_2343 <= zext_ln535_2_fu_1358_p1;
        tmp_hist_3_V_addr_2_reg_2348 <= zext_ln535_3_fu_1387_p1;
        tmp_hist_4_V_addr_2_reg_2353 <= zext_ln535_4_fu_1416_p1;
        tmp_hist_5_V_addr_2_reg_2358 <= zext_ln535_5_fu_1445_p1;
        tmp_hist_6_V_addr_2_reg_2363 <= zext_ln535_6_fu_1474_p1;
        tmp_hist_7_V_addr_2_reg_2368 <= zext_ln535_7_fu_1503_p1;
        tmp_hist_8_V_addr_2_reg_2373 <= zext_ln535_8_fu_1532_p1;
        tmp_hist_9_V_addr_2_reg_2378 <= zext_ln535_9_fu_1561_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        zext_ln426_reg_2294[13 : 0] <= zext_ln426_fu_1166_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln497_fu_1229_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        zext_ln503_reg_2324[14 : 1] <= zext_ln503_fu_1263_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_6_fu_2150_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        zext_ln544_1_reg_2467[10 : 0] <= zext_ln544_1_fu_2162_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln503_fu_1267_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln887_6_fu_2150_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_col_0_phi_fu_1027_p4 = col_reg_2393;
    end else begin
        ap_phi_mux_col_0_phi_fu_1027_p4 = col_0_reg_1023;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_0_address0 = zext_ln544_1_reg_2467_pp3_iter2_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_0_address0 = zext_ln455_fu_1182_p1;
    end else begin
        hist_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        hist_0_ce0 = 1'b1;
    end else begin
        hist_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_0_d0 = add_ln563_6_fu_2263_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_0_d0 = 32'd0;
    end else begin
        hist_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_6_reg_2458_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((icmp_ln445_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        hist_0_we0 = 1'b1;
    end else begin
        hist_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_1_address0 = zext_ln544_1_reg_2467_pp3_iter2_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_1_address0 = zext_ln455_fu_1182_p1;
    end else begin
        hist_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        hist_1_ce0 = 1'b1;
    end else begin
        hist_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_1_d0 = add_ln563_13_fu_2273_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_1_d0 = 32'd0;
    end else begin
        hist_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_6_reg_2458_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((icmp_ln445_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        hist_1_we0 = 1'b1;
    end else begin
        hist_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_2_address0 = zext_ln544_1_reg_2467_pp3_iter2_reg;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_2_address0 = zext_ln455_fu_1182_p1;
    end else begin
        hist_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
        hist_2_ce0 = 1'b1;
    end else begin
        hist_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        hist_2_d0 = add_ln563_20_fu_2283_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hist_2_d0 = 32'd0;
    end else begin
        hist_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln887_6_reg_2458_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((icmp_ln445_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        hist_2_we0 = 1'b1;
    end else begin
        hist_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln503_reg_2329 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        src1_data_V_V_blk_n = src1_data_V_V_empty_n;
    end else begin
        src1_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        src1_data_V_V_read = 1'b1;
    end else begin
        src1_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln503_reg_2329 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        src2_data_V_V_blk_n = src2_data_V_V_full_n;
    end else begin
        src2_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        src2_data_V_V_write = 1'b1;
    end else begin
        src2_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_0_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_0_V_address0 = tmp_hist1_0_V_addr_2_reg_2398;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_0_V_address0 = zext_ln536_fu_1665_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_0_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_0_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_0_V_d0 = add_ln700_15_fu_2066_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_0_V_d0 = 32'd0;
    end else begin
        tmp_hist1_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_0_V_we0 = 1'b1;
    end else begin
        tmp_hist1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_10_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_10_V_address0 = tmp_hist1_10_V_addr_2_reg_2448;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_10_V_address0 = zext_ln536_10_fu_2025_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_10_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_10_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_10_V_d0 = add_ln700_26_fu_2136_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_10_V_d0 = 32'd0;
    end else begin
        tmp_hist1_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_10_V_we0 = 1'b1;
    end else begin
        tmp_hist1_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_11_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_11_V_address0 = tmp_hist1_11_V_addr_2_reg_2453;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_11_V_address0 = zext_ln536_11_fu_2061_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_11_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_11_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_11_V_d0 = add_ln700_27_fu_2143_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_11_V_d0 = 32'd0;
    end else begin
        tmp_hist1_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_11_V_we0 = 1'b1;
    end else begin
        tmp_hist1_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_1_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_1_V_address0 = tmp_hist1_1_V_addr_2_reg_2403;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_1_V_address0 = zext_ln536_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_1_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_1_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_1_V_d0 = add_ln700_17_fu_2073_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_1_V_d0 = 32'd0;
    end else begin
        tmp_hist1_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_1_V_we0 = 1'b1;
    end else begin
        tmp_hist1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_2_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_2_V_address0 = tmp_hist1_2_V_addr_2_reg_2408;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_2_V_address0 = zext_ln536_2_fu_1737_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_2_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_2_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_2_V_d0 = add_ln700_18_fu_2080_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_2_V_d0 = 32'd0;
    end else begin
        tmp_hist1_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_2_V_we0 = 1'b1;
    end else begin
        tmp_hist1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_3_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_3_V_address0 = tmp_hist1_3_V_addr_2_reg_2413;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_3_V_address0 = zext_ln536_3_fu_1773_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_3_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_3_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_3_V_d0 = add_ln700_19_fu_2087_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_3_V_d0 = 32'd0;
    end else begin
        tmp_hist1_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_3_V_we0 = 1'b1;
    end else begin
        tmp_hist1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_4_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_4_V_address0 = tmp_hist1_4_V_addr_2_reg_2418;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_4_V_address0 = zext_ln536_4_fu_1809_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_4_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_4_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_4_V_d0 = add_ln700_20_fu_2094_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_4_V_d0 = 32'd0;
    end else begin
        tmp_hist1_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_4_V_we0 = 1'b1;
    end else begin
        tmp_hist1_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_5_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_5_V_address0 = tmp_hist1_5_V_addr_2_reg_2423;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_5_V_address0 = zext_ln536_5_fu_1845_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_5_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_5_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_5_V_d0 = add_ln700_21_fu_2101_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_5_V_d0 = 32'd0;
    end else begin
        tmp_hist1_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_5_V_we0 = 1'b1;
    end else begin
        tmp_hist1_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_6_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_6_V_address0 = tmp_hist1_6_V_addr_2_reg_2428;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_6_V_address0 = zext_ln536_6_fu_1881_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_6_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_6_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_6_V_d0 = add_ln700_22_fu_2108_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_6_V_d0 = 32'd0;
    end else begin
        tmp_hist1_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_6_V_we0 = 1'b1;
    end else begin
        tmp_hist1_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_7_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_7_V_address0 = tmp_hist1_7_V_addr_2_reg_2433;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_7_V_address0 = zext_ln536_7_fu_1917_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_7_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_7_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_7_V_d0 = add_ln700_23_fu_2115_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_7_V_d0 = 32'd0;
    end else begin
        tmp_hist1_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_7_V_we0 = 1'b1;
    end else begin
        tmp_hist1_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_8_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_8_V_address0 = tmp_hist1_8_V_addr_2_reg_2438;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_8_V_address0 = zext_ln536_8_fu_1953_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_8_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_8_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_8_V_d0 = add_ln700_24_fu_2122_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_8_V_d0 = 32'd0;
    end else begin
        tmp_hist1_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_8_V_we0 = 1'b1;
    end else begin
        tmp_hist1_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist1_9_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_9_V_address0 = tmp_hist1_9_V_addr_2_reg_2443;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist1_9_V_address0 = zext_ln536_9_fu_1989_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_9_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist1_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist1_9_V_ce0 = 1'b1;
    end else begin
        tmp_hist1_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist1_9_V_d0 = add_ln700_25_fu_2129_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist1_9_V_d0 = 32'd0;
    end else begin
        tmp_hist1_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist1_9_V_we0 = 1'b1;
    end else begin
        tmp_hist1_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_0_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_0_V_address0 = tmp_hist_0_V_addr_2_reg_2333;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_0_V_address0 = zext_ln535_fu_1300_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_0_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_0_V_ce0 = 1'b1;
    end else begin
        tmp_hist_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_0_V_d0 = add_ln700_fu_1658_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_0_V_d0 = 32'd0;
    end else begin
        tmp_hist_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_0_V_we0 = 1'b1;
    end else begin
        tmp_hist_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_10_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_10_V_address0 = tmp_hist_10_V_addr_2_reg_2383;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_10_V_address0 = zext_ln535_10_fu_1590_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_10_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_10_V_ce0 = 1'b1;
    end else begin
        tmp_hist_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_10_V_d0 = add_ln700_10_fu_2018_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_10_V_d0 = 32'd0;
    end else begin
        tmp_hist_10_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_10_V_we0 = 1'b1;
    end else begin
        tmp_hist_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_11_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_11_V_address0 = tmp_hist_11_V_addr_2_reg_2388;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_11_V_address0 = zext_ln535_11_fu_1619_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_11_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_11_V_ce0 = 1'b1;
    end else begin
        tmp_hist_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_11_V_d0 = add_ln700_11_fu_2054_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_11_V_d0 = 32'd0;
    end else begin
        tmp_hist_11_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_11_V_we0 = 1'b1;
    end else begin
        tmp_hist_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_1_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_1_V_address0 = tmp_hist_1_V_addr_2_reg_2338;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_1_V_address0 = zext_ln535_1_fu_1329_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_1_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_1_V_ce0 = 1'b1;
    end else begin
        tmp_hist_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_1_V_d0 = add_ln700_16_fu_1694_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_1_V_d0 = 32'd0;
    end else begin
        tmp_hist_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_1_V_we0 = 1'b1;
    end else begin
        tmp_hist_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_2_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_2_V_address0 = tmp_hist_2_V_addr_2_reg_2343;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_2_V_address0 = zext_ln535_2_fu_1358_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_2_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_2_V_ce0 = 1'b1;
    end else begin
        tmp_hist_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_2_V_d0 = add_ln700_2_fu_1730_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_2_V_d0 = 32'd0;
    end else begin
        tmp_hist_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_2_V_we0 = 1'b1;
    end else begin
        tmp_hist_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_3_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_3_V_address0 = tmp_hist_3_V_addr_2_reg_2348;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_3_V_address0 = zext_ln535_3_fu_1387_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_3_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_3_V_ce0 = 1'b1;
    end else begin
        tmp_hist_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_3_V_d0 = add_ln700_3_fu_1766_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_3_V_d0 = 32'd0;
    end else begin
        tmp_hist_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_3_V_we0 = 1'b1;
    end else begin
        tmp_hist_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_4_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_4_V_address0 = tmp_hist_4_V_addr_2_reg_2353;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_4_V_address0 = zext_ln535_4_fu_1416_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_4_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_4_V_ce0 = 1'b1;
    end else begin
        tmp_hist_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_4_V_d0 = add_ln700_4_fu_1802_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_4_V_d0 = 32'd0;
    end else begin
        tmp_hist_4_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_4_V_we0 = 1'b1;
    end else begin
        tmp_hist_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_5_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_5_V_address0 = tmp_hist_5_V_addr_2_reg_2358;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_5_V_address0 = zext_ln535_5_fu_1445_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_5_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_5_V_ce0 = 1'b1;
    end else begin
        tmp_hist_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_5_V_d0 = add_ln700_5_fu_1838_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_5_V_d0 = 32'd0;
    end else begin
        tmp_hist_5_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_5_V_we0 = 1'b1;
    end else begin
        tmp_hist_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_6_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_6_V_address0 = tmp_hist_6_V_addr_2_reg_2363;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_6_V_address0 = zext_ln535_6_fu_1474_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_6_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_6_V_ce0 = 1'b1;
    end else begin
        tmp_hist_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_6_V_d0 = add_ln700_6_fu_1874_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_6_V_d0 = 32'd0;
    end else begin
        tmp_hist_6_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_6_V_we0 = 1'b1;
    end else begin
        tmp_hist_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_7_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_7_V_address0 = tmp_hist_7_V_addr_2_reg_2368;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_7_V_address0 = zext_ln535_7_fu_1503_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_7_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_7_V_ce0 = 1'b1;
    end else begin
        tmp_hist_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_7_V_d0 = add_ln700_7_fu_1910_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_7_V_d0 = 32'd0;
    end else begin
        tmp_hist_7_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_7_V_we0 = 1'b1;
    end else begin
        tmp_hist_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_8_V_address0 = zext_ln544_1_reg_2467;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_8_V_address0 = tmp_hist_8_V_addr_2_reg_2373;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_8_V_address0 = zext_ln535_8_fu_1532_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_8_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_8_V_ce0 = 1'b1;
    end else begin
        tmp_hist_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_8_V_d0 = add_ln700_8_fu_1946_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_8_V_d0 = 32'd0;
    end else begin
        tmp_hist_8_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_8_V_we0 = 1'b1;
    end else begin
        tmp_hist_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        tmp_hist_9_V_address0 = zext_ln544_1_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_9_V_address0 = tmp_hist_9_V_addr_2_reg_2378;
    end else if (((1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_hist_9_V_address0 = zext_ln535_9_fu_1561_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_9_V_address0 = zext_ln544_fu_1201_p1;
    end else begin
        tmp_hist_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        tmp_hist_9_V_ce0 = 1'b1;
    end else begin
        tmp_hist_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_hist_9_V_d0 = add_ln700_9_fu_1982_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_hist_9_V_d0 = 32'd0;
    end else begin
        tmp_hist_9_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln503_reg_2329 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        tmp_hist_9_V_we0 = 1'b1;
    end else begin
        tmp_hist_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln445_fu_1170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln887_fu_1189_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln497_fu_1229_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln503_fu_1267_p2 == 1'd1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln503_fu_1267_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln887_6_fu_2150_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter2 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter3 == 1'b1)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln887_6_fu_2150_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln503_fu_1240_p2 = (zext_ln426_reg_2294 + 15'd1);

assign add_ln563_10_fu_2225_p2 = (tmp_hist_7_V_q0 + tmp_hist1_7_V_q0);

assign add_ln563_11_fu_2178_p2 = (tmp_hist_10_V_q0 + tmp_hist1_10_V_q0);

assign add_ln563_12_fu_2231_p2 = (add_ln563_11_reg_2587 + add_ln563_10_fu_2225_p2);

assign add_ln563_13_fu_2273_p2 = (add_ln563_12_reg_2652 + add_ln563_9_fu_2269_p2);

assign add_ln563_14_fu_2236_p2 = (tmp_hist1_2_V_q0 + tmp_hist_2_V_q0);

assign add_ln563_15_fu_2242_p2 = (tmp_hist_5_V_q0 + tmp_hist1_5_V_q0);

assign add_ln563_16_fu_2279_p2 = (add_ln563_15_reg_2662 + add_ln563_14_reg_2657);

assign add_ln563_17_fu_2248_p2 = (tmp_hist_8_V_q0 + tmp_hist1_8_V_q0);

assign add_ln563_18_fu_2184_p2 = (tmp_hist_11_V_q0 + tmp_hist1_11_V_q0);

assign add_ln563_19_fu_2254_p2 = (add_ln563_18_reg_2622 + add_ln563_17_fu_2248_p2);

assign add_ln563_1_fu_2196_p2 = (tmp_hist_3_V_q0 + tmp_hist1_3_V_q0);

assign add_ln563_20_fu_2283_p2 = (add_ln563_19_reg_2667 + add_ln563_16_fu_2279_p2);

assign add_ln563_2_fu_2259_p2 = (add_ln563_1_reg_2632 + add_ln563_reg_2627);

assign add_ln563_3_fu_2202_p2 = (tmp_hist_6_V_q0 + tmp_hist1_6_V_q0);

assign add_ln563_4_fu_2172_p2 = (tmp_hist_9_V_q0 + tmp_hist1_9_V_q0);

assign add_ln563_5_fu_2208_p2 = (add_ln563_4_reg_2552 + add_ln563_3_fu_2202_p2);

assign add_ln563_6_fu_2263_p2 = (add_ln563_5_reg_2637 + add_ln563_2_fu_2259_p2);

assign add_ln563_7_fu_2213_p2 = (tmp_hist1_1_V_q0 + tmp_hist_1_V_q0);

assign add_ln563_8_fu_2219_p2 = (tmp_hist_4_V_q0 + tmp_hist1_4_V_q0);

assign add_ln563_9_fu_2269_p2 = (add_ln563_8_reg_2647 + add_ln563_7_reg_2642);

assign add_ln563_fu_2190_p2 = (tmp_hist1_0_V_q0 + tmp_hist_0_V_q0);

assign add_ln700_10_fu_2018_p2 = (32'd1 + tmp_hist_10_V_q0);

assign add_ln700_11_fu_2054_p2 = (32'd1 + tmp_hist_11_V_q0);

assign add_ln700_15_fu_2066_p2 = (32'd1 + tmp_hist1_0_V_q0);

assign add_ln700_16_fu_1694_p2 = (32'd1 + tmp_hist_1_V_q0);

assign add_ln700_17_fu_2073_p2 = (32'd1 + tmp_hist1_1_V_q0);

assign add_ln700_18_fu_2080_p2 = (32'd1 + tmp_hist1_2_V_q0);

assign add_ln700_19_fu_2087_p2 = (32'd1 + tmp_hist1_3_V_q0);

assign add_ln700_20_fu_2094_p2 = (32'd1 + tmp_hist1_4_V_q0);

assign add_ln700_21_fu_2101_p2 = (32'd1 + tmp_hist1_5_V_q0);

assign add_ln700_22_fu_2108_p2 = (32'd1 + tmp_hist1_6_V_q0);

assign add_ln700_23_fu_2115_p2 = (32'd1 + tmp_hist1_7_V_q0);

assign add_ln700_24_fu_2122_p2 = (32'd1 + tmp_hist1_8_V_q0);

assign add_ln700_25_fu_2129_p2 = (32'd1 + tmp_hist1_9_V_q0);

assign add_ln700_26_fu_2136_p2 = (32'd1 + tmp_hist1_10_V_q0);

assign add_ln700_27_fu_2143_p2 = (32'd1 + tmp_hist1_11_V_q0);

assign add_ln700_2_fu_1730_p2 = (32'd1 + tmp_hist_2_V_q0);

assign add_ln700_3_fu_1766_p2 = (32'd1 + tmp_hist_3_V_q0);

assign add_ln700_4_fu_1802_p2 = (32'd1 + tmp_hist_4_V_q0);

assign add_ln700_5_fu_1838_p2 = (32'd1 + tmp_hist_5_V_q0);

assign add_ln700_6_fu_1874_p2 = (32'd1 + tmp_hist_6_V_q0);

assign add_ln700_7_fu_1910_p2 = (32'd1 + tmp_hist_7_V_q0);

assign add_ln700_8_fu_1946_p2 = (32'd1 + tmp_hist_8_V_q0);

assign add_ln700_9_fu_1982_p2 = (32'd1 + tmp_hist_9_V_q0);

assign add_ln700_fu_1658_p2 = (32'd1 + tmp_hist_0_V_q0);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_pp2 = (((ap_ST_fsm_pp2_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp2_stage0_subdone)) | ((1'b1 == ap_block_pp2_stage1_subdone) & (ap_ST_fsm_pp2_stage1 == ap_CS_fsm)));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter1 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3 = ((1'b1 == ap_block_pp3_stage0_subdone) & (ap_ST_fsm_pp3_stage0 == ap_CS_fsm));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp2_stage1_iter0 = (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp2_stage0_iter1 = (((icmp_ln503_reg_2329 == 1'd0) & (src2_data_V_V_full_n == 1'b0)) | ((icmp_ln503_reg_2329 == 1'd0) & (src1_data_V_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_enable_operation_152 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_159 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_166 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_173 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_180 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_187 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_194 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_201 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_208 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_215 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_222 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_229 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_237 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_239 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_242 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_247 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_249 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_252 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_257 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_259 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_262 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_267 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_269 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_272 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_277 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_279 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_282 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_287 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_289 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_292 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_297 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_299 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_302 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_307 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_309 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_312 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_317 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_319 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_322 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_327 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_329 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_332 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_337 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_339 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_342 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_347 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_349 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_352 = (icmp_ln503_reg_2329 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_358 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_360 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_363 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_365 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_368 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_370 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_373 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_375 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_378 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_380 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_383 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_385 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_388 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_390 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_393 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_395 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_398 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_400 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_403 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_405 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_408 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_410 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_413 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_415 = (icmp_ln503_reg_2329_pp2_iter1_reg == 1'd0);
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp2_iter1_stage1 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_enable_state8_pp2_iter0_stage1 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_enable_state9_pp2_iter1_stage0 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

assign col_fu_1624_p2 = (32'd2 + col_0_reg_1023);

assign grp_fu_1046_p4 = {{src1_data_V_V_dout[19:10]}};

assign grp_fu_1056_p4 = {{src1_data_V_V_dout[29:20]}};

assign grp_fu_1066_p4 = {{src1_data_V_V_dout[39:30]}};

assign grp_fu_1076_p4 = {{src1_data_V_V_dout[49:40]}};

assign grp_fu_1086_p4 = {{src1_data_V_V_dout[59:50]}};

assign grp_fu_1096_p4 = {{src1_data_V_V_dout[69:60]}};

assign grp_fu_1106_p4 = {{src1_data_V_V_dout[79:70]}};

assign grp_fu_1116_p4 = {{src1_data_V_V_dout[89:80]}};

assign grp_fu_1126_p4 = {{src1_data_V_V_dout[99:90]}};

assign grp_fu_1136_p4 = {{src1_data_V_V_dout[109:100]}};

assign grp_fu_1146_p4 = {{src1_data_V_V_dout[119:110]}};

assign i_V_1_fu_2156_p2 = (t_V_1_reg_1035 + 11'd1);

assign i_V_fu_1195_p2 = (t_V_reg_1001 + 11'd1);

assign icmp_ln445_fu_1170_p2 = ((k_0_reg_990 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln497_fu_1229_p2 = ((row_0_reg_1012 == src1_rows_read) ? 1'b1 : 1'b0);

assign icmp_ln503_fu_1267_p2 = ((ap_phi_mux_col_0_phi_fu_1027_p4 == zext_ln503_reg_2324) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2150_p2 = ((t_V_1_reg_1035 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1189_p2 = ((t_V_reg_1001 == 11'd1024) ? 1'b1 : 1'b0);

assign k_fu_1176_p2 = (k_0_reg_990 + 11'd1);

assign or_ln1193_10_fu_1429_p2 = (shl_ln728_s_fu_1421_p3 | 16'd32);

assign or_ln1193_11_fu_1822_p2 = (shl_ln728_10_fu_1814_p3 | 16'd32);

assign or_ln1193_12_fu_1458_p2 = (shl_ln728_11_fu_1450_p3 | 16'd32);

assign or_ln1193_13_fu_1858_p2 = (shl_ln728_12_fu_1850_p3 | 16'd32);

assign or_ln1193_14_fu_1487_p2 = (shl_ln728_13_fu_1479_p3 | 16'd32);

assign or_ln1193_15_fu_1894_p2 = (shl_ln728_14_fu_1886_p3 | 16'd32);

assign or_ln1193_16_fu_1516_p2 = (shl_ln728_15_fu_1508_p3 | 16'd32);

assign or_ln1193_17_fu_1930_p2 = (shl_ln728_16_fu_1922_p3 | 16'd32);

assign or_ln1193_18_fu_1545_p2 = (shl_ln728_17_fu_1537_p3 | 16'd32);

assign or_ln1193_19_fu_1966_p2 = (shl_ln728_18_fu_1958_p3 | 16'd32);

assign or_ln1193_1_fu_1642_p2 = (shl_ln728_1_fu_1634_p3 | 16'd32);

assign or_ln1193_20_fu_1574_p2 = (shl_ln728_19_fu_1566_p3 | 16'd32);

assign or_ln1193_21_fu_2002_p2 = (shl_ln728_20_fu_1994_p3 | 16'd32);

assign or_ln1193_22_fu_1603_p2 = (shl_ln728_21_fu_1595_p3 | 16'd32);

assign or_ln1193_23_fu_2038_p2 = (shl_ln728_22_fu_2030_p3 | 16'd32);

assign or_ln1193_2_fu_1313_p2 = (shl_ln728_2_fu_1305_p3 | 16'd32);

assign or_ln1193_3_fu_1678_p2 = (shl_ln728_3_fu_1670_p3 | 16'd32);

assign or_ln1193_4_fu_1342_p2 = (shl_ln728_4_fu_1334_p3 | 16'd32);

assign or_ln1193_5_fu_1714_p2 = (shl_ln728_5_fu_1706_p3 | 16'd32);

assign or_ln1193_6_fu_1371_p2 = (shl_ln728_6_fu_1363_p3 | 16'd32);

assign or_ln1193_7_fu_1750_p2 = (shl_ln728_7_fu_1742_p3 | 16'd32);

assign or_ln1193_8_fu_1400_p2 = (shl_ln728_8_fu_1392_p3 | 16'd32);

assign or_ln1193_9_fu_1786_p2 = (shl_ln728_9_fu_1778_p3 | 16'd32);

assign or_ln1193_fu_1284_p2 = (shl_ln_fu_1276_p3 | 16'd32);

assign row_fu_1234_p2 = (row_0_reg_1012 + 16'd1);

assign shl_ln728_10_fu_1814_p3 = {{grp_fu_1086_p4}, {6'd0}};

assign shl_ln728_11_fu_1450_p3 = {{grp_fu_1096_p4}, {6'd0}};

assign shl_ln728_12_fu_1850_p3 = {{grp_fu_1096_p4}, {6'd0}};

assign shl_ln728_13_fu_1479_p3 = {{grp_fu_1106_p4}, {6'd0}};

assign shl_ln728_14_fu_1886_p3 = {{grp_fu_1106_p4}, {6'd0}};

assign shl_ln728_15_fu_1508_p3 = {{grp_fu_1116_p4}, {6'd0}};

assign shl_ln728_16_fu_1922_p3 = {{grp_fu_1116_p4}, {6'd0}};

assign shl_ln728_17_fu_1537_p3 = {{grp_fu_1126_p4}, {6'd0}};

assign shl_ln728_18_fu_1958_p3 = {{grp_fu_1126_p4}, {6'd0}};

assign shl_ln728_19_fu_1566_p3 = {{grp_fu_1136_p4}, {6'd0}};

assign shl_ln728_1_fu_1634_p3 = {{trunc_ln728_1_fu_1630_p1}, {6'd0}};

assign shl_ln728_20_fu_1994_p3 = {{grp_fu_1136_p4}, {6'd0}};

assign shl_ln728_21_fu_1595_p3 = {{grp_fu_1146_p4}, {6'd0}};

assign shl_ln728_22_fu_2030_p3 = {{grp_fu_1146_p4}, {6'd0}};

assign shl_ln728_2_fu_1305_p3 = {{grp_fu_1046_p4}, {6'd0}};

assign shl_ln728_3_fu_1670_p3 = {{grp_fu_1046_p4}, {6'd0}};

assign shl_ln728_4_fu_1334_p3 = {{grp_fu_1056_p4}, {6'd0}};

assign shl_ln728_5_fu_1706_p3 = {{grp_fu_1056_p4}, {6'd0}};

assign shl_ln728_6_fu_1363_p3 = {{grp_fu_1066_p4}, {6'd0}};

assign shl_ln728_7_fu_1742_p3 = {{grp_fu_1066_p4}, {6'd0}};

assign shl_ln728_8_fu_1392_p3 = {{grp_fu_1076_p4}, {6'd0}};

assign shl_ln728_9_fu_1778_p3 = {{grp_fu_1076_p4}, {6'd0}};

assign shl_ln728_s_fu_1421_p3 = {{grp_fu_1086_p4}, {6'd0}};

assign shl_ln_fu_1276_p3 = {{trunc_ln728_fu_1272_p1}, {6'd0}};

assign src2_data_V_V_din = src1_data_V_V_dout;

assign tmp_100_fu_1972_p4 = {{or_ln1193_19_fu_1966_p2[15:6]}};

assign tmp_101_fu_1580_p4 = {{or_ln1193_20_fu_1574_p2[15:6]}};

assign tmp_102_fu_2008_p4 = {{or_ln1193_21_fu_2002_p2[15:6]}};

assign tmp_103_fu_1609_p4 = {{or_ln1193_22_fu_1603_p2[15:6]}};

assign tmp_104_fu_2044_p4 = {{or_ln1193_23_fu_2038_p2[15:6]}};

assign tmp_164_fu_1156_p4 = {{src1_cols_read[15:2]}};

assign tmp_165_fu_1245_p4 = {{add_ln503_fu_1240_p2[14:1]}};

assign tmp_166_fu_1255_p3 = {{tmp_165_fu_1245_p4}, {1'd0}};

assign tmp_81_fu_1290_p4 = {{or_ln1193_fu_1284_p2[15:6]}};

assign tmp_82_fu_1648_p4 = {{or_ln1193_1_fu_1642_p2[15:6]}};

assign tmp_83_fu_1319_p4 = {{or_ln1193_2_fu_1313_p2[15:6]}};

assign tmp_84_fu_1684_p4 = {{or_ln1193_3_fu_1678_p2[15:6]}};

assign tmp_85_fu_1348_p4 = {{or_ln1193_4_fu_1342_p2[15:6]}};

assign tmp_86_fu_1720_p4 = {{or_ln1193_5_fu_1714_p2[15:6]}};

assign tmp_87_fu_1377_p4 = {{or_ln1193_6_fu_1371_p2[15:6]}};

assign tmp_88_fu_1756_p4 = {{or_ln1193_7_fu_1750_p2[15:6]}};

assign tmp_89_fu_1406_p4 = {{or_ln1193_8_fu_1400_p2[15:6]}};

assign tmp_90_fu_1792_p4 = {{or_ln1193_9_fu_1786_p2[15:6]}};

assign tmp_91_fu_1435_p4 = {{or_ln1193_10_fu_1429_p2[15:6]}};

assign tmp_92_fu_1828_p4 = {{or_ln1193_11_fu_1822_p2[15:6]}};

assign tmp_93_fu_1464_p4 = {{or_ln1193_12_fu_1458_p2[15:6]}};

assign tmp_94_fu_1864_p4 = {{or_ln1193_13_fu_1858_p2[15:6]}};

assign tmp_95_fu_1493_p4 = {{or_ln1193_14_fu_1487_p2[15:6]}};

assign tmp_96_fu_1900_p4 = {{or_ln1193_15_fu_1894_p2[15:6]}};

assign tmp_97_fu_1522_p4 = {{or_ln1193_16_fu_1516_p2[15:6]}};

assign tmp_98_fu_1936_p4 = {{or_ln1193_17_fu_1930_p2[15:6]}};

assign tmp_99_fu_1551_p4 = {{or_ln1193_18_fu_1545_p2[15:6]}};

assign trunc_ln728_1_fu_1630_p1 = src1_data_V_V_dout[9:0];

assign trunc_ln728_fu_1272_p1 = src1_data_V_V_dout[9:0];

assign zext_ln426_fu_1166_p1 = tmp_164_fu_1156_p4;

assign zext_ln455_fu_1182_p1 = k_0_reg_990;

assign zext_ln503_fu_1263_p1 = tmp_166_fu_1255_p3;

assign zext_ln535_10_fu_1590_p1 = tmp_101_fu_1580_p4;

assign zext_ln535_11_fu_1619_p1 = tmp_103_fu_1609_p4;

assign zext_ln535_1_fu_1329_p1 = tmp_83_fu_1319_p4;

assign zext_ln535_2_fu_1358_p1 = tmp_85_fu_1348_p4;

assign zext_ln535_3_fu_1387_p1 = tmp_87_fu_1377_p4;

assign zext_ln535_4_fu_1416_p1 = tmp_89_fu_1406_p4;

assign zext_ln535_5_fu_1445_p1 = tmp_91_fu_1435_p4;

assign zext_ln535_6_fu_1474_p1 = tmp_93_fu_1464_p4;

assign zext_ln535_7_fu_1503_p1 = tmp_95_fu_1493_p4;

assign zext_ln535_8_fu_1532_p1 = tmp_97_fu_1522_p4;

assign zext_ln535_9_fu_1561_p1 = tmp_99_fu_1551_p4;

assign zext_ln535_fu_1300_p1 = tmp_81_fu_1290_p4;

assign zext_ln536_10_fu_2025_p1 = tmp_102_fu_2008_p4;

assign zext_ln536_11_fu_2061_p1 = tmp_104_fu_2044_p4;

assign zext_ln536_1_fu_1701_p1 = tmp_84_fu_1684_p4;

assign zext_ln536_2_fu_1737_p1 = tmp_86_fu_1720_p4;

assign zext_ln536_3_fu_1773_p1 = tmp_88_fu_1756_p4;

assign zext_ln536_4_fu_1809_p1 = tmp_90_fu_1792_p4;

assign zext_ln536_5_fu_1845_p1 = tmp_92_fu_1828_p4;

assign zext_ln536_6_fu_1881_p1 = tmp_94_fu_1864_p4;

assign zext_ln536_7_fu_1917_p1 = tmp_96_fu_1900_p4;

assign zext_ln536_8_fu_1953_p1 = tmp_98_fu_1936_p4;

assign zext_ln536_9_fu_1989_p1 = tmp_100_fu_1972_p4;

assign zext_ln536_fu_1665_p1 = tmp_82_fu_1648_p4;

assign zext_ln544_1_fu_2162_p1 = t_V_1_reg_1035;

assign zext_ln544_fu_1201_p1 = t_V_reg_1001;

always @ (posedge ap_clk) begin
    zext_ln426_reg_2294[14] <= 1'b0;
    zext_ln503_reg_2324[0] <= 1'b0;
    zext_ln503_reg_2324[31:15] <= 17'b00000000000000000;
    zext_ln544_1_reg_2467[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln544_1_reg_2467_pp3_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln544_1_reg_2467_pp3_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //AWBhistogramkernel
