// Seed: 2686946677
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4
);
  type_6(
      id_3, id_3, 1
  );
endmodule
