

================================================================
== Vivado HLS Report for 'upsample_20_20_2_s'
================================================================
* Date:           Tue Dec  3 04:37:05 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      802|      802| 8.020 us | 8.020 us |  802|  802|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- upsample_loop_r  |      800|      800|        21|         20|          1|    40|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    776|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|   1495|    -|
|Register         |        -|      -|     654|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     654|   2271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_10_fu_2284_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_11_fu_2320_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_12_fu_2332_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_13_fu_2344_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_14_fu_2356_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_15_fu_2368_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_16_fu_2380_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_17_fu_2392_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_18_fu_2404_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_19_fu_2416_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_1_fu_2080_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_20_fu_2428_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_21_fu_2440_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_22_fu_2452_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_23_fu_2464_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_24_fu_2476_p2  |     +    |      0|  0|  12|          12|           5|
    |add_ln203_25_fu_2488_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_26_fu_2500_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_27_fu_2512_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_28_fu_2524_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_29_fu_2536_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_2_fu_2092_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_30_fu_2548_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_31_fu_2560_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_32_fu_2572_p2  |     +    |      0|  0|  12|          12|           6|
    |add_ln203_33_fu_1868_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln203_34_fu_1960_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln203_35_fu_1972_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln203_36_fu_2008_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln203_37_fu_2020_p2  |     +    |      0|  0|  14|          10|           3|
    |add_ln203_38_fu_2056_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_39_fu_2068_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_3_fu_2128_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_40_fu_2104_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_41_fu_2116_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_42_fu_2152_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_43_fu_2164_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_44_fu_2200_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_45_fu_2212_p2  |     +    |      0|  0|  14|          10|           4|
    |add_ln203_46_fu_2248_p2  |     +    |      0|  0|  14|          10|           5|
    |add_ln203_47_fu_2260_p2  |     +    |      0|  0|  14|          10|           5|
    |add_ln203_48_fu_2296_p2  |     +    |      0|  0|  14|          10|           5|
    |add_ln203_49_fu_2308_p2  |     +    |      0|  0|  14|          10|           5|
    |add_ln203_4_fu_2140_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_5_fu_2176_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_6_fu_2188_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_7_fu_2224_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_8_fu_2236_p2   |     +    |      0|  0|  12|          12|           4|
    |add_ln203_9_fu_2272_p2   |     +    |      0|  0|  12|          12|           5|
    |add_ln203_fu_1828_p2     |     +    |      0|  0|  12|          12|          12|
    |r_fu_1798_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln29_fu_1792_p2     |   icmp   |      0|  0|  11|           6|           6|
    |or_ln203_1_fu_1936_p2    |    or    |      0|  0|  12|           2|          12|
    |or_ln203_2_fu_1948_p2    |    or    |      0|  0|  12|           2|          12|
    |or_ln203_3_fu_1984_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_4_fu_1996_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_5_fu_2032_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_6_fu_2044_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_7_fu_1881_p2    |    or    |      0|  0|  10|           1|          10|
    |or_ln203_8_fu_1912_p2    |    or    |      0|  0|  10|           2|          10|
    |or_ln203_9_fu_1924_p2    |    or    |      0|  0|  10|           2|          10|
    |or_ln203_fu_1900_p2      |    or    |      0|  0|  12|           1|          12|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 776|         601|         369|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1        |    9|          2|    1|          2|
    |ap_phi_mux_r_0_phi_fu_1680_p4  |    9|          2|    6|         12|
    |input_0_V_address0             |   50|         11|    9|         99|
    |input_0_V_address1             |   50|         11|    9|         99|
    |input_1_V_address0             |   50|         11|    9|         99|
    |input_1_V_address1             |   50|         11|    9|         99|
    |input_2_V_address0             |   50|         11|    9|         99|
    |input_2_V_address1             |   50|         11|    9|         99|
    |output_0_V_address0            |  101|         21|   11|        231|
    |output_0_V_address1            |  101|         21|   11|        231|
    |output_0_V_d0                  |   53|         12|   20|        240|
    |output_0_V_d1                  |   53|         12|   20|        240|
    |output_1_V_address0            |  101|         21|   11|        231|
    |output_1_V_address1            |  101|         21|   11|        231|
    |output_1_V_d0                  |   53|         12|   20|        240|
    |output_1_V_d1                  |   53|         12|   20|        240|
    |output_2_V_address0            |  101|         21|   11|        231|
    |output_2_V_address1            |  101|         21|   11|        231|
    |output_2_V_d0                  |   53|         12|   20|        240|
    |output_2_V_d1                  |   53|         12|   20|        240|
    |r_0_reg_1676                   |    9|          2|    6|         12|
    |reg_1687                       |    9|          2|   20|         40|
    |reg_1694                       |    9|          2|   20|         40|
    |reg_1701                       |    9|          2|   20|         40|
    |reg_1708                       |    9|          2|   20|         40|
    |reg_1715                       |    9|          2|   20|         40|
    |reg_1722                       |    9|          2|   20|         40|
    |reg_1729                       |    9|          2|   20|         40|
    |reg_1736                       |    9|          2|   20|         40|
    |reg_1743                       |    9|          2|   20|         40|
    |reg_1750                       |    9|          2|   20|         40|
    |reg_1757                       |    9|          2|   20|         40|
    |reg_1764                       |    9|          2|   20|         40|
    |reg_1771                       |    9|          2|   20|         40|
    |reg_1778                       |    9|          2|   20|         40|
    |reg_1785                       |    9|          2|   20|         40|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1495|        323|  554|       4069|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln203_33_reg_2637       |   8|   0|   10|          2|
    |add_ln203_reg_2593          |   9|   0|   12|          3|
    |ap_CS_fsm                   |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |icmp_ln29_reg_2584          |   1|   0|    1|          0|
    |input_0_V_load_11_reg_2869  |  20|   0|   20|          0|
    |input_0_V_load_13_reg_2917  |  20|   0|   20|          0|
    |input_0_V_load_15_reg_2965  |  20|   0|   20|          0|
    |input_0_V_load_17_reg_3013  |  20|   0|   20|          0|
    |input_0_V_load_19_reg_3031  |  20|   0|   20|          0|
    |input_1_V_load_11_reg_2875  |  20|   0|   20|          0|
    |input_1_V_load_13_reg_2923  |  20|   0|   20|          0|
    |input_1_V_load_15_reg_2971  |  20|   0|   20|          0|
    |input_1_V_load_17_reg_3019  |  20|   0|   20|          0|
    |input_1_V_load_19_reg_3037  |  20|   0|   20|          0|
    |input_2_V_load_11_reg_2881  |  20|   0|   20|          0|
    |input_2_V_load_13_reg_2929  |  20|   0|   20|          0|
    |input_2_V_load_15_reg_2977  |  20|   0|   20|          0|
    |input_2_V_load_17_reg_3025  |  20|   0|   20|          0|
    |input_2_V_load_19_reg_3043  |  20|   0|   20|          0|
    |r_0_reg_1676                |   6|   0|    6|          0|
    |r_reg_2588                  |   6|   0|    6|          0|
    |reg_1687                    |  20|   0|   20|          0|
    |reg_1694                    |  20|   0|   20|          0|
    |reg_1701                    |  20|   0|   20|          0|
    |reg_1708                    |  20|   0|   20|          0|
    |reg_1715                    |  20|   0|   20|          0|
    |reg_1722                    |  20|   0|   20|          0|
    |reg_1729                    |  20|   0|   20|          0|
    |reg_1736                    |  20|   0|   20|          0|
    |reg_1743                    |  20|   0|   20|          0|
    |reg_1750                    |  20|   0|   20|          0|
    |reg_1757                    |  20|   0|   20|          0|
    |reg_1764                    |  20|   0|   20|          0|
    |reg_1771                    |  20|   0|   20|          0|
    |reg_1778                    |  20|   0|   20|          0|
    |reg_1785                    |  20|   0|   20|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 654|   0|  659|          5|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_done              | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | upsample<20, 20, 2> | return value |
|input_0_V_address0   | out |    9|  ap_memory |      input_0_V      |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |      input_0_V      |     array    |
|input_0_V_q0         |  in |   20|  ap_memory |      input_0_V      |     array    |
|input_0_V_address1   | out |    9|  ap_memory |      input_0_V      |     array    |
|input_0_V_ce1        | out |    1|  ap_memory |      input_0_V      |     array    |
|input_0_V_q1         |  in |   20|  ap_memory |      input_0_V      |     array    |
|input_1_V_address0   | out |    9|  ap_memory |      input_1_V      |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |      input_1_V      |     array    |
|input_1_V_q0         |  in |   20|  ap_memory |      input_1_V      |     array    |
|input_1_V_address1   | out |    9|  ap_memory |      input_1_V      |     array    |
|input_1_V_ce1        | out |    1|  ap_memory |      input_1_V      |     array    |
|input_1_V_q1         |  in |   20|  ap_memory |      input_1_V      |     array    |
|input_2_V_address0   | out |    9|  ap_memory |      input_2_V      |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |      input_2_V      |     array    |
|input_2_V_q0         |  in |   20|  ap_memory |      input_2_V      |     array    |
|input_2_V_address1   | out |    9|  ap_memory |      input_2_V      |     array    |
|input_2_V_ce1        | out |    1|  ap_memory |      input_2_V      |     array    |
|input_2_V_q1         |  in |   20|  ap_memory |      input_2_V      |     array    |
|output_0_V_address0  | out |   11|  ap_memory |      output_0_V     |     array    |
|output_0_V_ce0       | out |    1|  ap_memory |      output_0_V     |     array    |
|output_0_V_we0       | out |    1|  ap_memory |      output_0_V     |     array    |
|output_0_V_d0        | out |   20|  ap_memory |      output_0_V     |     array    |
|output_0_V_address1  | out |   11|  ap_memory |      output_0_V     |     array    |
|output_0_V_ce1       | out |    1|  ap_memory |      output_0_V     |     array    |
|output_0_V_we1       | out |    1|  ap_memory |      output_0_V     |     array    |
|output_0_V_d1        | out |   20|  ap_memory |      output_0_V     |     array    |
|output_1_V_address0  | out |   11|  ap_memory |      output_1_V     |     array    |
|output_1_V_ce0       | out |    1|  ap_memory |      output_1_V     |     array    |
|output_1_V_we0       | out |    1|  ap_memory |      output_1_V     |     array    |
|output_1_V_d0        | out |   20|  ap_memory |      output_1_V     |     array    |
|output_1_V_address1  | out |   11|  ap_memory |      output_1_V     |     array    |
|output_1_V_ce1       | out |    1|  ap_memory |      output_1_V     |     array    |
|output_1_V_we1       | out |    1|  ap_memory |      output_1_V     |     array    |
|output_1_V_d1        | out |   20|  ap_memory |      output_1_V     |     array    |
|output_2_V_address0  | out |   11|  ap_memory |      output_2_V     |     array    |
|output_2_V_ce0       | out |    1|  ap_memory |      output_2_V     |     array    |
|output_2_V_we0       | out |    1|  ap_memory |      output_2_V     |     array    |
|output_2_V_d0        | out |   20|  ap_memory |      output_2_V     |     array    |
|output_2_V_address1  | out |   11|  ap_memory |      output_2_V     |     array    |
|output_2_V_ce1       | out |    1|  ap_memory |      output_2_V     |     array    |
|output_2_V_we1       | out |    1|  ap_memory |      output_2_V     |     array    |
|output_2_V_d1        | out |   20|  ap_memory |      output_2_V     |     array    |
+---------------------+-----+-----+------------+---------------------+--------------+

