Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:50:52 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y143         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[16]/Q
    SLICE_X1Y143         net (fo=6, unset)            0.034     2.059    yport_OBUF[16]
    SLICE_X1Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.149    yport_reg[19]_i_1/O[1]
    SLICE_X1Y143         net (fo=1, routed)           0.000     2.149    yport0[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y143         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y144         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[20]/Q
    SLICE_X1Y144         net (fo=6, unset)            0.034     2.059    yport_OBUF[20]
    SLICE_X1Y144         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.149    yport_reg[23]_i_1/O[1]
    SLICE_X1Y144         net (fo=1, routed)           0.000     2.149    yport0[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y144         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y145         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[24]/Q
    SLICE_X1Y145         net (fo=6, unset)            0.034     2.059    yport_OBUF[24]
    SLICE_X1Y145         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.149    yport_reg[27]_i_1/O[1]
    SLICE_X1Y145         net (fo=1, routed)           0.000     2.149    yport0[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y145         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y146         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[28]/Q
    SLICE_X1Y146         net (fo=6, unset)            0.034     2.059    yport_OBUF[28]
    SLICE_X1Y146         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.149    yport_reg[31]_i_1/O[1]
    SLICE_X1Y146         net (fo=1, routed)           0.000     2.149    yport0[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y146         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y142         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[12]/Q
    SLICE_X1Y142         net (fo=6, unset)            0.034     2.058    yport_OBUF[12]
    SLICE_X1Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.148    yport_reg[15]_i_1/O[1]
    SLICE_X1Y142         net (fo=1, routed)           0.000     2.148    yport0[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y142         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y140         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[4]/Q
    SLICE_X1Y140         net (fo=6, unset)            0.034     2.058    yport_OBUF[4]
    SLICE_X1Y140         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.148    yport_reg[7]_i_1/O[1]
    SLICE_X1Y140         net (fo=1, routed)           0.000     2.148    yport0[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y140         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 yport_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y141         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[8]/Q
    SLICE_X1Y141         net (fo=6, unset)            0.034     2.058    yport_OBUF[8]
    SLICE_X1Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.148    yport_reg[11]_i_1/O[1]
    SLICE_X1Y141         net (fo=1, routed)           0.000     2.148    yport0[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y141         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 yport_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.190ns (84.821%)  route 0.034ns (15.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y139         net (fo=99, unset)           0.668     1.923    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.100     2.023    yport_reg[0]/Q
    SLICE_X1Y139         net (fo=6, unset)            0.034     2.057    yport_OBUF[0]
    SLICE_X1Y139         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.147    yport_reg[3]_i_1/O[1]
    SLICE_X1Y139         net (fo=1, routed)           0.000     2.147    yport0[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y139         net (fo=99, unset)           0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.937    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.071     2.008    yport_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y143         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[18]/Q
    SLICE_X1Y143         net (fo=6, unset)            0.034     2.059    yport_OBUF[18]
    SLICE_X1Y143         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.157    yport_reg[19]_i_1/O[3]
    SLICE_X1Y143         net (fo=1, routed)           0.000     2.157    yport0[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y143         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y144         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[22]/Q
    SLICE_X1Y144         net (fo=6, unset)            0.034     2.059    yport_OBUF[22]
    SLICE_X1Y144         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.157    yport_reg[23]_i_1/O[3]
    SLICE_X1Y144         net (fo=1, routed)           0.000     2.157    yport0[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y144         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y145         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[26]/Q
    SLICE_X1Y145         net (fo=6, unset)            0.034     2.059    yport_OBUF[26]
    SLICE_X1Y145         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.157    yport_reg[27]_i_1/O[3]
    SLICE_X1Y145         net (fo=1, routed)           0.000     2.157    yport0[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y145         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y146         net (fo=99, unset)           0.670     1.925    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     2.025    yport_reg[30]/Q
    SLICE_X1Y146         net (fo=4, unset)            0.034     2.059    yport_OBUF[30]
    SLICE_X1Y146         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.157    yport_reg[31]_i_1/O[3]
    SLICE_X1Y146         net (fo=1, routed)           0.000     2.157    yport0[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y146         net (fo=99, unset)           0.894     2.391    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.940    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.071     2.011    yport_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y141         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[10]/Q
    SLICE_X1Y141         net (fo=6, unset)            0.034     2.058    yport_OBUF[10]
    SLICE_X1Y141         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.156    yport_reg[11]_i_1/O[3]
    SLICE_X1Y141         net (fo=1, routed)           0.000     2.156    yport0[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y141         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y142         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[14]/Q
    SLICE_X1Y142         net (fo=6, unset)            0.034     2.058    yport_OBUF[14]
    SLICE_X1Y142         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.156    yport_reg[15]_i_1/O[3]
    SLICE_X1Y142         net (fo=1, routed)           0.000     2.156    yport0[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y142         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 yport_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y140         net (fo=99, unset)           0.669     1.924    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     2.024    yport_reg[6]/Q
    SLICE_X1Y140         net (fo=6, unset)            0.034     2.058    yport_OBUF[6]
    SLICE_X1Y140         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.156    yport_reg[7]_i_1/O[3]
    SLICE_X1Y140         net (fo=1, routed)           0.000     2.156    yport0[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y140         net (fo=99, unset)           0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.939    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     2.010    yport_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 yport_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.198ns (85.345%)  route 0.034ns (14.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y139         net (fo=99, unset)           0.668     1.923    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.100     2.023    yport_reg[2]/Q
    SLICE_X1Y139         net (fo=6, unset)            0.034     2.057    yport_OBUF[2]
    SLICE_X1Y139         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.155    yport_reg[3]_i_1/O[3]
    SLICE_X1Y139         net (fo=1, routed)           0.000     2.155    yport0[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y139         net (fo=99, unset)           0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.450     1.937    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.071     2.008    yport_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uport_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.196ns (75.969%)  route 0.062ns (24.031%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[23]/Q
    SLICE_X12Y151        net (fo=4, unset)            0.062     2.022    uport_OBUF[23]
    SLICE_X12Y151        LUT6 (Prop_lut6_I0_O)        0.028     2.050    uport[27]_i_9/O
    SLICE_X12Y151        net (fo=1, routed)           0.000     2.050    n_0_uport[27]_i_9
    SLICE_X12Y151        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.100    uport_reg[27]_i_1/O[0]
    SLICE_X12Y151        net (fo=2, routed)           0.000     2.100    uport00_out[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uport_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.196ns (75.969%)  route 0.062ns (24.031%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[27]/Q
    SLICE_X12Y152        net (fo=4, unset)            0.062     2.022    uport_OBUF[27]
    SLICE_X12Y152        LUT6 (Prop_lut6_I0_O)        0.028     2.050    uport[31]_i_18/O
    SLICE_X12Y152        net (fo=1, routed)           0.000     2.050    n_0_uport[31]_i_18
    SLICE_X12Y152        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.100    uport_reg[31]_i_2/O[0]
    SLICE_X12Y152        net (fo=2, routed)           0.000     2.100    uport00_out[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y152        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y152        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xport_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y155         net (fo=99, unset)           0.619     1.874    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDRE (Prop_fdre_C_Q)         0.100     1.974    xport_reg[11]/Q
    SLICE_X1Y155         net (fo=7, unset)            0.061     2.035    xport_OBUF[11]
    SLICE_X1Y155         LUT2 (Prop_lut2_I1_O)        0.028     2.063    xport[8]_i_2/O
    SLICE_X1Y155         net (fo=1, routed)           0.000     2.063    n_0_xport[8]_i_2
    SLICE_X1Y155         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.112    xport_reg[8]_i_1/O[3]
    SLICE_X1Y155         net (fo=1, routed)           0.000     2.112    n_4_xport_reg[8]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y155         net (fo=99, unset)           0.822     2.319    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.888    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.071     1.959    xport_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xport_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y156         net (fo=99, unset)           0.619     1.874    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.100     1.974    xport_reg[15]/Q
    SLICE_X1Y156         net (fo=7, unset)            0.061     2.035    xport_OBUF[15]
    SLICE_X1Y156         LUT2 (Prop_lut2_I1_O)        0.028     2.063    xport[12]_i_2/O
    SLICE_X1Y156         net (fo=1, routed)           0.000     2.063    n_0_xport[12]_i_2
    SLICE_X1Y156         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.112    xport_reg[12]_i_1/O[3]
    SLICE_X1Y156         net (fo=1, routed)           0.000     2.112    n_4_xport_reg[12]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y156         net (fo=99, unset)           0.822     2.319    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.888    
    SLICE_X1Y156         FDRE (Hold_fdre_C_D)         0.071     1.959    xport_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xport_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y153         net (fo=99, unset)           0.619     1.874    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y153         FDRE (Prop_fdre_C_Q)         0.100     1.974    xport_reg[3]/Q
    SLICE_X1Y153         net (fo=7, unset)            0.061     2.035    xport_OBUF[3]
    SLICE_X1Y153         LUT2 (Prop_lut2_I1_O)        0.028     2.063    xport[0]_i_2/O
    SLICE_X1Y153         net (fo=1, routed)           0.000     2.063    n_0_xport[0]_i_2
    SLICE_X1Y153         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.112    xport_reg[0]_i_1/O[3]
    SLICE_X1Y153         net (fo=1, routed)           0.000     2.112    n_4_xport_reg[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y153         net (fo=99, unset)           0.822     2.319    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.888    
    SLICE_X1Y153         FDRE (Hold_fdre_C_D)         0.071     1.959    xport_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 xport_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y154         net (fo=99, unset)           0.619     1.874    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.100     1.974    xport_reg[7]/Q
    SLICE_X1Y154         net (fo=7, unset)            0.061     2.035    xport_OBUF[7]
    SLICE_X1Y154         LUT2 (Prop_lut2_I1_O)        0.028     2.063    xport[4]_i_2/O
    SLICE_X1Y154         net (fo=1, routed)           0.000     2.063    n_0_xport[4]_i_2
    SLICE_X1Y154         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.112    xport_reg[4]_i_1/O[3]
    SLICE_X1Y154         net (fo=1, routed)           0.000     2.112    n_4_xport_reg[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y154         net (fo=99, unset)           0.822     2.319    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.888    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)         0.071     1.959    xport_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xport_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y157         net (fo=99, unset)           0.618     1.873    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.100     1.973    xport_reg[19]/Q
    SLICE_X1Y157         net (fo=7, unset)            0.061     2.034    xport_OBUF[19]
    SLICE_X1Y157         LUT2 (Prop_lut2_I1_O)        0.028     2.062    xport[16]_i_2/O
    SLICE_X1Y157         net (fo=1, routed)           0.000     2.062    n_0_xport[16]_i_2
    SLICE_X1Y157         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.111    xport_reg[16]_i_1/O[3]
    SLICE_X1Y157         net (fo=1, routed)           0.000     2.111    n_4_xport_reg[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y157         net (fo=99, unset)           0.820     2.317    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.886    
    SLICE_X1Y157         FDRE (Hold_fdre_C_D)         0.071     1.957    xport_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xport_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y158         net (fo=99, unset)           0.618     1.873    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.973    xport_reg[23]/Q
    SLICE_X1Y158         net (fo=7, unset)            0.061     2.034    xport_OBUF[23]
    SLICE_X1Y158         LUT2 (Prop_lut2_I1_O)        0.028     2.062    xport[20]_i_2/O
    SLICE_X1Y158         net (fo=1, routed)           0.000     2.062    n_0_xport[20]_i_2
    SLICE_X1Y158         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.111    xport_reg[20]_i_1/O[3]
    SLICE_X1Y158         net (fo=1, routed)           0.000     2.111    n_4_xport_reg[20]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y158         net (fo=99, unset)           0.820     2.317    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.886    
    SLICE_X1Y158         FDRE (Hold_fdre_C_D)         0.071     1.957    xport_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xport_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y159         net (fo=99, unset)           0.618     1.873    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.100     1.973    xport_reg[27]/Q
    SLICE_X1Y159         net (fo=7, unset)            0.061     2.034    xport_OBUF[27]
    SLICE_X1Y159         LUT2 (Prop_lut2_I1_O)        0.028     2.062    xport[24]_i_2/O
    SLICE_X1Y159         net (fo=1, routed)           0.000     2.062    n_0_xport[24]_i_2
    SLICE_X1Y159         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.111    xport_reg[24]_i_1/O[3]
    SLICE_X1Y159         net (fo=1, routed)           0.000     2.111    n_4_xport_reg[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y159         net (fo=99, unset)           0.820     2.317    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.886    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.071     1.957    xport_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xport_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            xport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.177ns (74.370%)  route 0.061ns (25.630%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y160         net (fo=99, unset)           0.617     1.872    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.100     1.972    xport_reg[31]/Q
    SLICE_X1Y160         net (fo=5, unset)            0.061     2.033    xport_OBUF[31]
    SLICE_X1Y160         LUT2 (Prop_lut2_I1_O)        0.028     2.061    xport[28]_i_2/O
    SLICE_X1Y160         net (fo=1, routed)           0.000     2.061    n_0_xport[28]_i_2
    SLICE_X1Y160         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.110    xport_reg[28]_i_1/O[3]
    SLICE_X1Y160         net (fo=1, routed)           0.000     2.110    n_4_xport_reg[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y160         net (fo=99, unset)           0.819     2.316    clk_IBUF_BUFG
                         clock pessimism             -0.430     1.885    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.071     1.956    xport_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uport_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.193ns (73.664%)  route 0.069ns (26.336%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[21]/Q
    SLICE_X12Y150        net (fo=4, unset)            0.069     2.029    uport_OBUF[21]
    SLICE_X12Y150        LUT6 (Prop_lut6_I5_O)        0.028     2.057    uport[23]_i_8/O
    SLICE_X12Y150        net (fo=1, routed)           0.000     2.057    n_0_uport[23]_i_8
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.104    uport_reg[23]_i_1/O[1]
    SLICE_X12Y150        net (fo=2, routed)           0.000     2.104    uport00_out[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uport_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.193ns (73.664%)  route 0.069ns (26.336%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[22]/Q
    SLICE_X12Y150        net (fo=4, unset)            0.069     2.029    uport_OBUF[22]
    SLICE_X12Y150        LUT6 (Prop_lut6_I5_O)        0.028     2.057    uport[23]_i_7/O
    SLICE_X12Y150        net (fo=1, routed)           0.000     2.057    n_0_uport[23]_i_7
    SLICE_X12Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.104    uport_reg[23]_i_1/O[2]
    SLICE_X12Y150        net (fo=2, routed)           0.000     2.104    uport00_out[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y150        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uport_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.193ns (73.664%)  route 0.069ns (26.336%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[25]/Q
    SLICE_X12Y151        net (fo=4, unset)            0.069     2.029    uport_OBUF[25]
    SLICE_X12Y151        LUT6 (Prop_lut6_I5_O)        0.028     2.057    uport[27]_i_8/O
    SLICE_X12Y151        net (fo=1, routed)           0.000     2.057    n_0_uport[27]_i_8
    SLICE_X12Y151        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.104    uport_reg[27]_i_1/O[1]
    SLICE_X12Y151        net (fo=2, routed)           0.000     2.104    uport00_out[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uport_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.193ns (73.664%)  route 0.069ns (26.336%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.118     1.960    uport_reg[26]/Q
    SLICE_X12Y151        net (fo=4, unset)            0.069     2.029    uport_OBUF[26]
    SLICE_X12Y151        LUT6 (Prop_lut6_I5_O)        0.028     2.057    uport[27]_i_7/O
    SLICE_X12Y151        net (fo=1, routed)           0.000     2.057    n_0_uport[27]_i_7
    SLICE_X12Y151        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.104    uport_reg[27]_i_1/O[2]
    SLICE_X12Y151        net (fo=2, routed)           0.000     2.104    uport00_out[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X12Y151        net (fo=99, unset)           0.790     2.287    clk_IBUF_BUFG
                         clock pessimism             -0.429     1.857    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.090     1.947    uport_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.157    




