// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/04/2022 13:59:04"

// 
// Device: Altera EP4CE55F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module llrf_afe (
	\int_dds[0].slp ,
	\int_dds[0].rst ,
	\int_dds[0].data_1 ,
	\int_dds[0].data_0 ,
	\int_dds[1].slp ,
	\int_dds[1].rst ,
	\int_dds[1].data_1 ,
	\int_dds[1].data_0 ,
	\dds_sync(n) ,
	\spi_mosi[0](n) ,
	\spi_mosi[1](n) ,
	\spi_mosi[2](n) ,
	\spi_mosi[3](n) ,
	\spi_miso[0](n) ,
	\spi_miso[1](n) ,
	\spi_miso[2](n) ,
	\spi_miso[3](n) ,
	\spi_sclk(n) ,
	\spi_cs(n) ,
	\out_clk_100MHz(n) ,
	\in_clk_100MHz(n) ,
	\reserve_lvds[3](n) ,
	\reserve_lvds[2](n) ,
	\reserve_lvds[1](n) ,
	\reserve_lvds[0](n) ,
	\int_dds_clk_in(n) ,
	int_dds_fb,
	dds_sync,
	int_dds_clk_in,
	int_rio_out,
	int_rio_in,
	int_dds_pll_ref_sel,
	int_dds_pll_sclk,
	int_dds_pll_sdi,
	int_dds_pll_cs,
	int_dds_pll_reset,
	int_dds_pll_sdo,
	int_status_0,
	int_status_1,
	int_mfm_b_ref,
	int_mfm_b_p,
	int_mfm_b_m,
	int_mfm_a0,
	int_mfm_a1,
	int_mfm_sdo,
	int_mfm_sck,
	int_mfm_busy,
	int_mfm_cnv,
	ext_rio_in,
	ext_rio_out,
	i2c_sda,
	i2c_scl,
	i2c_alert,
	fpga_rx,
	fpga_tx,
	spi_mosi,
	spi_miso,
	spi_sclk,
	spi_cs,
	out_clk_100MHz,
	sys_clk,
	in_clk_100MHz,
	reserve_lvds,
	reserve_3v3,
	reserve_2v5,
	led);
output 	\int_dds[0].slp ;
output 	\int_dds[0].rst ;
output 	[13:0] \int_dds[0].data_1 ;
output 	[13:0] \int_dds[0].data_0 ;
output 	\int_dds[1].slp ;
output 	\int_dds[1].rst ;
output 	[13:0] \int_dds[1].data_1 ;
output 	[13:0] \int_dds[1].data_0 ;
input 	\dds_sync(n) ;
input 	\spi_mosi[0](n) ;
input 	\spi_mosi[1](n) ;
input 	\spi_mosi[2](n) ;
input 	\spi_mosi[3](n) ;
output 	\spi_miso[0](n) ;
output 	\spi_miso[1](n) ;
output 	\spi_miso[2](n) ;
output 	\spi_miso[3](n) ;
input 	\spi_sclk(n) ;
input 	\spi_cs(n) ;
output 	\out_clk_100MHz(n) ;
input 	\in_clk_100MHz(n) ;
input 	\reserve_lvds[3](n) ;
input 	\reserve_lvds[2](n) ;
input 	\reserve_lvds[1](n) ;
input 	\reserve_lvds[0](n) ;
input 	\int_dds_clk_in(n) ;
input 	[3:0] int_dds_fb;
input 	dds_sync;
input 	int_dds_clk_in;
output 	[7:0] int_rio_out;
input 	[7:0] int_rio_in;
output 	int_dds_pll_ref_sel;
output 	int_dds_pll_sclk;
output 	int_dds_pll_sdi;
output 	int_dds_pll_cs;
output 	int_dds_pll_reset;
input 	int_dds_pll_sdo;
output 	int_status_0;
output 	int_status_1;
output 	int_mfm_b_ref;
output 	int_mfm_b_p;
output 	int_mfm_b_m;
output 	int_mfm_a0;
output 	int_mfm_a1;
output 	int_mfm_sdo;
output 	int_mfm_sck;
output 	int_mfm_busy;
output 	int_mfm_cnv;
output 	[7:0] ext_rio_in;
input 	[7:0] ext_rio_out;
input 	i2c_sda;
input 	i2c_scl;
input 	i2c_alert;
input 	fpga_rx;
output 	fpga_tx;
input 	[3:0] spi_mosi;
output 	[3:0] spi_miso;
input 	spi_sclk;
input 	spi_cs;
output 	out_clk_100MHz;
input 	sys_clk;
input 	in_clk_100MHz;
input 	[0:3] reserve_lvds;
input 	[0:7] reserve_3v3;
input 	[0:7] reserve_2v5;
output 	[0:3] led;

// Design Ports Information
// int_dds[0].slp	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].rst	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[1]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[2]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[3]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[4]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[5]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[6]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[7]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[8]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[9]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[10]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[11]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[12]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_1[13]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[1]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[2]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[5]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[6]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[7]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[8]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[10]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[11]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[12]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data_0[13]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].slp	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].rst	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[3]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[5]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[9]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[12]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_1[13]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[1]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[5]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[7]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[8]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[9]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[10]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[11]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[12]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data_0[13]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_fb[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[1]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync	=>  Location: PIN_K18,	 I/O Standard: LVDS,	 Current Strength: Default
// int_rio_out[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[1]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[4]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[6]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_in[0]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[2]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[5]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[6]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[7]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_pll_ref_sel	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sclk	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sdi	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_cs	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_reset	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sdo	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_status_0	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_status_1	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_ref	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_p	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_m	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a0	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a1	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sdo	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sck	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_busy	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_cnv	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ext_rio_in[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[7]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_alert	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_rx	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_tx	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi_mosi[0]	=>  Location: PIN_E21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1]	=>  Location: PIN_D21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2]	=>  Location: PIN_C21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3]	=>  Location: PIN_B21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0]	=>  Location: PIN_H19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1]	=>  Location: PIN_H17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2]	=>  Location: PIN_F19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3]	=>  Location: PIN_G17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk	=>  Location: PIN_G21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs	=>  Location: PIN_F21,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz	=>  Location: PIN_E5,	 I/O Standard: Differential 2.5-V SSTL Class II,	 Current Strength: Default
// in_clk_100MHz	=>  Location: PIN_B12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3]	=>  Location: PIN_Y21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2]	=>  Location: PIN_W21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1]	=>  Location: PIN_V21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0]	=>  Location: PIN_U21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_3v3[7]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[5]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[4]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[2]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_3v3[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reserve_2v5[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// int_dds_clk_in	=>  Location: PIN_B11,	 I/O Standard: LVDS,	 Current Strength: Default
// sys_clk	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync(n)	=>  Location: PIN_K17,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[0](n)	=>  Location: PIN_E22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1](n)	=>  Location: PIN_D22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2](n)	=>  Location: PIN_C22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3](n)	=>  Location: PIN_B22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0](n)	=>  Location: PIN_H20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1](n)	=>  Location: PIN_G18,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2](n)	=>  Location: PIN_F20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3](n)	=>  Location: PIN_F17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk(n)	=>  Location: PIN_G22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs(n)	=>  Location: PIN_F22,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz(n)	=>  Location: PIN_E6,	 I/O Standard: Differential 2.5-V SSTL Class II,	 Current Strength: Default
// in_clk_100MHz(n)	=>  Location: PIN_A12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3](n)	=>  Location: PIN_Y22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2](n)	=>  Location: PIN_W22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1](n)	=>  Location: PIN_V22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0](n)	=>  Location: PIN_U22,	 I/O Standard: LVDS,	 Current Strength: Default
// int_dds_clk_in(n)	=>  Location: PIN_A11,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \int_dds_fb[0]~input_o ;
wire \int_dds_fb[1]~input_o ;
wire \int_dds_fb[2]~input_o ;
wire \int_dds_fb[3]~input_o ;
wire \dds_sync~input_o ;
wire \int_rio_in[0]~input_o ;
wire \int_rio_in[1]~input_o ;
wire \int_rio_in[2]~input_o ;
wire \int_rio_in[3]~input_o ;
wire \int_rio_in[4]~input_o ;
wire \int_rio_in[5]~input_o ;
wire \int_rio_in[6]~input_o ;
wire \int_rio_in[7]~input_o ;
wire \int_dds_pll_sdo~input_o ;
wire \ext_rio_out[0]~input_o ;
wire \ext_rio_out[1]~input_o ;
wire \ext_rio_out[2]~input_o ;
wire \ext_rio_out[3]~input_o ;
wire \ext_rio_out[4]~input_o ;
wire \ext_rio_out[5]~input_o ;
wire \ext_rio_out[6]~input_o ;
wire \ext_rio_out[7]~input_o ;
wire \i2c_sda~input_o ;
wire \i2c_scl~input_o ;
wire \i2c_alert~input_o ;
wire \fpga_rx~input_o ;
wire \spi_mosi[0]~input_o ;
wire \spi_mosi[1]~input_o ;
wire \spi_mosi[2]~input_o ;
wire \spi_mosi[3]~input_o ;
wire \spi_sclk~input_o ;
wire \spi_cs~input_o ;
wire \in_clk_100MHz~input_o ;
wire \reserve_lvds[3]~input_o ;
wire \reserve_lvds[2]~input_o ;
wire \reserve_lvds[1]~input_o ;
wire \reserve_lvds[0]~input_o ;
wire \reserve_3v3[7]~input_o ;
wire \reserve_3v3[6]~input_o ;
wire \reserve_3v3[5]~input_o ;
wire \reserve_3v3[4]~input_o ;
wire \reserve_3v3[3]~input_o ;
wire \reserve_3v3[2]~input_o ;
wire \reserve_3v3[1]~input_o ;
wire \reserve_3v3[0]~input_o ;
wire \reserve_2v5[7]~input_o ;
wire \reserve_2v5[6]~input_o ;
wire \reserve_2v5[5]~input_o ;
wire \reserve_2v5[4]~input_o ;
wire \reserve_2v5[3]~input_o ;
wire \reserve_2v5[2]~input_o ;
wire \reserve_2v5[1]~input_o ;
wire \reserve_2v5[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \int_dds_clk_in~input_o ;
wire \int_dds_clk_in~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \int_dds[0].data_1[0]~reg0feeder_combout ;
wire \int_dds[0].data_1[0]~reg0_q ;
wire \int_dds[0].data_1[1]~reg0feeder_combout ;
wire \int_dds[0].data_1[1]~reg0_q ;
wire \int_dds[0].data_1[2]~reg0feeder_combout ;
wire \int_dds[0].data_1[2]~reg0_q ;
wire \int_dds[0].data_1[3]~reg0feeder_combout ;
wire \int_dds[0].data_1[3]~reg0_q ;
wire \int_dds[0].data_1[4]~reg0feeder_combout ;
wire \int_dds[0].data_1[4]~reg0_q ;
wire \int_dds[0].data_1[5]~reg0feeder_combout ;
wire \int_dds[0].data_1[5]~reg0_q ;
wire \int_dds[0].data_1[6]~reg0feeder_combout ;
wire \int_dds[0].data_1[6]~reg0_q ;
wire \int_dds[0].data_1[7]~reg0feeder_combout ;
wire \int_dds[0].data_1[7]~reg0_q ;
wire \int_dds[0].data_1[8]~reg0feeder_combout ;
wire \int_dds[0].data_1[8]~reg0_q ;
wire \int_dds[0].data_1[9]~reg0feeder_combout ;
wire \int_dds[0].data_1[9]~reg0_q ;
wire \int_dds[0].data_1[10]~reg0feeder_combout ;
wire \int_dds[0].data_1[10]~reg0_q ;
wire \int_dds[0].data_1[11]~reg0feeder_combout ;
wire \int_dds[0].data_1[11]~reg0_q ;
wire \int_dds[0].data_1[12]~reg0feeder_combout ;
wire \int_dds[0].data_1[12]~reg0_q ;
wire \int_dds[0].data_1[13]~reg0feeder_combout ;
wire \int_dds[0].data_1[13]~reg0_q ;
wire \int_dds[0].data_0[0]~reg0feeder_combout ;
wire \int_dds[0].data_0[0]~reg0_q ;
wire \int_dds[0].data_0[1]~reg0feeder_combout ;
wire \int_dds[0].data_0[1]~reg0_q ;
wire \int_dds[0].data_0[2]~reg0feeder_combout ;
wire \int_dds[0].data_0[2]~reg0_q ;
wire \int_dds[0].data_0[3]~reg0feeder_combout ;
wire \int_dds[0].data_0[3]~reg0_q ;
wire \int_dds[0].data_0[4]~reg0feeder_combout ;
wire \int_dds[0].data_0[4]~reg0_q ;
wire \int_dds[0].data_0[5]~reg0feeder_combout ;
wire \int_dds[0].data_0[5]~reg0_q ;
wire \int_dds[0].data_0[6]~reg0feeder_combout ;
wire \int_dds[0].data_0[6]~reg0_q ;
wire \int_dds[0].data_0[7]~reg0feeder_combout ;
wire \int_dds[0].data_0[7]~reg0_q ;
wire \int_dds[0].data_0[8]~reg0feeder_combout ;
wire \int_dds[0].data_0[8]~reg0_q ;
wire \int_dds[0].data_0[9]~reg0feeder_combout ;
wire \int_dds[0].data_0[9]~reg0_q ;
wire \int_dds[0].data_0[10]~reg0feeder_combout ;
wire \int_dds[0].data_0[10]~reg0_q ;
wire \int_dds[0].data_0[11]~reg0feeder_combout ;
wire \int_dds[0].data_0[11]~reg0_q ;
wire \int_dds[0].data_0[12]~reg0feeder_combout ;
wire \int_dds[0].data_0[12]~reg0_q ;
wire \int_dds[0].data_0[13]~reg0feeder_combout ;
wire \int_dds[0].data_0[13]~reg0_q ;
wire \int_dds[1].data_1[0]~reg0feeder_combout ;
wire \int_dds[1].data_1[0]~reg0_q ;
wire \int_dds[1].data_1[1]~reg0feeder_combout ;
wire \int_dds[1].data_1[1]~reg0_q ;
wire \int_dds[1].data_1[2]~reg0feeder_combout ;
wire \int_dds[1].data_1[2]~reg0_q ;
wire \int_dds[1].data_1[3]~reg0feeder_combout ;
wire \int_dds[1].data_1[3]~reg0_q ;
wire \int_dds[1].data_1[4]~reg0feeder_combout ;
wire \int_dds[1].data_1[4]~reg0_q ;
wire \int_dds[1].data_1[5]~reg0feeder_combout ;
wire \int_dds[1].data_1[5]~reg0_q ;
wire \int_dds[1].data_1[6]~reg0feeder_combout ;
wire \int_dds[1].data_1[6]~reg0_q ;
wire \int_dds[1].data_1[7]~reg0feeder_combout ;
wire \int_dds[1].data_1[7]~reg0_q ;
wire \int_dds[1].data_1[8]~reg0feeder_combout ;
wire \int_dds[1].data_1[8]~reg0_q ;
wire \int_dds[1].data_1[9]~reg0feeder_combout ;
wire \int_dds[1].data_1[9]~reg0_q ;
wire \int_dds[1].data_1[10]~reg0feeder_combout ;
wire \int_dds[1].data_1[10]~reg0_q ;
wire \int_dds[1].data_1[11]~reg0feeder_combout ;
wire \int_dds[1].data_1[11]~reg0_q ;
wire \int_dds[1].data_1[12]~reg0feeder_combout ;
wire \int_dds[1].data_1[12]~reg0_q ;
wire \int_dds[1].data_1[13]~reg0feeder_combout ;
wire \int_dds[1].data_1[13]~reg0_q ;
wire \int_dds[1].data_0[0]~reg0feeder_combout ;
wire \int_dds[1].data_0[0]~reg0_q ;
wire \int_dds[1].data_0[1]~reg0feeder_combout ;
wire \int_dds[1].data_0[1]~reg0_q ;
wire \int_dds[1].data_0[2]~reg0feeder_combout ;
wire \int_dds[1].data_0[2]~reg0_q ;
wire \int_dds[1].data_0[3]~reg0feeder_combout ;
wire \int_dds[1].data_0[3]~reg0_q ;
wire \int_dds[1].data_0[4]~reg0feeder_combout ;
wire \int_dds[1].data_0[4]~reg0_q ;
wire \int_dds[1].data_0[5]~reg0feeder_combout ;
wire \int_dds[1].data_0[5]~reg0_q ;
wire \int_dds[1].data_0[6]~reg0feeder_combout ;
wire \int_dds[1].data_0[6]~reg0_q ;
wire \int_dds[1].data_0[7]~reg0feeder_combout ;
wire \int_dds[1].data_0[7]~reg0_q ;
wire \int_dds[1].data_0[8]~reg0feeder_combout ;
wire \int_dds[1].data_0[8]~reg0_q ;
wire \int_dds[1].data_0[9]~reg0feeder_combout ;
wire \int_dds[1].data_0[9]~reg0_q ;
wire \int_dds[1].data_0[10]~reg0feeder_combout ;
wire \int_dds[1].data_0[10]~reg0_q ;
wire \int_dds[1].data_0[11]~reg0feeder_combout ;
wire \int_dds[1].data_0[11]~reg0_q ;
wire \int_dds[1].data_0[12]~reg0feeder_combout ;
wire \int_dds[1].data_0[12]~reg0_q ;
wire \int_dds[1].data_0[13]~reg0feeder_combout ;
wire \int_dds[1].data_0[13]~reg0_q ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ;
wire \out_clk_100MHz~output_pseudo_diff_o ;
wire \out_clk_100MHz~output_pseudo_diffoutn ;
wire [15:0] \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;

wire [4:0] \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [35:0] \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [14];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [15];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [16];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [17];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [18];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [19];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [20];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [21];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [22];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [23];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [24];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [25];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [26];
assign \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [27];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [28];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [29];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [30];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [31];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [32];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [33];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [34];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [35];

assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [10];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [11];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [12];
assign \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [13];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [14];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [15];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [16];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [17];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [18];
assign \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [19];

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \int_dds[0].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].slp~output .bus_hold = "false";
defparam \int_dds[0].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \int_dds[0].rst~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].rst ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].rst~output .bus_hold = "false";
defparam \int_dds[0].rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[0]~output (
	.i(\int_dds[0].data_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[0]~output .bus_hold = "false";
defparam \int_dds[0].data_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[1]~output (
	.i(\int_dds[0].data_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[1]~output .bus_hold = "false";
defparam \int_dds[0].data_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[2]~output (
	.i(\int_dds[0].data_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[2]~output .bus_hold = "false";
defparam \int_dds[0].data_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[3]~output (
	.i(\int_dds[0].data_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[3]~output .bus_hold = "false";
defparam \int_dds[0].data_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[4]~output (
	.i(\int_dds[0].data_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[4]~output .bus_hold = "false";
defparam \int_dds[0].data_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[5]~output (
	.i(\int_dds[0].data_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[5]~output .bus_hold = "false";
defparam \int_dds[0].data_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[6]~output (
	.i(\int_dds[0].data_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[6]~output .bus_hold = "false";
defparam \int_dds[0].data_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \int_dds[0].data_1[7]~output (
	.i(\int_dds[0].data_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[7]~output .bus_hold = "false";
defparam \int_dds[0].data_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[8]~output (
	.i(\int_dds[0].data_1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[8]~output .bus_hold = "false";
defparam \int_dds[0].data_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[9]~output (
	.i(\int_dds[0].data_1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[9]~output .bus_hold = "false";
defparam \int_dds[0].data_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \int_dds[0].data_1[10]~output (
	.i(\int_dds[0].data_1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[10]~output .bus_hold = "false";
defparam \int_dds[0].data_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[11]~output (
	.i(\int_dds[0].data_1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[11]~output .bus_hold = "false";
defparam \int_dds[0].data_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \int_dds[0].data_1[12]~output (
	.i(\int_dds[0].data_1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[12]~output .bus_hold = "false";
defparam \int_dds[0].data_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \int_dds[0].data_1[13]~output (
	.i(\int_dds[0].data_1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_1 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_1[13]~output .bus_hold = "false";
defparam \int_dds[0].data_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[0]~output (
	.i(\int_dds[0].data_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[0]~output .bus_hold = "false";
defparam \int_dds[0].data_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[1]~output (
	.i(\int_dds[0].data_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[1]~output .bus_hold = "false";
defparam \int_dds[0].data_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[2]~output (
	.i(\int_dds[0].data_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[2]~output .bus_hold = "false";
defparam \int_dds[0].data_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[3]~output (
	.i(\int_dds[0].data_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[3]~output .bus_hold = "false";
defparam \int_dds[0].data_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[4]~output (
	.i(\int_dds[0].data_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[4]~output .bus_hold = "false";
defparam \int_dds[0].data_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[5]~output (
	.i(\int_dds[0].data_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[5]~output .bus_hold = "false";
defparam \int_dds[0].data_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[6]~output (
	.i(\int_dds[0].data_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[6]~output .bus_hold = "false";
defparam \int_dds[0].data_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \int_dds[0].data_0[7]~output (
	.i(\int_dds[0].data_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[7]~output .bus_hold = "false";
defparam \int_dds[0].data_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[8]~output (
	.i(\int_dds[0].data_0[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[8]~output .bus_hold = "false";
defparam \int_dds[0].data_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[9]~output (
	.i(\int_dds[0].data_0[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[9]~output .bus_hold = "false";
defparam \int_dds[0].data_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \int_dds[0].data_0[10]~output (
	.i(\int_dds[0].data_0[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[10]~output .bus_hold = "false";
defparam \int_dds[0].data_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \int_dds[0].data_0[11]~output (
	.i(\int_dds[0].data_0[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[11]~output .bus_hold = "false";
defparam \int_dds[0].data_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[12]~output (
	.i(\int_dds[0].data_0[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[12]~output .bus_hold = "false";
defparam \int_dds[0].data_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \int_dds[0].data_0[13]~output (
	.i(\int_dds[0].data_0[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data_0 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data_0[13]~output .bus_hold = "false";
defparam \int_dds[0].data_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \int_dds[1].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].slp~output .bus_hold = "false";
defparam \int_dds[1].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \int_dds[1].rst~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].rst ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].rst~output .bus_hold = "false";
defparam \int_dds[1].rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \int_dds[1].data_1[0]~output (
	.i(\int_dds[1].data_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[0]~output .bus_hold = "false";
defparam \int_dds[1].data_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneive_io_obuf \int_dds[1].data_1[1]~output (
	.i(\int_dds[1].data_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[1]~output .bus_hold = "false";
defparam \int_dds[1].data_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \int_dds[1].data_1[2]~output (
	.i(\int_dds[1].data_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[2]~output .bus_hold = "false";
defparam \int_dds[1].data_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \int_dds[1].data_1[3]~output (
	.i(\int_dds[1].data_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[3]~output .bus_hold = "false";
defparam \int_dds[1].data_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \int_dds[1].data_1[4]~output (
	.i(\int_dds[1].data_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[4]~output .bus_hold = "false";
defparam \int_dds[1].data_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \int_dds[1].data_1[5]~output (
	.i(\int_dds[1].data_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[5]~output .bus_hold = "false";
defparam \int_dds[1].data_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \int_dds[1].data_1[6]~output (
	.i(\int_dds[1].data_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[6]~output .bus_hold = "false";
defparam \int_dds[1].data_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \int_dds[1].data_1[7]~output (
	.i(\int_dds[1].data_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[7]~output .bus_hold = "false";
defparam \int_dds[1].data_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \int_dds[1].data_1[8]~output (
	.i(\int_dds[1].data_1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[8]~output .bus_hold = "false";
defparam \int_dds[1].data_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \int_dds[1].data_1[9]~output (
	.i(\int_dds[1].data_1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[9]~output .bus_hold = "false";
defparam \int_dds[1].data_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \int_dds[1].data_1[10]~output (
	.i(\int_dds[1].data_1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[10]~output .bus_hold = "false";
defparam \int_dds[1].data_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \int_dds[1].data_1[11]~output (
	.i(\int_dds[1].data_1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[11]~output .bus_hold = "false";
defparam \int_dds[1].data_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \int_dds[1].data_1[12]~output (
	.i(\int_dds[1].data_1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[12]~output .bus_hold = "false";
defparam \int_dds[1].data_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \int_dds[1].data_1[13]~output (
	.i(\int_dds[1].data_1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_1 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_1[13]~output .bus_hold = "false";
defparam \int_dds[1].data_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \int_dds[1].data_0[0]~output (
	.i(\int_dds[1].data_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[0]~output .bus_hold = "false";
defparam \int_dds[1].data_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \int_dds[1].data_0[1]~output (
	.i(\int_dds[1].data_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[1]~output .bus_hold = "false";
defparam \int_dds[1].data_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \int_dds[1].data_0[2]~output (
	.i(\int_dds[1].data_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[2]~output .bus_hold = "false";
defparam \int_dds[1].data_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \int_dds[1].data_0[3]~output (
	.i(\int_dds[1].data_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[3]~output .bus_hold = "false";
defparam \int_dds[1].data_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \int_dds[1].data_0[4]~output (
	.i(\int_dds[1].data_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[4]~output .bus_hold = "false";
defparam \int_dds[1].data_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \int_dds[1].data_0[5]~output (
	.i(\int_dds[1].data_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[5]~output .bus_hold = "false";
defparam \int_dds[1].data_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \int_dds[1].data_0[6]~output (
	.i(\int_dds[1].data_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[6]~output .bus_hold = "false";
defparam \int_dds[1].data_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \int_dds[1].data_0[7]~output (
	.i(\int_dds[1].data_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[7]~output .bus_hold = "false";
defparam \int_dds[1].data_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \int_dds[1].data_0[8]~output (
	.i(\int_dds[1].data_0[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[8]~output .bus_hold = "false";
defparam \int_dds[1].data_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N16
cycloneive_io_obuf \int_dds[1].data_0[9]~output (
	.i(\int_dds[1].data_0[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[9]~output .bus_hold = "false";
defparam \int_dds[1].data_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \int_dds[1].data_0[10]~output (
	.i(\int_dds[1].data_0[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[10]~output .bus_hold = "false";
defparam \int_dds[1].data_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \int_dds[1].data_0[11]~output (
	.i(\int_dds[1].data_0[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[11]~output .bus_hold = "false";
defparam \int_dds[1].data_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \int_dds[1].data_0[12]~output (
	.i(\int_dds[1].data_0[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[12]~output .bus_hold = "false";
defparam \int_dds[1].data_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \int_dds[1].data_0[13]~output (
	.i(\int_dds[1].data_0[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data_0 [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data_0[13]~output .bus_hold = "false";
defparam \int_dds[1].data_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \int_rio_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[0]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[0]~output .bus_hold = "false";
defparam \int_rio_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \int_rio_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[1]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[1]~output .bus_hold = "false";
defparam \int_rio_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \int_rio_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[2]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[2]~output .bus_hold = "false";
defparam \int_rio_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N16
cycloneive_io_obuf \int_rio_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[3]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[3]~output .bus_hold = "false";
defparam \int_rio_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N23
cycloneive_io_obuf \int_rio_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[4]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[4]~output .bus_hold = "false";
defparam \int_rio_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \int_rio_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[5]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[5]~output .bus_hold = "false";
defparam \int_rio_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \int_rio_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[6]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[6]~output .bus_hold = "false";
defparam \int_rio_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \int_rio_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[7]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[7]~output .bus_hold = "false";
defparam \int_rio_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N23
cycloneive_io_obuf \int_dds_pll_ref_sel~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_ref_sel),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_ref_sel~output .bus_hold = "false";
defparam \int_dds_pll_ref_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \int_dds_pll_sclk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sclk),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sclk~output .bus_hold = "false";
defparam \int_dds_pll_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \int_dds_pll_sdi~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sdi),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sdi~output .bus_hold = "false";
defparam \int_dds_pll_sdi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \int_dds_pll_cs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_cs),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_cs~output .bus_hold = "false";
defparam \int_dds_pll_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \int_dds_pll_reset~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_reset),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_reset~output .bus_hold = "false";
defparam \int_dds_pll_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \int_status_0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_status_0),
	.obar());
// synopsys translate_off
defparam \int_status_0~output .bus_hold = "false";
defparam \int_status_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \int_status_1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_status_1),
	.obar());
// synopsys translate_off
defparam \int_status_1~output .bus_hold = "false";
defparam \int_status_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \int_mfm_b_ref~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_ref),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_ref~output .bus_hold = "false";
defparam \int_mfm_b_ref~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \int_mfm_b_p~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_p),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_p~output .bus_hold = "false";
defparam \int_mfm_b_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \int_mfm_b_m~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_m),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_m~output .bus_hold = "false";
defparam \int_mfm_b_m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \int_mfm_a0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a0),
	.obar());
// synopsys translate_off
defparam \int_mfm_a0~output .bus_hold = "false";
defparam \int_mfm_a0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \int_mfm_a1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a1),
	.obar());
// synopsys translate_off
defparam \int_mfm_a1~output .bus_hold = "false";
defparam \int_mfm_a1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \int_mfm_sdo~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sdo),
	.obar());
// synopsys translate_off
defparam \int_mfm_sdo~output .bus_hold = "false";
defparam \int_mfm_sdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N2
cycloneive_io_obuf \int_mfm_sck~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sck),
	.obar());
// synopsys translate_off
defparam \int_mfm_sck~output .bus_hold = "false";
defparam \int_mfm_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneive_io_obuf \int_mfm_busy~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_busy),
	.obar());
// synopsys translate_off
defparam \int_mfm_busy~output .bus_hold = "false";
defparam \int_mfm_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \int_mfm_cnv~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_cnv),
	.obar());
// synopsys translate_off
defparam \int_mfm_cnv~output .bus_hold = "false";
defparam \int_mfm_cnv~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \ext_rio_in[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[0]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[0]~output .bus_hold = "false";
defparam \ext_rio_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \ext_rio_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[1]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[1]~output .bus_hold = "false";
defparam \ext_rio_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \ext_rio_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[2]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[2]~output .bus_hold = "false";
defparam \ext_rio_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \ext_rio_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[3]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[3]~output .bus_hold = "false";
defparam \ext_rio_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneive_io_obuf \ext_rio_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[4]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[4]~output .bus_hold = "false";
defparam \ext_rio_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \ext_rio_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[5]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[5]~output .bus_hold = "false";
defparam \ext_rio_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \ext_rio_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[6]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[6]~output .bus_hold = "false";
defparam \ext_rio_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N23
cycloneive_io_obuf \ext_rio_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[7]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[7]~output .bus_hold = "false";
defparam \ext_rio_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \fpga_tx~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_tx),
	.obar());
// synopsys translate_off
defparam \fpga_tx~output .bus_hold = "false";
defparam \fpga_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \spi_miso[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[0]),
	.obar(\spi_miso[0](n) ));
// synopsys translate_off
defparam \spi_miso[0]~output .bus_hold = "false";
defparam \spi_miso[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \spi_miso[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[1]),
	.obar(\spi_miso[1](n) ));
// synopsys translate_off
defparam \spi_miso[1]~output .bus_hold = "false";
defparam \spi_miso[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \spi_miso[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[2]),
	.obar(\spi_miso[2](n) ));
// synopsys translate_off
defparam \spi_miso[2]~output .bus_hold = "false";
defparam \spi_miso[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \spi_miso[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[3]),
	.obar(\spi_miso[3](n) ));
// synopsys translate_off
defparam \spi_miso[3]~output .bus_hold = "false";
defparam \spi_miso[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N23
cycloneive_io_obuf \out_clk_100MHz~output (
	.i(\out_clk_100MHz~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_clk_100MHz),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output .bus_hold = "false";
defparam \out_clk_100MHz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N23
cycloneive_io_obuf \led[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N16
cycloneive_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N9
cycloneive_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneive_io_obuf \led[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N16
cycloneive_io_obuf \out_clk_100MHz~output(n) (
	.i(\out_clk_100MHz~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_clk_100MHz(n) ),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output(n) .bus_hold = "false";
defparam \out_clk_100MHz~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X39_Y53_N22
cycloneive_io_ibuf \int_dds_clk_in~input (
	.i(int_dds_clk_in),
	.ibar(\int_dds_clk_in(n) ),
	.o(\int_dds_clk_in~input_o ));
// synopsys translate_off
defparam \int_dds_clk_in~input .bus_hold = "false";
defparam \int_dds_clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \int_dds_clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\int_dds_clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_dds_clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \int_dds_clk_in~inputclkctrl .clock_type = "global clock";
defparam \int_dds_clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y3_N0
cycloneive_ram_block \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sin_16_1024.mif";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_slave:dds_gen[0].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 36;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 36;
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 72'h3200C8032000000000;
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
cycloneive_lcell_comb \int_dds[0].data_1[0]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[0]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N9
dffeas \int_dds[0].data_1[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
cycloneive_lcell_comb \int_dds[0].data_1[1]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[1]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N19
dffeas \int_dds[0].data_1[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneive_lcell_comb \int_dds[0].data_1[2]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[2]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \int_dds[0].data_1[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
cycloneive_lcell_comb \int_dds[0].data_1[3]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[3]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N15
dffeas \int_dds[0].data_1[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
cycloneive_lcell_comb \int_dds[0].data_1[4]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[4]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \int_dds[0].data_1[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
cycloneive_lcell_comb \int_dds[0].data_1[5]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[5]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \int_dds[0].data_1[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
cycloneive_lcell_comb \int_dds[0].data_1[6]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[6]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \int_dds[0].data_1[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
cycloneive_lcell_comb \int_dds[0].data_1[7]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[7]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \int_dds[0].data_1[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y3_N0
cycloneive_lcell_comb \int_dds[0].data_1[8]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[8]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y3_N1
dffeas \int_dds[0].data_1[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
cycloneive_lcell_comb \int_dds[0].data_1[9]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[9]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \int_dds[0].data_1[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \int_dds[0].data_1[10]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[10]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \int_dds[0].data_1[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
cycloneive_lcell_comb \int_dds[0].data_1[11]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[11]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_1[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[11]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_1[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \int_dds[0].data_1[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
cycloneive_lcell_comb \int_dds[0].data_1[12]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[12]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \int_dds[0].data_1[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
cycloneive_lcell_comb \int_dds[0].data_1[13]~reg0feeder (
// Equation(s):
// \int_dds[0].data_1[13]~reg0feeder_combout  = \dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[1].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[0].data_1[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_1[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_1[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \int_dds[0].data_1[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_1[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
cycloneive_lcell_comb \int_dds[0].data_0[0]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[0]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \int_dds[0].data_0[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb \int_dds[0].data_0[1]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[1]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \int_dds[0].data_0[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \int_dds[0].data_0[2]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[2]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_0[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_0[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \int_dds[0].data_0[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \int_dds[0].data_0[3]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[3]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \int_dds[0].data_0[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
cycloneive_lcell_comb \int_dds[0].data_0[4]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[4]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N25
dffeas \int_dds[0].data_0[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb \int_dds[0].data_0[5]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[5]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \int_dds[0].data_0[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneive_lcell_comb \int_dds[0].data_0[6]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[6]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \int_dds[0].data_0[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb \int_dds[0].data_0[7]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[7]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \int_dds[0].data_0[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \int_dds[0].data_0[8]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[8]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[0].data_0[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[0].data_0[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \int_dds[0].data_0[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \int_dds[0].data_0[9]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[9]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \int_dds[0].data_0[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \int_dds[0].data_0[10]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[10]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \int_dds[0].data_0[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \int_dds[0].data_0[11]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[11]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \int_dds[0].data_0[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \int_dds[0].data_0[12]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[12]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \int_dds[0].data_0[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
cycloneive_lcell_comb \int_dds[0].data_0[13]~reg0feeder (
// Equation(s):
// \int_dds[0].data_0[13]~reg0feeder_combout  = \dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[0].data_0[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[0].data_0[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[0].data_0[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N11
dffeas \int_dds[0].data_0[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[0].data_0[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data_0[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data_0[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data_0[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y3_N10
cycloneive_lcell_comb \int_dds[1].data_1[0]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[0]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y3_N11
dffeas \int_dds[1].data_1[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
cycloneive_lcell_comb \int_dds[1].data_1[1]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[1]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \int_dds[1].data_1[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
cycloneive_lcell_comb \int_dds[1].data_1[2]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[2]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \int_dds[1].data_1[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y3_N20
cycloneive_lcell_comb \int_dds[1].data_1[3]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[3]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[3]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y3_N21
dffeas \int_dds[1].data_1[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \int_dds[1].data_1[4]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[4]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \int_dds[1].data_1[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
cycloneive_lcell_comb \int_dds[1].data_1[5]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[5]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \int_dds[1].data_1[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
cycloneive_lcell_comb \int_dds[1].data_1[6]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[6]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \int_dds[1].data_1[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N0
cycloneive_lcell_comb \int_dds[1].data_1[7]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[7]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y15_N1
dffeas \int_dds[1].data_1[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneive_ram_block \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sin_16_1024.mif";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds_slave:dds_gen[2].dds_inst|dds_slave_core:dds_core|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_oh91:auto_generated|ALTSYNCRAM";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 36;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 36;
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 72'h000000032000000000;
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N26
cycloneive_lcell_comb \int_dds[1].data_1[8]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[8]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y15_N27
dffeas \int_dds[1].data_1[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N0
cycloneive_lcell_comb \int_dds[1].data_1[9]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[9]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[9]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N1
dffeas \int_dds[1].data_1[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N10
cycloneive_lcell_comb \int_dds[1].data_1[10]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[10]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N11
dffeas \int_dds[1].data_1[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \int_dds[1].data_1[11]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[11]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \int_dds[1].data_1[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneive_lcell_comb \int_dds[1].data_1[12]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[12]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[1].data_1[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_1[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N1
dffeas \int_dds[1].data_1[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N4
cycloneive_lcell_comb \int_dds[1].data_1[13]~reg0feeder (
// Equation(s):
// \int_dds[1].data_1[13]~reg0feeder_combout  = \dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[3].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_1[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_1[13]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_1[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N5
dffeas \int_dds[1].data_1[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_1[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N30
cycloneive_lcell_comb \int_dds[1].data_0[0]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[0]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N31
dffeas \int_dds[1].data_0[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N4
cycloneive_lcell_comb \int_dds[1].data_0[1]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[1]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y15_N5
dffeas \int_dds[1].data_0[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneive_lcell_comb \int_dds[1].data_0[2]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[2]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N3
dffeas \int_dds[1].data_0[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y15_N14
cycloneive_lcell_comb \int_dds[1].data_0[3]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[3]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y15_N15
dffeas \int_dds[1].data_0[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \int_dds[1].data_0[4]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[4]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \int_dds[1].data_0[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \int_dds[1].data_0[5]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[5]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \int_dds[1].data_0[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \int_dds[1].data_0[6]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[6]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \int_dds[1].data_0[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N4
cycloneive_lcell_comb \int_dds[1].data_0[7]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[7]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N5
dffeas \int_dds[1].data_0[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N8
cycloneive_lcell_comb \int_dds[1].data_0[8]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[8]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N9
dffeas \int_dds[1].data_0[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N18
cycloneive_lcell_comb \int_dds[1].data_0[9]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[9]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N19
dffeas \int_dds[1].data_0[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \int_dds[1].data_0[10]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[10]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_dds[1].data_0[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_dds[1].data_0[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \int_dds[1].data_0[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \int_dds[1].data_0[11]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[11]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \int_dds[1].data_0[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y15_N28
cycloneive_lcell_comb \int_dds[1].data_0[12]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[12]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y15_N29
dffeas \int_dds[1].data_0[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N6
cycloneive_lcell_comb \int_dds[1].data_0[13]~reg0feeder (
// Equation(s):
// \int_dds[1].data_0[13]~reg0feeder_combout  = \dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[2].dds_inst|dds_core|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\int_dds[1].data_0[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_dds[1].data_0[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_dds[1].data_0[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N7
dffeas \int_dds[1].data_0[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_dds[1].data_0[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data_0[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data_0[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data_0[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N6
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N24
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N26
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N16
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .lut_mask = 16'hFAFA;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N10
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .lut_mask = 16'hFCFC;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y52_N4
cycloneive_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # ((\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout  & 
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ))

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .lut_mask = 16'hF8F8;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
cycloneive_pll \sys_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~inputclkctrl_outclk }),
	.phasecounterselect({\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ,\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ,
\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout }),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL3E0
cycloneive_clkctrl \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ));
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .clock_type = "external clock output";
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .ena_register_mode = "double register";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X3_Y53_N27
cycloneive_pseudo_diff_out \out_clk_100MHz~output_pseudo_diff (
	.i(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ),
	.o(\out_clk_100MHz~output_pseudo_diff_o ),
	.obar(\out_clk_100MHz~output_pseudo_diffoutn ));

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \int_dds_fb[0]~input (
	.i(int_dds_fb[0]),
	.ibar(gnd),
	.o(\int_dds_fb[0]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[0]~input .bus_hold = "false";
defparam \int_dds_fb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \int_dds_fb[1]~input (
	.i(int_dds_fb[1]),
	.ibar(gnd),
	.o(\int_dds_fb[1]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[1]~input .bus_hold = "false";
defparam \int_dds_fb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \int_dds_fb[2]~input (
	.i(int_dds_fb[2]),
	.ibar(gnd),
	.o(\int_dds_fb[2]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[2]~input .bus_hold = "false";
defparam \int_dds_fb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \int_dds_fb[3]~input (
	.i(int_dds_fb[3]),
	.ibar(gnd),
	.o(\int_dds_fb[3]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[3]~input .bus_hold = "false";
defparam \int_dds_fb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y36_N8
cycloneive_io_ibuf \dds_sync~input (
	.i(dds_sync),
	.ibar(\dds_sync(n) ),
	.o(\dds_sync~input_o ));
// synopsys translate_off
defparam \dds_sync~input .bus_hold = "false";
defparam \dds_sync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \int_rio_in[0]~input (
	.i(int_rio_in[0]),
	.ibar(gnd),
	.o(\int_rio_in[0]~input_o ));
// synopsys translate_off
defparam \int_rio_in[0]~input .bus_hold = "false";
defparam \int_rio_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \int_rio_in[1]~input (
	.i(int_rio_in[1]),
	.ibar(gnd),
	.o(\int_rio_in[1]~input_o ));
// synopsys translate_off
defparam \int_rio_in[1]~input .bus_hold = "false";
defparam \int_rio_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N22
cycloneive_io_ibuf \int_rio_in[2]~input (
	.i(int_rio_in[2]),
	.ibar(gnd),
	.o(\int_rio_in[2]~input_o ));
// synopsys translate_off
defparam \int_rio_in[2]~input .bus_hold = "false";
defparam \int_rio_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N15
cycloneive_io_ibuf \int_rio_in[3]~input (
	.i(int_rio_in[3]),
	.ibar(gnd),
	.o(\int_rio_in[3]~input_o ));
// synopsys translate_off
defparam \int_rio_in[3]~input .bus_hold = "false";
defparam \int_rio_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N15
cycloneive_io_ibuf \int_rio_in[4]~input (
	.i(int_rio_in[4]),
	.ibar(gnd),
	.o(\int_rio_in[4]~input_o ));
// synopsys translate_off
defparam \int_rio_in[4]~input .bus_hold = "false";
defparam \int_rio_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N22
cycloneive_io_ibuf \int_rio_in[5]~input (
	.i(int_rio_in[5]),
	.ibar(gnd),
	.o(\int_rio_in[5]~input_o ));
// synopsys translate_off
defparam \int_rio_in[5]~input .bus_hold = "false";
defparam \int_rio_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \int_rio_in[6]~input (
	.i(int_rio_in[6]),
	.ibar(gnd),
	.o(\int_rio_in[6]~input_o ));
// synopsys translate_off
defparam \int_rio_in[6]~input .bus_hold = "false";
defparam \int_rio_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \int_rio_in[7]~input (
	.i(int_rio_in[7]),
	.ibar(gnd),
	.o(\int_rio_in[7]~input_o ));
// synopsys translate_off
defparam \int_rio_in[7]~input .bus_hold = "false";
defparam \int_rio_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \int_dds_pll_sdo~input (
	.i(int_dds_pll_sdo),
	.ibar(gnd),
	.o(\int_dds_pll_sdo~input_o ));
// synopsys translate_off
defparam \int_dds_pll_sdo~input .bus_hold = "false";
defparam \int_dds_pll_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y53_N1
cycloneive_io_ibuf \ext_rio_out[0]~input (
	.i(ext_rio_out[0]),
	.ibar(gnd),
	.o(\ext_rio_out[0]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[0]~input .bus_hold = "false";
defparam \ext_rio_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N8
cycloneive_io_ibuf \ext_rio_out[1]~input (
	.i(ext_rio_out[1]),
	.ibar(gnd),
	.o(\ext_rio_out[1]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[1]~input .bus_hold = "false";
defparam \ext_rio_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N15
cycloneive_io_ibuf \ext_rio_out[2]~input (
	.i(ext_rio_out[2]),
	.ibar(gnd),
	.o(\ext_rio_out[2]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[2]~input .bus_hold = "false";
defparam \ext_rio_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y53_N22
cycloneive_io_ibuf \ext_rio_out[3]~input (
	.i(ext_rio_out[3]),
	.ibar(gnd),
	.o(\ext_rio_out[3]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[3]~input .bus_hold = "false";
defparam \ext_rio_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y53_N8
cycloneive_io_ibuf \ext_rio_out[4]~input (
	.i(ext_rio_out[4]),
	.ibar(gnd),
	.o(\ext_rio_out[4]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[4]~input .bus_hold = "false";
defparam \ext_rio_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N1
cycloneive_io_ibuf \ext_rio_out[5]~input (
	.i(ext_rio_out[5]),
	.ibar(gnd),
	.o(\ext_rio_out[5]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[5]~input .bus_hold = "false";
defparam \ext_rio_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N22
cycloneive_io_ibuf \ext_rio_out[6]~input (
	.i(ext_rio_out[6]),
	.ibar(gnd),
	.o(\ext_rio_out[6]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[6]~input .bus_hold = "false";
defparam \ext_rio_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y53_N1
cycloneive_io_ibuf \ext_rio_out[7]~input (
	.i(ext_rio_out[7]),
	.ibar(gnd),
	.o(\ext_rio_out[7]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[7]~input .bus_hold = "false";
defparam \ext_rio_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N1
cycloneive_io_ibuf \i2c_scl~input (
	.i(i2c_scl),
	.ibar(gnd),
	.o(\i2c_scl~input_o ));
// synopsys translate_off
defparam \i2c_scl~input .bus_hold = "false";
defparam \i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cycloneive_io_ibuf \i2c_alert~input (
	.i(i2c_alert),
	.ibar(gnd),
	.o(\i2c_alert~input_o ));
// synopsys translate_off
defparam \i2c_alert~input .bus_hold = "false";
defparam \i2c_alert~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N15
cycloneive_io_ibuf \fpga_rx~input (
	.i(fpga_rx),
	.ibar(gnd),
	.o(\fpga_rx~input_o ));
// synopsys translate_off
defparam \fpga_rx~input .bus_hold = "false";
defparam \fpga_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y41_N1
cycloneive_io_ibuf \spi_mosi[0]~input (
	.i(spi_mosi[0]),
	.ibar(\spi_mosi[0](n) ),
	.o(\spi_mosi[0]~input_o ));
// synopsys translate_off
defparam \spi_mosi[0]~input .bus_hold = "false";
defparam \spi_mosi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y44_N15
cycloneive_io_ibuf \spi_mosi[1]~input (
	.i(spi_mosi[1]),
	.ibar(\spi_mosi[1](n) ),
	.o(\spi_mosi[1]~input_o ));
// synopsys translate_off
defparam \spi_mosi[1]~input .bus_hold = "false";
defparam \spi_mosi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y47_N15
cycloneive_io_ibuf \spi_mosi[2]~input (
	.i(spi_mosi[2]),
	.ibar(\spi_mosi[2](n) ),
	.o(\spi_mosi[2]~input_o ));
// synopsys translate_off
defparam \spi_mosi[2]~input .bus_hold = "false";
defparam \spi_mosi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y48_N15
cycloneive_io_ibuf \spi_mosi[3]~input (
	.i(spi_mosi[3]),
	.ibar(\spi_mosi[3](n) ),
	.o(\spi_mosi[3]~input_o ));
// synopsys translate_off
defparam \spi_mosi[3]~input .bus_hold = "false";
defparam \spi_mosi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y27_N1
cycloneive_io_ibuf \spi_sclk~input (
	.i(spi_sclk),
	.ibar(\spi_sclk(n) ),
	.o(\spi_sclk~input_o ));
// synopsys translate_off
defparam \spi_sclk~input .bus_hold = "false";
defparam \spi_sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y38_N22
cycloneive_io_ibuf \spi_cs~input (
	.i(spi_cs),
	.ibar(\spi_cs(n) ),
	.o(\spi_cs~input_o ));
// synopsys translate_off
defparam \spi_cs~input .bus_hold = "false";
defparam \spi_cs~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y53_N8
cycloneive_io_ibuf \in_clk_100MHz~input (
	.i(in_clk_100MHz),
	.ibar(\in_clk_100MHz(n) ),
	.o(\in_clk_100MHz~input_o ));
// synopsys translate_off
defparam \in_clk_100MHz~input .bus_hold = "false";
defparam \in_clk_100MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y8_N15
cycloneive_io_ibuf \reserve_lvds[3]~input (
	.i(reserve_lvds[3]),
	.ibar(\reserve_lvds[3](n) ),
	.o(\reserve_lvds[3]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[3]~input .bus_hold = "false";
defparam \reserve_lvds[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y11_N8
cycloneive_io_ibuf \reserve_lvds[2]~input (
	.i(reserve_lvds[2]),
	.ibar(\reserve_lvds[2](n) ),
	.o(\reserve_lvds[2]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[2]~input .bus_hold = "false";
defparam \reserve_lvds[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y14_N22
cycloneive_io_ibuf \reserve_lvds[1]~input (
	.i(reserve_lvds[1]),
	.ibar(\reserve_lvds[1](n) ),
	.o(\reserve_lvds[1]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[1]~input .bus_hold = "false";
defparam \reserve_lvds[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y16_N8
cycloneive_io_ibuf \reserve_lvds[0]~input (
	.i(reserve_lvds[0]),
	.ibar(\reserve_lvds[0](n) ),
	.o(\reserve_lvds[0]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[0]~input .bus_hold = "false";
defparam \reserve_lvds[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N8
cycloneive_io_ibuf \reserve_3v3[7]~input (
	.i(reserve_3v3[7]),
	.ibar(gnd),
	.o(\reserve_3v3[7]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[7]~input .bus_hold = "false";
defparam \reserve_3v3[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N8
cycloneive_io_ibuf \reserve_3v3[6]~input (
	.i(reserve_3v3[6]),
	.ibar(gnd),
	.o(\reserve_3v3[6]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[6]~input .bus_hold = "false";
defparam \reserve_3v3[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N1
cycloneive_io_ibuf \reserve_3v3[5]~input (
	.i(reserve_3v3[5]),
	.ibar(gnd),
	.o(\reserve_3v3[5]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[5]~input .bus_hold = "false";
defparam \reserve_3v3[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneive_io_ibuf \reserve_3v3[4]~input (
	.i(reserve_3v3[4]),
	.ibar(gnd),
	.o(\reserve_3v3[4]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[4]~input .bus_hold = "false";
defparam \reserve_3v3[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
cycloneive_io_ibuf \reserve_3v3[3]~input (
	.i(reserve_3v3[3]),
	.ibar(gnd),
	.o(\reserve_3v3[3]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[3]~input .bus_hold = "false";
defparam \reserve_3v3[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cycloneive_io_ibuf \reserve_3v3[2]~input (
	.i(reserve_3v3[2]),
	.ibar(gnd),
	.o(\reserve_3v3[2]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[2]~input .bus_hold = "false";
defparam \reserve_3v3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N22
cycloneive_io_ibuf \reserve_3v3[1]~input (
	.i(reserve_3v3[1]),
	.ibar(gnd),
	.o(\reserve_3v3[1]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[1]~input .bus_hold = "false";
defparam \reserve_3v3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N22
cycloneive_io_ibuf \reserve_3v3[0]~input (
	.i(reserve_3v3[0]),
	.ibar(gnd),
	.o(\reserve_3v3[0]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[0]~input .bus_hold = "false";
defparam \reserve_3v3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N15
cycloneive_io_ibuf \reserve_2v5[7]~input (
	.i(reserve_2v5[7]),
	.ibar(gnd),
	.o(\reserve_2v5[7]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[7]~input .bus_hold = "false";
defparam \reserve_2v5[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cycloneive_io_ibuf \reserve_2v5[6]~input (
	.i(reserve_2v5[6]),
	.ibar(gnd),
	.o(\reserve_2v5[6]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[6]~input .bus_hold = "false";
defparam \reserve_2v5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \reserve_2v5[5]~input (
	.i(reserve_2v5[5]),
	.ibar(gnd),
	.o(\reserve_2v5[5]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[5]~input .bus_hold = "false";
defparam \reserve_2v5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N15
cycloneive_io_ibuf \reserve_2v5[4]~input (
	.i(reserve_2v5[4]),
	.ibar(gnd),
	.o(\reserve_2v5[4]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[4]~input .bus_hold = "false";
defparam \reserve_2v5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N22
cycloneive_io_ibuf \reserve_2v5[3]~input (
	.i(reserve_2v5[3]),
	.ibar(gnd),
	.o(\reserve_2v5[3]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[3]~input .bus_hold = "false";
defparam \reserve_2v5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \reserve_2v5[2]~input (
	.i(reserve_2v5[2]),
	.ibar(gnd),
	.o(\reserve_2v5[2]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[2]~input .bus_hold = "false";
defparam \reserve_2v5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \reserve_2v5[1]~input (
	.i(reserve_2v5[1]),
	.ibar(gnd),
	.o(\reserve_2v5[1]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[1]~input .bus_hold = "false";
defparam \reserve_2v5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \reserve_2v5[0]~input (
	.i(reserve_2v5[0]),
	.ibar(gnd),
	.o(\reserve_2v5[0]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[0]~input .bus_hold = "false";
defparam \reserve_2v5[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
