// Seed: 1032001759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout uwire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd61,
    parameter id_3 = 32'd83,
    parameter id_9 = 32'd51
) (
    input wand id_0,
    input tri1 _id_1,
    output logic id_2,
    input wire _id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7
);
  wire [id_3 : id_1] _id_9;
  wire [  id_9 : -1] id_10;
  for (id_11 = id_3; 1; id_2 = -1'b0) tri0 id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_10,
      id_12,
      id_12,
      id_12,
      id_12,
      id_10,
      id_12,
      id_11,
      id_10,
      id_12,
      id_11,
      id_10,
      id_12,
      id_10,
      id_11
  );
  logic id_13 = id_0 == id_12;
endmodule
