{
  "Top": "correlation",
  "RtlTop": "correlation",
  "RtlPrefix": "",
  "RtlSubPrefix": "correlation_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcvu35p",
    "Package": "-fsvh2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "m": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "m_address0",
          "name": "m_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "m_ce0",
          "name": "m_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "m_we0",
          "name": "m_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "m_d0",
          "name": "m_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "m_q0",
          "name": "m_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "s": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "s_address0",
          "name": "s_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_ce0",
          "name": "s_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_we0",
          "name": "s_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_d0",
          "name": "s_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "s_q0",
          "name": "s_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "data": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_we0",
          "name": "data_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_d0",
          "name": "data_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_address1",
          "name": "data_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce1",
          "name": "data_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_q1",
          "name": "data_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "corr": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "corr_address0",
          "name": "corr_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_ce0",
          "name": "corr_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_we0",
          "name": "corr_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "corr_d0",
          "name": "corr_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top correlation -name correlation"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "correlation"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "7335 ~ 37095",
    "Latency": "7334"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "correlation",
    "Version": "1.0",
    "DisplayName": "Correlation",
    "Revision": "2113614326",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_correlation_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/HLS-benchmarks\/C-Slow\/correlation\/correlation.cpp"],
    "Vhdl": [
      "impl\/vhdl\/correlation_correlation_Pipeline_loop_0.vhd",
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_41_1_loop_3.vhd",
      "impl\/vhdl\/correlation_correlation_Pipeline_VITIS_LOOP_57_3.vhd",
      "impl\/vhdl\/correlation_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/correlation_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/correlation_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/correlation_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/correlation_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/correlation_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/correlation.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/correlation_correlation_Pipeline_loop_0.v",
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_41_1_loop_3.v",
      "impl\/verilog\/correlation_correlation_Pipeline_VITIS_LOOP_57_3.v",
      "impl\/verilog\/correlation_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/correlation_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/correlation_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/correlation_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/correlation_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/correlation_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/correlation.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/correlation_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/correlation_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/correlation_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/correlation_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl",
      "impl\/misc\/correlation_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/correlation.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "correlation_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlation_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlation_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name correlation_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_fdiv_32ns_32ns_32_10_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlation_fdiv_32ns_32ns_32_10_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "correlation_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name correlation_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"m_address0": "DATA"},
      "ports": ["m_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "m"
        }]
    },
    "m_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"m_d0": "DATA"},
      "ports": ["m_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "m"
        }]
    },
    "m_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"m_q0": "DATA"},
      "ports": ["m_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "m"
        }]
    },
    "s_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"s_address0": "DATA"},
      "ports": ["s_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "s_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"s_d0": "DATA"},
      "ports": ["s_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "s_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"s_q0": "DATA"},
      "ports": ["s_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "s"
        }]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"data_address0": "DATA"},
      "ports": ["data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_d0": "DATA"},
      "ports": ["data_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q0": "DATA"},
      "ports": ["data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"data_address1": "DATA"},
      "ports": ["data_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "data_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_q1": "DATA"},
      "ports": ["data_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data"
        }]
    },
    "corr_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"corr_address0": "DATA"},
      "ports": ["corr_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    },
    "corr_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"corr_d0": "DATA"},
      "ports": ["corr_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "corr"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_address0": {
      "dir": "out",
      "width": "5"
    },
    "m_ce0": {
      "dir": "out",
      "width": "1"
    },
    "m_we0": {
      "dir": "out",
      "width": "1"
    },
    "m_d0": {
      "dir": "out",
      "width": "32"
    },
    "m_q0": {
      "dir": "in",
      "width": "32"
    },
    "s_address0": {
      "dir": "out",
      "width": "5"
    },
    "s_ce0": {
      "dir": "out",
      "width": "1"
    },
    "s_we0": {
      "dir": "out",
      "width": "1"
    },
    "s_d0": {
      "dir": "out",
      "width": "32"
    },
    "s_q0": {
      "dir": "in",
      "width": "32"
    },
    "data_address0": {
      "dir": "out",
      "width": "10"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_we0": {
      "dir": "out",
      "width": "1"
    },
    "data_d0": {
      "dir": "out",
      "width": "32"
    },
    "data_q0": {
      "dir": "in",
      "width": "32"
    },
    "data_address1": {
      "dir": "out",
      "width": "10"
    },
    "data_ce1": {
      "dir": "out",
      "width": "1"
    },
    "data_q1": {
      "dir": "in",
      "width": "32"
    },
    "corr_address0": {
      "dir": "out",
      "width": "10"
    },
    "corr_ce0": {
      "dir": "out",
      "width": "1"
    },
    "corr_we0": {
      "dir": "out",
      "width": "1"
    },
    "corr_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "correlation",
      "Instances": [
        {
          "ModuleName": "correlation_Pipeline_loop_0",
          "InstanceName": "grp_correlation_Pipeline_loop_0_fu_114"
        },
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_41_1_loop_3",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_41_1_loop_3_fu_124"
        },
        {
          "ModuleName": "correlation_Pipeline_VITIS_LOOP_57_3",
          "InstanceName": "grp_correlation_Pipeline_VITIS_LOOP_57_3_fu_134"
        }
      ]
    },
    "Info": {
      "correlation_Pipeline_loop_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation_Pipeline_VITIS_LOOP_41_1_loop_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation_Pipeline_VITIS_LOOP_57_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlation": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "correlation_Pipeline_loop_0": {
        "Latency": {
          "LatencyBest": "925",
          "LatencyAvg": "925",
          "LatencyWorst": "925",
          "PipelineII": "925",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.981"
        },
        "Loops": [{
            "Name": "loop_0",
            "TripCount": "32",
            "Latency": "923",
            "PipelineII": "16",
            "PipelineDepth": "428"
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "10801",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "5797",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "correlation_Pipeline_VITIS_LOOP_41_1_loop_3": {
        "Latency": {
          "LatencyBest": "1042",
          "LatencyAvg": "1042",
          "LatencyWorst": "1042",
          "PipelineII": "1042",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.027"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1_loop_3",
            "TripCount": "1024",
            "Latency": "1040",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "335",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "correlation_Pipeline_VITIS_LOOP_57_3": {
        "Latency": {
          "LatencyBest": "169",
          "LatencyAvg": "649",
          "LatencyWorst": "1129",
          "PipelineIIMin": "169",
          "PipelineIIMax": "1129",
          "PipelineII": "169 ~ 1129",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_3",
            "TripCount": "",
            "LatencyMin": "167",
            "LatencyMax": "1127",
            "Latency": "167 ~ 1127",
            "PipelineII": "32",
            "PipelineDepth": "168"
          }],
        "Area": {
          "FF": "2936",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1930",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "correlation": {
        "Latency": {
          "LatencyBest": "7334",
          "LatencyAvg": "22214",
          "LatencyWorst": "37094",
          "PipelineIIMin": "7335",
          "PipelineIIMax": "37095",
          "PipelineII": "7335 ~ 37095",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "4.027"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_2",
            "TripCount": "31",
            "LatencyMin": "5363",
            "LatencyMax": "35123",
            "Latency": "5363 ~ 35123",
            "PipelineII": "",
            "PipelineDepthMin": "173",
            "PipelineDepthMax": "1133",
            "PipelineDepth": "173 ~ 1133"
          }],
        "Area": {
          "DSP": "23",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "14537",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "8795",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-23 03:26:54 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
