<html><body><samp><pre>
<!@TC:1526938445>
<a name=compilerReport1>Synopsys HDL Compiler, version comp201503rc, Build 052R, built Feb 24 2015</a>
@N: : <!@TM:1526938445> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503rc, Build 056R, built Feb 25 2015</a>
@N: : <!@TM:1526938445> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: : <!@TM:1526938445> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1526938445> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"E:\Synopsys\fpga_J-2015.03\lib\generic\speedster22i.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\hypermods.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\umr_capim.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\scemi_objects.v"
@I::"E:\Synopsys\fpga_J-2015.03\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_CTL.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_OUT_SCALE.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MODULE_FIR.v"
@I::"C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MULT_24BIT25BIT49BIT_IP\MULT_24BIT25BIT49BIT_IP.v"
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MULT_24BIT25BIT49BIT_IP\MULT_24BIT25BIT49BIT_IP.v:36:12:36:25:@N:CG334:@XP_MSG">MULT_24BIT25BIT49BIT_IP.v(36)</a><!@TM:1526938445> | Read directive translate_off 
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\MULT_24BIT25BIT49BIT_IP\MULT_24BIT25BIT49BIT_IP.v:38:12:38:24:@N:CG333:@XP_MSG">MULT_24BIT25BIT49BIT_IP.v(38)</a><!@TM:1526938445> | Read directive translate_on 
Verilog syntax check successful!
Selecting top level module MODULE_FIR
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:11:7:11:14:@N:CG364:@XP_MSG">FIR_FUN.v(11)</a><!@TM:1526938445> | Synthesizing module FIR_FUN

	COEFF_WIDTH=32'b00000000000000000000000000011000
	INPUT_WIDTH=32'b00000000000000000000000000011000
	OUTPUT_WIDTH=32'b00000000000000000000000001000000
	MULT_OUTPUT_WIDTH=32'b00000000000000000000000000110001
	ADDER_OUTPUT_WIDTH=32'b00000000000000000000000001000000
	FILTER_MULTER_NUM=32'b00000000000000000000000000011000
	FIR_MAX_CHANNELS=32'b00000000000000000000000000000010
	MULT_ITERATION_NUM=32'b00000000000000000000000000000101
	FILTER_MAX_ORDER=32'b00000000000000000000000100000000
	FIR_FUN_DATA_OUT_VALID_SHIFT=32'b00000000000000000000000000001001
	FILTER_MAX_ORDER_HALF=32'b00000000000000000000000010000000
	MULT_REMAIN_ITERATION_NUM=32'b00000000000000000000000000001001
	DATA_REG_NUM=32'b00000000000000000000001000000010
   Generated name = FIR_FUN_Z1

<a name=error3><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\47968\Desktop\FPGA\DDC_4CHANNELS\DDC_4CHANNELS_SIM\SRC\MODULE_FIR\SRC\FIR_FUN.v:110:17:110:40:@E:CS153:@XP_MSG">FIR_FUN.v(110)</a><!@TM:1526938445> | Can't mix blocking and non-blocking assignments to a variable</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 22 05:34:05 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 22 05:34:05 2018

###########################################################]

</pre></samp></body></html>
