# Hi there, I'm Vikas ğŸ‘‹  

<img align="top" alt="GIF" height="170px" src="https://media.giphy.com/media/L1R1tvI9svkIWwpVYr/giphy.gif" />  

## I'm an Electronics and Telecommunication Engineer and a Passionate Developer  

- ğŸ‘¨â€ğŸ’» Graduated from **TKM College of Engineering, Kollam**.  
- ğŸ› ï¸ Specializing in **UVM, SystemVerilog, SVA, and Embedded Systems**.  
- ğŸŒŸ Enthusiastic about **innovating digital designs for real-world applications**.  
- âš¡ Fun fact: I love athletics!  

---

<img align="right" src="http://estruyf-github.azurewebsites.net/api/VisitorHit?user=Vk13io&repo=Bgstatic&countColor=%237B1E7B"/>  

### Connect with Me ğŸ“  

[<img align="left" alt="Vikas K | LinkedIn" height="30px" src="https://cdn-icons-png.flaticon.com/512/174/174857.png"/>](https://www.linkedin.com/in/-vikask/)  

<br/>  

---

### Featured Projects ğŸš€  

- [**Verification of UART Protocol**](https://github.com/Vk13io/Verification_of_UART_Protocol)  
   Verified the UART communication protocol using SystemVerilog, ensuring reliable and accurate serial data transmission.

- [**Router 1x3 UVM Verification**](https://github.com/Vk13io/Verification-of-Router-1X3-using-UVM-)  
   Built a complete UVM environment to functionally verify a 1x3 packet router module, including driver, monitor, scoreboard, and coverage analysis.

- [**Verification of Sequential Circuit**](https://github.com/Vk13io/Verifiication-of-Sequential-Circuit)  
   Developed SystemVerilog testbenches to verify the behavior and timing of a sequential digital circuit, including state transitions and output logic.
 

---

### Skills ğŸ› ï¸  

- **Languages & Programming**: Python, C, C++, Verilog, SystemVerilog  
- **Hardware Description & Verification**: Digital Design, UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions)  
- **Tools & Platforms**: Xilinx ISE, Xilinx Vivado, Questasim, VC Spyglass, Google Colab, Git  
- **Frameworks & Libraries**: NumPy, Pandas, Scikit-learn, Keras, TensorFlow  
- **Specializations**: Embedded Systems, RTL Design, Test Automation, Data Analysis  

---

### Languages and Tools ğŸ› ï¸  


- **Verilog**: Expertise in hardware description language for FPGA and ASIC design.
- **SystemVerilog**: Proficient in advanced HDL for verification and design, including UVM and SVA methodologies.
- **Python**: Skilled in data analysis, machine learning, and scripting.
- **C/C++**: Strong foundation in embedded systems and performance optimization.
- **SQL**: Experience in database querying and management.
- **Git**: Version control and collaboration for seamless project development.
- **Digital Design**: Comprehensive understanding of logic design, FSMs, and circuit modeling.
- **Tableau**: Visualization and analysis of complex datasets for insights.
- **Visual Studio Code**: Versatile IDE for efficient development across various languages.
- **Embedded Systems**: Hands-on experience with microcontrollers and hardware-software interfacing.



---

<h2 align="center">ğŸ“ˆ GitHub Statistics</h2>

<div align="center">
  <img src="https://github-readme-stats-sigma-five.vercel.app/api?username=Vk13io&show_icons=true&include_all_commits=true&count_private=true&theme=radical&line_height=40" width="420" />
  &nbsp;&nbsp;
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Vk13io&layout=compact&theme=radical&hide=css&langs_count=6" width="420" />
</div>


