// Seed: 2485478414
module module_0;
  parameter id_1 = -1;
  always disable id_2;
  wire id_3;
  uwire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  logic id_12;
  assign id_5 = -1'b0;
  wire  id_13;
  logic id_14;
  wire  id_15;
  ;
endmodule
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 module_1,
    output supply0 id_5
);
  parameter id_7 = 1;
  genvar id_8;
  logic id_9;
  module_0 modCall_1 ();
  wire id_10;
  assign id_5 = id_7;
endmodule
