// Seed: 4255050745
module module_0;
  logic [7:0] id_1;
  wire id_2;
  assign id_1[1] = id_2;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6
);
  module_0();
  tri id_8 = id_3;
endmodule
program module_2 (
    output tri0  id_0
    , id_10, id_11,
    output uwire id_1,
    output tri   id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  wire  id_6,
    output uwire id_7,
    output tri0  id_8
);
  wire id_12;
  module_0();
  wire id_13;
  assign id_0 = id_10;
  assign id_8 = 1;
endprogram
