<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Pradeep Kumar Mohanty | PhD Research Scholar</title>
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <style>
        body {
            font-family: "Segoe UI", Arial, sans-serif;
            background-color: #f7f9fc;
            color: #222;
            margin: 0;
            line-height: 1.7;
        }

        header {
            background: #0b3c5d;
            color: white;
            padding: 40px 20px;
            text-align: center;
        }

        header h1 {
            margin: 0;
            font-size: 2.2em;
        }

        header p {
            margin-top: 10px;
            font-size: 1.1em;
        }

        main {
            max-width: 1000px;
            margin: auto;
            padding: 40px 20px;
            background: white;
        }

        section {
            margin-bottom: 40px;
        }

        h2 {
            color: #0b3c5d;
            border-bottom: 2px solid #e0e0e0;
            padding-bottom: 5px;
        }

        ul {
            padding-left: 20px;
        }

        li {
            margin-bottom: 8px;
        }

        .two-col {
            display: grid;
            grid-template-columns: 1fr 1fr;
            gap: 30px;
        }

        footer {
            background: #0b3c5d;
            color: white;
            text-align: center;
            padding: 20px;
            font-size: 0.9em;
        }

        a {
            color: #0b3c5d;
            text-decoration: none;
            font-weight: 500;
        }

        @media (max-width: 768px) {
            .two-col {
                grid-template-columns: 1fr;
            }
        }
    </style>
</head>
<body>

<header>
    <h1>Pradeep Kumar Mohanty</h1>
    <p>Ph.D. Research Scholar | VLSI Design & Hardware Security</p>
    <p>NIT Rourkela, Odisha, India</p>
</header>

<main>

<section>
    <h2>About Me</h2>
    <p>
        I am a Ph.D. Research Scholar at NIT Rourkela under the C2S program, working on the design and development
        of Trusted Platform Modules (TPM) for securing Industrial IoT Gateways. My research interests include
        cryptographic hardware, secure ASIC design, and FPGA/ASIC implementations.
    </p>
</section>

<section>
    <h2>Research Interests</h2>
    <ul>
        <li>Hardware Security & Cryptographic Accelerators</li>
        <li>ASIC & FPGA Design</li>
        <li>Lightweight Cryptography (ASCON)</li>
        <li>Secure IoT and Industrial Gateways</li>
        <li>Low-Power & Energy-Efficient VLSI Design</li>
    </ul>
</section>

<section>
    <h2>Education</h2>
    <ul>
        <li><strong>Ph.D. (Pursuing)</strong>, NIT Rourkela ‚Äì TPM for Industrial IoT Security (2025‚ÄìPresent)</li>
        <li><strong>B.Tech</strong>, Electronics & Telecommunication, PMEC Berhampur ‚Äì CGPA: 8.61 (2019‚Äì2023)</li>
        <li><strong>Intermediate</strong>, Science ‚Äì Aska Science College (2017‚Äì2019)</li>
    </ul>
</section>

<section>
    <h2>Publications</h2>
    <ul>
        <li>High-Efficiency FPGA Implementations of ASCON-128/128A ‚Äì IEEE iSES (Accepted)</li>
        <li>ASIC Implementation of KDF-based ASCON AEAD Accelerator ‚Äì VLSID 2026 (Under Review)</li>
        <li>Rectangular Microstrip Patch Antenna for Wi-Fi Applications ‚Äì Kronika Journal</li>
        <li>Design and Analysis of Energy-Efficient Approximate Multiplier ‚Äì MNDCS Conference</li>
    </ul>
</section>

<section>
    <h2>Projects</h2>
    <ul>
        <li>ASIC Implementation of FIFO-enabled ASCON Module (SCL 180nm)</li>
        <li>Energy-Efficient Approximate Multiplier ASIC (Fabricated)</li>
        <li>Face Detection using PYNQ Z2 FPGA</li>
        <li>ASIC Implementation of Up-Counter (RTL to GDS-II)</li>
        <li>Microstrip Patch Antenna Design using Ansys HFSS</li>
    </ul>
</section>

<section>
    <h2>Technical Skills</h2>
    <div class="two-col">
        <ul>
            <li>Verilog HDL, TCL Scripting</li>
            <li>ASIC Design Flow</li>
            <li>RTL Coding & Verification</li>
            <li>FPGA Design</li>
        </ul>
        <ul>
            <li>Cadence Virtuoso, Innovus</li>
            <li>Synopsys VCS, Design Compiler</li>
            <li>Calibre (DRC/LVS)</li>
            <li>SCL 180nm, TSMC Nodes</li>
        </ul>
    </div>
</section>

<section>
    <h2>Achievements & Certifications</h2>
    <ul>
        <li>Successfully taped-out ASIC chip (Semicon India 2025)</li>
        <li>Student Fellow ‚Äì IEEE VDAT & ITC India</li>
        <li>GATE 2024 ‚Äì AIR 7458</li>
        <li>Instruction Enhancement Programs (CDAC Bangalore, IIT Indore)</li>
    </ul>
</section>

<section>
    <h2>Contact</h2>
    <p>
        üìß Email: er.pkmohanty2022@gmail.com <br>
        üìç Rourkela, Odisha, India <br>
        üîó GitHub: https://github.com/Erpradeep2022
    </p>
</section>

</main>

<footer>
    ¬© 2026 Pradeep Kumar Mohanty | Academic Personal Website
</footer>

</body>
</html>
