 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\ECAD\lscc\diamond\3.14\synpbase\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\ECAD\lscc\diamond\3.14\synpbase\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="impl1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_1 (impl1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#compilerReport10" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#mapperReport16" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#mapperReport17" target="srrFrame" title="">Clock Summary</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockReport18" target="srrFrame" title="">Clock Conversion</a>  </li></ul></li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#mapperReport24" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#timingReport25" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#performanceSummary26" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockRelationships27" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#interfaceInfo28" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockReport29" target="srrFrame" title="">Clock: HelloWorld_Top|sys_clk</a>  
<ul  >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#startingSlack42" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#endingSlack43" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#worstPaths44" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockReport33" target="srrFrame" title="">Clock: cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockReport37" target="srrFrame" title="">Clock: cpu0_ipgen_vex_jtag_bridge_0s_MachXO2_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#clockReport41" target="srrFrame" title="">Clock: System</a>  </li></ul></li></ul></li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_srr.htm#resourceUsage45" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.tgl" target="srrFrame" title="">Constraint Checker Report (12:45 25-Jan)</a>  
<ul  >
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.htm#UnconstrainedStartEndPointsCCK46" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.htm#InapplicableconstraintsCCK47" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK48" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK49" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\bhasa_zero_impl1_cck_rpt.htm#LibraryReportCCK50" target="srrFrame" title="">Library Report</a>  </li></ul></li></ul></li>
<li><a href="file:///C:\ECAD\FPGA_Designs\lattice_propel_workspace\bhasa_fw\bhasa_zero\impl1\syntmp\stdout_log.htm" target="srrFrame" title="">Session Log (12:45 25-Jan)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("impl1-menu")</script>

  </body>
 </html>