
![[dc_flow.png]]

3 steps: Translation, Optimization, Mapping

https://zhuanlan.zhihu.com/p/129059203


ASIC Design Flow
![[RTL_TO_GDSII.png]]
https://www.linkedin.com/pulse/asic-design-flow-introduction-timing-constraints-mahmoud-abdellatif

