-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wvars_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    wvars_load : IN STD_LOGIC_VECTOR (31 downto 0);
    wValues_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    wValues_ce0 : OUT STD_LOGIC;
    wValues_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    thr_add562568_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    thr_add562568_out_ap_vld : OUT STD_LOGIC;
    add_i26_i241347_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_i26_i241347_out_ap_vld : OUT STD_LOGIC;
    thr_add56256_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    thr_add56256_out_ap_vld : OUT STD_LOGIC;
    thr_add5625_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    thr_add5625_out_ap_vld : OUT STD_LOGIC;
    add_i26_i24134_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_i26_i24134_out_ap_vld : OUT STD_LOGIC;
    add_i26_i2413_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_i26_i2413_out_ap_vld : OUT STD_LOGIC;
    thr_add562_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    thr_add562_out_ap_vld : OUT STD_LOGIC;
    add_i26_i241_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_i26_i241_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln25_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal kValues_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kValues_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln25_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_reg_724_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln13_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln13_reg_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal thr_add562_load_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal thr_add56256_load_reg_755 : STD_LOGIC_VECTOR (31 downto 0);
    signal t1_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t1_reg_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln25_fu_330_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_104 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln25_fu_324_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_i26_i2413_fu_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal thr_add5625_fu_112 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal thr_add562_fu_116 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln15_1_fu_607_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i26_i241347_fu_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal thr_add562568_fu_124 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_i26_i241_fu_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln19_fu_613_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i26_i24134_fu_132 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal thr_add56256_fu_136 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal kValues_ce0_local : STD_LOGIC;
    signal wValues_ce0_local : STD_LOGIC;
    signal xor_ln13_fu_411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln17_fu_379_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln5_fu_369_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln18_fu_393_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln6_fu_383_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal and_ln13_fu_417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln13_1_fu_423_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln19_fu_407_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal lshr_ln_fu_397_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln13_1_fu_437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln13_3_fu_451_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln13_1_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln2_fu_429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln13_fu_445_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln13_2_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln13_2_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln13_1_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln15_fu_545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln7_fu_518_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln7_fu_509_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln8_fu_530_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln8_fu_521_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal and_ln15_fu_550_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln15_1_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln9_fu_542_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal lshr_ln9_fu_533_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln15_6_fu_568_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln15_8_fu_582_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln15_fu_590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln15_5_fu_560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln15_1_fu_576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln15_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln15_1_fu_596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sha256Accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    kValues_U : component sha256Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kValues_address0,
        ce0 => kValues_ce0_local,
        q0 => kValues_q0);

    flow_control_loop_pipe_sequential_init_U : component sha256Accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    add_i26_i241347_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add_i26_i241347_fu_120 <= wvars_load_6;
                elsif (((icmp_ln25_reg_724 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add_i26_i241347_fu_120 <= add_i26_i24134_fu_132;
                end if;
            end if; 
        end if;
    end process;

    add_i26_i24134_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add_i26_i24134_fu_132 <= wvars_load_3;
                elsif (((icmp_ln25_reg_724 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add_i26_i24134_fu_132 <= add_i26_i2413_fu_108;
                end if;
            end if; 
        end if;
    end process;

    add_i26_i2413_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add_i26_i2413_fu_108 <= wvars_load_2;
                elsif (((icmp_ln25_reg_724 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add_i26_i2413_fu_108 <= add_i26_i241_fu_128;
                end if;
            end if; 
        end if;
    end process;

    add_i26_i241_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                add_i26_i241_fu_128 <= wvars_load;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_724_pp0_iter1_reg = ap_const_lv1_0))) then 
                add_i26_i241_fu_128 <= add_ln19_fu_613_p2;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1)))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    i_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln25_fu_318_p2 = ap_const_lv1_0))) then 
                    i_fu_104 <= add_ln25_fu_324_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_104 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    thr_add562568_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                thr_add562568_fu_124 <= wvars_load_7;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_724_pp0_iter1_reg = ap_const_lv1_0))) then 
                thr_add562568_fu_124 <= thr_add56256_load_reg_755;
            end if; 
        end if;
    end process;

    thr_add56256_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                thr_add56256_fu_136 <= wvars_load_5;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_724_pp0_iter1_reg = ap_const_lv1_0))) then 
                thr_add56256_fu_136 <= thr_add5625_fu_112;
            end if; 
        end if;
    end process;

    thr_add5625_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                thr_add5625_fu_112 <= wvars_load_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_724_pp0_iter1_reg = ap_const_lv1_0))) then 
                thr_add5625_fu_112 <= thr_add562_load_reg_743;
            end if; 
        end if;
    end process;

    thr_add562_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                thr_add562_fu_116 <= wvars_load_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln25_reg_724_pp0_iter1_reg = ap_const_lv1_0))) then 
                thr_add562_fu_116 <= add_ln15_1_fu_607_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln13_reg_738 <= add_ln13_fu_341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln25_reg_724 <= icmp_ln25_fu_318_p2;
                icmp_ln25_reg_724_pp0_iter1_reg <= icmp_ln25_reg_724;
                t1_reg_762 <= t1_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                thr_add56256_load_reg_755 <= thr_add56256_fu_136;
                thr_add562_load_reg_743 <= thr_add562_fu_116;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage0, ap_idle_pp0_0to0, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_i26_i241347_out <= add_i26_i241347_fu_120;

    add_i26_i241347_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            add_i26_i241347_out_ap_vld <= ap_const_logic_1;
        else 
            add_i26_i241347_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_i26_i24134_out <= add_i26_i24134_fu_132;

    add_i26_i24134_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            add_i26_i24134_out_ap_vld <= ap_const_logic_1;
        else 
            add_i26_i24134_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_i26_i2413_out <= add_i26_i2413_fu_108;

    add_i26_i2413_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            add_i26_i2413_out_ap_vld <= ap_const_logic_1;
        else 
            add_i26_i2413_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_i26_i241_out <= add_i26_i241_fu_128;

    add_i26_i241_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            add_i26_i241_out_ap_vld <= ap_const_logic_1;
        else 
            add_i26_i241_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln13_1_fu_471_p2 <= std_logic_vector(unsigned(add_ln13_reg_738) + unsigned(add_i26_i241347_fu_120));
    add_ln13_2_fu_476_p2 <= std_logic_vector(unsigned(or_ln13_fu_445_p2) + unsigned(xor_ln13_2_fu_465_p2));
    add_ln13_fu_341_p2 <= std_logic_vector(unsigned(kValues_q0) + unsigned(wValues_q0));
    add_ln15_1_fu_607_p2 <= std_logic_vector(unsigned(add_ln15_fu_602_p2) + unsigned(xor_ln15_1_fu_596_p2));
    add_ln15_fu_602_p2 <= std_logic_vector(unsigned(t1_reg_762) + unsigned(or_ln15_1_fu_576_p2));
    add_ln19_fu_613_p2 <= std_logic_vector(unsigned(t1_reg_762) + unsigned(thr_add562568_fu_124));
    add_ln25_fu_324_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv7_1));
    and_ln13_1_fu_423_p2 <= (add_i26_i241_fu_128 and add_i26_i2413_fu_108);
    and_ln13_fu_417_p2 <= (xor_ln13_fu_411_p2 and add_i26_i24134_fu_132);
    and_ln15_1_fu_555_p2 <= (thr_add5625_fu_112 and thr_add56256_load_reg_755);
    and_ln15_fu_550_p2 <= (thr_add562_load_reg_743 and or_ln15_fu_545_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln25_reg_724)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln25_reg_724, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_104, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_104;
        end if; 
    end process;

    icmp_ln25_fu_318_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv7_40) else "0";
    kValues_address0 <= zext_ln25_fu_330_p1(6 - 1 downto 0);

    kValues_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            kValues_ce0_local <= ap_const_logic_1;
        else 
            kValues_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln5_fu_369_p4 <= add_i26_i241_fu_128(31 downto 6);
    lshr_ln6_fu_383_p4 <= add_i26_i241_fu_128(31 downto 11);
    lshr_ln7_fu_509_p4 <= thr_add562_load_reg_743(31 downto 2);
    lshr_ln8_fu_521_p4 <= thr_add562_load_reg_743(31 downto 13);
    lshr_ln9_fu_533_p4 <= thr_add562_load_reg_743(31 downto 22);
    lshr_ln_fu_397_p4 <= add_i26_i241_fu_128(31 downto 25);
    or_ln13_1_fu_437_p3 <= (trunc_ln18_fu_393_p1 & lshr_ln6_fu_383_p4);
    or_ln13_3_fu_451_p3 <= (trunc_ln19_fu_407_p1 & lshr_ln_fu_397_p4);
    or_ln13_fu_445_p2 <= (and_ln13_fu_417_p2 or and_ln13_1_fu_423_p2);
    or_ln15_1_fu_576_p2 <= (and_ln15_fu_550_p2 or and_ln15_1_fu_555_p2);
    or_ln15_5_fu_560_p3 <= (trunc_ln7_fu_518_p1 & lshr_ln7_fu_509_p4);
    or_ln15_6_fu_568_p3 <= (trunc_ln8_fu_530_p1 & lshr_ln8_fu_521_p4);
    or_ln15_8_fu_582_p3 <= (trunc_ln9_fu_542_p1 & lshr_ln9_fu_533_p4);
    or_ln15_fu_545_p2 <= (thr_add5625_fu_112 or thr_add56256_load_reg_755);
    or_ln2_fu_429_p3 <= (trunc_ln17_fu_379_p1 & lshr_ln5_fu_369_p4);
    t1_fu_482_p2 <= std_logic_vector(unsigned(add_ln13_2_fu_476_p2) + unsigned(add_ln13_1_fu_471_p2));
    thr_add562568_out <= thr_add562568_fu_124;

    thr_add562568_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            thr_add562568_out_ap_vld <= ap_const_logic_1;
        else 
            thr_add562568_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    thr_add56256_out <= thr_add56256_fu_136;

    thr_add56256_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            thr_add56256_out_ap_vld <= ap_const_logic_1;
        else 
            thr_add56256_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    thr_add5625_out <= thr_add5625_fu_112;

    thr_add5625_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            thr_add5625_out_ap_vld <= ap_const_logic_1;
        else 
            thr_add5625_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    thr_add562_out <= thr_add562_fu_116;

    thr_add562_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln25_reg_724, ap_block_pp0_stage0_11001, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln25_reg_724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            thr_add562_out_ap_vld <= ap_const_logic_1;
        else 
            thr_add562_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln17_fu_379_p1 <= add_i26_i241_fu_128(6 - 1 downto 0);
    trunc_ln18_fu_393_p1 <= add_i26_i241_fu_128(11 - 1 downto 0);
    trunc_ln19_fu_407_p1 <= add_i26_i241_fu_128(25 - 1 downto 0);
    trunc_ln7_fu_518_p1 <= thr_add562_load_reg_743(2 - 1 downto 0);
    trunc_ln8_fu_530_p1 <= thr_add562_load_reg_743(13 - 1 downto 0);
    trunc_ln9_fu_542_p1 <= thr_add562_load_reg_743(22 - 1 downto 0);
    wValues_address0 <= zext_ln25_fu_330_p1(6 - 1 downto 0);
    wValues_ce0 <= wValues_ce0_local;

    wValues_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            wValues_ce0_local <= ap_const_logic_1;
        else 
            wValues_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln13_1_fu_459_p2 <= (or_ln13_3_fu_451_p3 xor or_ln13_1_fu_437_p3);
    xor_ln13_2_fu_465_p2 <= (xor_ln13_1_fu_459_p2 xor or_ln2_fu_429_p3);
    xor_ln13_fu_411_p2 <= (ap_const_lv32_FFFFFFFF xor add_i26_i241_fu_128);
    xor_ln15_1_fu_596_p2 <= (xor_ln15_fu_590_p2 xor or_ln15_5_fu_560_p3);
    xor_ln15_fu_590_p2 <= (or_ln15_8_fu_582_p3 xor or_ln15_6_fu_568_p3);
    zext_ln25_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_3),64));
end behav;
