/*
 * Copyright (C) 2018 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

/*
 * SVN URL      : http://shsvn03/svn/CHIP/Interface/SharkL6Pro/Autoreg/RTL0.9/SharkL6Pro_doc_DE_top_0541_cq_goodcode_202004300959/reg/pub/SharkL6Pro_PUB_QOSC_AHB_Control_Register.xls;PUB_QOSC_AHB_REG
 *     Revision : 231409
 *     Author   : {author}
 *     Date     : {date}
 */

#ifndef __PUB_QOSC_AHB_H____
#define __PUB_QOSC_AHB_H____

/* Some defs, in case these are not defined elsewhere */
#ifndef SCI_IOMAP
#define SCI_IOMAP(_b_) ( (_b_) )
#endif

#ifndef SCI_ADDR
#define SCI_ADDR(_b_, _o_) ( (_b_) + (_o_) )
#endif

#ifndef CTL_PUB_QOSC_AHB_BASE
#define CTL_PUB_QOSC_AHB_BASE           SCI_IOMAP(0x60020000)
#endif

/* registers definitions for CTL_PUB_QOSC_AHB, 0x60020000 */
#define REG_PUB_QOSC_AHB_QOS_CTRL_EB                        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0000)
#define REG_PUB_QOSC_AHB_QOS_CTRL_RESET                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0004)
#define REG_PUB_QOSC_AHB_QOSC_CLK_CTRL                      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0008)
#define REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x000C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0010)
#define REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0014)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0018)
#define REG_PUB_QOSC_AHB_QOSC_CFG                           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x001C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0020)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0024)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0028)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x002C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0030)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0034)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0038)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x003C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0050)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0054)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0058)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x005C)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0060)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0064)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0068)
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x006C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0080)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0084)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0088)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x008C)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0090)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0094)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0098)
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x009C)
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0             SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00B0)
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1             SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00B4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00C0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00C4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00C8)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00CC)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00D0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00D4)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00D8)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00DC)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00E0)
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00E4)
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00F0)
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00F4)
#define REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN            SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x00F8)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0100)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0104)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0108)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x010C)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0110)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0114)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0118)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x011C)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0120)
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0124)
#define REG_PUB_QOSC_AHB_QOSC_STATUS0                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0200)
#define REG_PUB_QOSC_AHB_QOSC_STATUS1                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0204)
#define REG_PUB_QOSC_AHB_QOSC_STATUS2                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0208)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0210)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0214)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0218)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x021C)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0220)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0224)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0228)
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x022C)
#define REG_PUB_QOSC_AHB_QOSC_DBG_MON                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0280)
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0284)
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS_1                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0288)
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0400)
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0404)
#define REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0408)
#define REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x040C)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0410)
#define REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0414)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0418)
#define REG_PUB_QOSC_AHB_M1_QOSC_CFG                        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x041C)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0420)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0424)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0430)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0434)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0440)
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0444)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0450)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0460)
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0464)
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0470)
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0474)
#define REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0478)
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0480)
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0484)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS0                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0500)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS1                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0504)
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS2                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0508)
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0510)
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0514)
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0600)
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0604)
#define REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0608)
#define REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x060C)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0610)
#define REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0614)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0618)
#define REG_PUB_QOSC_AHB_M2_QOSC_CFG                        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x061C)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0620)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0624)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0630)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0634)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0640)
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0644)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0650)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0660)
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0664)
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0670)
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0674)
#define REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0678)
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0680)
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0684)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS0                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0700)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS1                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0704)
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS2                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0708)
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0710)
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0714)
#define REG_PUB_QOSC_AHB_LATMON_EB                          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0800)
#define REG_PUB_QOSC_AHB_LATMON_RESET                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0804)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0808)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM0                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x080C)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0810)
#define REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0814)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0820)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM1                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0824)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0828)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0830)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM2                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0834)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0838)
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0840)
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM3                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0844)
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0848)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0900)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0904)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0908)
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x090C)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0910)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0914)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0918)
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x091C)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0920)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0924)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0928)
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x092C)
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS0                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0930)
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS1                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0934)
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS2                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0938)
#define REG_PUB_QOSC_AHB_LATMON_LM3_STATUS3                 SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x093C)
#define REG_PUB_QOSC_AHB_LATMON_STATUS                      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0940)
#define REG_PUB_QOSC_AHB_BWMON_EB                           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A00)
#define REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A04)
#define REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A08)
#define REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A0C)
#define REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A10)
#define REG_PUB_QOSC_AHB_BWMON2_UP_WBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A14)
#define REG_PUB_QOSC_AHB_BWMON2_UP_RBW_SET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A18)
#define REG_PUB_QOSC_AHB_BWMON_STATUS                       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A70)
#define REG_PUB_QOSC_AHB_BWMON0_WBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A80)
#define REG_PUB_QOSC_AHB_BWMON0_RBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A84)
#define REG_PUB_QOSC_AHB_BWMON1_WBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A88)
#define REG_PUB_QOSC_AHB_BWMON1_RBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A8C)
#define REG_PUB_QOSC_AHB_BWMON2_WBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A90)
#define REG_PUB_QOSC_AHB_BWMON2_RBW_CNT                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0A94)
#define REG_PUB_QOSC_AHB_M3_QOS_CTRL_EB                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B00)
#define REG_PUB_QOSC_AHB_M3_QOS_CTRL_RESET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B04)
#define REG_PUB_QOSC_AHB_M3_QOSC_CLK_CTRL                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B08)
#define REG_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B0C)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B10)
#define REG_PUB_QOSC_AHB_M3_QOSC_AXURGENT_EN                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B14)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B18)
#define REG_PUB_QOSC_AHB_M3_QOSC_CFG                        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B1C)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B20)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B24)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH2   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B28)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH3   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B2C)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B30)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B34)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH2   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B38)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH3   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B3C)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B40)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B44)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH2        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B48)
#define REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH3        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B4C)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW0          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B50)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH0         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B60)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH1         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B64)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH2         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B68)
#define REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH3         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B6C)
#define REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B70)
#define REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B74)
#define REG_PUB_QOSC_AHB_M3_QOSC_LATMON_AXURGENT_EN         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B78)
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH0              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B80)
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH1              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B84)
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH2              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B88)
#define REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH3              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0B8C)
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS0                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C00)
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS1                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C04)
#define REG_PUB_QOSC_AHB_M3_QOSC_STATUS2                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C08)
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH0           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C10)
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH1           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C14)
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH2           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C18)
#define REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH3           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0C1C)
#define REG_PUB_QOSC_AHB_M4_QOS_CTRL_EB                     SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D00)
#define REG_PUB_QOSC_AHB_M4_QOS_CTRL_RESET                  SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D04)
#define REG_PUB_QOSC_AHB_M4_QOSC_CLK_CTRL                   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D08)
#define REG_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D0C)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D10)
#define REG_PUB_QOSC_AHB_M4_QOSC_AXURGENT_EN                SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D14)
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D18)
#define REG_PUB_QOSC_AHB_M4_QOSC_CFG                        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D1C)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D20)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D24)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH2   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D28)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D30)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D34)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH2   SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D38)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D40)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D44)
#define REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH2        SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D48)
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW0          SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D50)
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH0         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D60)
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH1         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D64)
#define REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH2         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D68)
#define REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN       SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D70)
#define REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN      SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D74)
#define REG_PUB_QOSC_AHB_M4_QOSC_LATMON_AXURGENT_EN         SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D78)
#define REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH0              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D80)
#define REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH1              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D84)
#define REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH2              SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0D88)
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS0                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E00)
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS1                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E04)
#define REG_PUB_QOSC_AHB_M4_QOSC_STATUS2                    SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E08)
#define REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH0           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E10)
#define REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH1           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E14)
#define REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH2           SCI_ADDR(CTL_PUB_QOSC_AHB_BASE, 0x0E18)

/* bits definitions for REG_PUB_QOSC_AHB_QOS_CTRL_EB, [0x60020000] */
#define BIT_PUB_QOSC_AHB_QOS_CTRL_ENABLE                    ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_QOS_CTRL_RESET, [0x60020004] */
#define BIT_PUB_QOSC_AHB_QOS_URGENT_COUNT_RESET             ( BIT(1) )
#define BIT_PUB_QOSC_AHB_QOS_CTRL_RESET                     ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_CLK_CTRL, [0x60020008] */
#define BIT_PUB_QOSC_AHB_QOSC_CFG_CLK_AUTO_GATE_EN          ( BIT(9) )
#define BIT_PUB_QOSC_AHB_QOSC_CFG_CLK_EB                    ( BIT(8) )
#define BIT_PUB_QOSC_AHB_QOSC_CLK_TICK_ENABLE               ( BIT(4) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMIT_AUTO_GATE_EN         ( BIT(1) )
#define BIT_PUB_QOSC_AHB_QOSC_PORT_CLK_AUTO_GATE_EN         ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE, [0x6002000C] */
#define BIT_PUB_QOSC_AHB_QOSC_PORT_ENABLE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN, [0x60020010] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_RD(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_WR(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN, [0x60020014] */
#define BIT_PUB_QOSC_AHB_QOSC_ARURGENT_EN(x)                ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_AWURGENT_EN(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN, [0x60020018] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_RD(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_WR(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_CFG, [0x6002001C] */
#define BIT_PUB_QOSC_AHB_QOSC_NO_SV_BW_SLICE_BYPASS         ( BIT(28) )
#define BIT_PUB_QOSC_AHB_QOSC_DFS_FREQ(x)                   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)) )
#define BIT_PUB_QOSC_AHB_QOSC_DFS_PAUSE_ENABLE              ( BIT(21) )
#define BIT_PUB_QOSC_AHB_QOSC_MODE                          ( BIT(20) )
#define BIT_PUB_QOSC_AHB_QOSC_UG_ULTRA_OSTD_ENABLE          ( BIT(17) )
#define BIT_PUB_QOSC_AHB_QOSC_UG_HIGH_OSTD_ENABLE           ( BIT(16) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_NORM_BYPASS(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0, [0x60020020] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1, [0x60020024] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2, [0x60020028] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH2(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3, [0x6002002C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH3(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4, [0x60020030] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH4(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5, [0x60020034] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH5(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6, [0x60020038] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH6(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7, [0x6002003C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH7(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0, [0x60020050] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1, [0x60020054] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2, [0x60020058] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH2(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3, [0x6002005C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH3(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4, [0x60020060] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH4(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5, [0x60020064] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH5(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6, [0x60020068] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH6(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7, [0x6002006C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH7(x)  ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0, [0x60020080] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1, [0x60020084] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2, [0x60020088] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3, [0x6002008C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4, [0x60020090] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5, [0x60020094] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6, [0x60020098] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7, [0x6002009C] */
#define BIT_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0, [0x600200B0] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH7(x)       ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH6(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH5(x)       ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH4(x)       ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH3(x)       ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH2(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH1(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1, [0x600200B4] */

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0, [0x600200C0] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH0(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH0(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1, [0x600200C4] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH1(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH1(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2, [0x600200C8] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH2(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3, [0x600200CC] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH3(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH3(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4, [0x600200D0] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH4(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH4(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5, [0x600200D4] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH5(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH5(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6, [0x600200D8] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH6(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7, [0x600200DC] */
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH7(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH7(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8, [0x600200E0] */

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9, [0x600200E4] */

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN, [0x600200F0] */
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_RD(x)    ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_WR(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN, [0x600200F4] */
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_RD(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_WR(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN, [0x600200F8] */
#define BIT_PUB_QOSC_AHB_QOSC_LATMON_ARURGENT_EN(x)         ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_LATMON_AWURGENT_EN(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0, [0x60020100] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH0(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH0(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH0(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH0(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH0(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH0(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1, [0x60020104] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH1(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH1(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH1(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH1(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH1(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH1(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2, [0x60020108] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH2(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH2(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH2(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH2(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH2(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH2(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH2(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH2(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3, [0x6002010C] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH3(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH3(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH3(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH3(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH3(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH3(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH3(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH3(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4, [0x60020110] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH4(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH4(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH4(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH4(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH4(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH4(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH4(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH4(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5, [0x60020114] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH5(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH5(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH5(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH5(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH5(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH5(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH5(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH5(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6, [0x60020118] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH6(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH6(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH6(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH6(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH6(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH6(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH6(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH6(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7, [0x6002011C] */
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH7(x)     ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH7(x)     ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH7(x)      ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH7(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH7(x)      ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH7(x)      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH7(x)       ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH7(x)       ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8, [0x60020120] */

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9, [0x60020124] */

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_STATUS0, [0x60020200] */
#define BIT_PUB_QOSC_AHB_QOSC_STATUS0(x)                    ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_STATUS1, [0x60020204] */
#define BIT_PUB_QOSC_AHB_QOSC_STATUS1(x)                    ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_STATUS2, [0x60020208] */
#define BIT_PUB_QOSC_AHB_QOSC_STATUS2(x)                    ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0, [0x60020210] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH0(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH0(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH0(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1, [0x60020214] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH1(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH1(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH1(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH1(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2, [0x60020218] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH2(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH2(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH2(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH2(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3, [0x6002021C] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH3(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH3(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH3(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH3(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4, [0x60020220] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH4(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH4(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH4(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH4(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5, [0x60020224] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH5(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH5(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH5(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH5(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6, [0x60020228] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH6(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH6(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH6(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH6(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7, [0x6002022C] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH7(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH7(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH7(x)       ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH7(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_DBG_MON, [0x60020280] */
#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_SEL(x)                 ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_EB                     ( BIT(1) )
#define BIT_PUB_QOSC_AHB_QOS_DBG_MON_START                  ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_MON_STATUS, [0x60020284] */
#define BIT_PUB_QOSC_AHB_QOSC_MON_STATUS(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_QOSC_MON_STATUS_1, [0x60020288] */
#define BIT_PUB_QOSC_AHB_QOSC_MON_OVERFLOW_CNT(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB, [0x60020400] */
#define BIT_PUB_QOSC_AHB_M1_QOS_CTRL_ENABLE                 ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET, [0x60020404] */
#define BIT_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                  ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL, [0x60020408] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_CFG_CLK_EB                 ( BIT(8) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_CLK_TICK_ENABLE(x)         ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMIT_AUTO_GATE_EN      ( BIT(1) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_PORT_CLK_AUTO_GATE_EN      ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE, [0x6002040C] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE(x)             ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN, [0x60020410] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN, [0x60020414] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_ARURGENT_EN(x)             ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_AWURGENT_EN(x)             ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN, [0x60020418] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_CFG, [0x6002041C] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_NO_SV_BW_SLICE_BYPASS      ( BIT(28) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_DFS_PAUSE_ENABLE           ( BIT(21) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_MODE                       ( BIT(20) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_UG_ULTRA_OSTD_ENABLE       ( BIT(17) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_UG_HIGH_OSTD_ENABLE        ( BIT(16) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_NORM_BYPASS(x)         ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0, [0x60020420] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1, [0x60020424] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0, [0x60020430] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1, [0x60020434] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0, [0x60020440] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1, [0x60020444] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0, [0x60020450] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0, [0x60020460] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1, [0x60020464] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN, [0x60020470] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN, [0x60020474] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN, [0x60020478] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_LATMON_ARURGENT_EN(x)      ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_LATMON_AWURGENT_EN(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0, [0x60020480] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH0(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH0(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH0(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH0(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1, [0x60020484] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH1(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH1(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH1(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH1(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_STATUS0, [0x60020500] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS0(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_STATUS1, [0x60020504] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS1(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_STATUS2, [0x60020508] */
#define BIT_PUB_QOSC_AHB_M1_QOSC_STATUS2(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0, [0x60020510] */
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH0(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH0(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH0(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1, [0x60020514] */
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH1(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH1(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB, [0x60020600] */
#define BIT_PUB_QOSC_AHB_M2_QOS_CTRL_ENABLE                 ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET, [0x60020604] */
#define BIT_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                  ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL, [0x60020608] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_CFG_CLK_EB                 ( BIT(8) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_CLK_TICK_ENABLE(x)         ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMIT_AUTO_GATE_EN      ( BIT(1) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_PORT_CLK_AUTO_GATE_EN      ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE, [0x6002060C] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE(x)             ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN, [0x60020610] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN, [0x60020614] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_ARURGENT_EN(x)             ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_AWURGENT_EN(x)             ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN, [0x60020618] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_CFG, [0x6002061C] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_NO_SV_BW_SLICE_BYPASS      ( BIT(28) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_DFS_PAUSE_ENABLE           ( BIT(21) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_MODE                       ( BIT(20) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_UG_ULTRA_OSTD_ENABLE       ( BIT(17) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_UG_HIGH_OSTD_ENABLE        ( BIT(16) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_NORM_BYPASS(x)         ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0, [0x60020620] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1, [0x60020624] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0, [0x60020630] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1, [0x60020634] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0, [0x60020640] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1, [0x60020644] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0, [0x60020650] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0, [0x60020660] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1, [0x60020664] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN, [0x60020670] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN, [0x60020674] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN, [0x60020678] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_LATMON_ARURGENT_EN(x)      ( (x) << 16 & (BIT(16)|BIT(17)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_LATMON_AWURGENT_EN(x)      ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0, [0x60020680] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH0(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH0(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH0(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH0(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1, [0x60020684] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH1(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH1(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH1(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH1(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_STATUS0, [0x60020700] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS0(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_STATUS1, [0x60020704] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS1(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_STATUS2, [0x60020708] */
#define BIT_PUB_QOSC_AHB_M2_QOSC_STATUS2(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0, [0x60020710] */
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH0(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH0(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH0(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1, [0x60020714] */
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH1(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH1(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_EB, [0x60020800] */
#define BIT_PUB_QOSC_AHB_LATMON_SW_TIMER_EN(x)              ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_LATMON_TIMER_SEL(x)                ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_LATMON2_SEL                        ( BIT(16) )
#define BIT_PUB_QOSC_AHB_LATMON_AUTO_GATE_EN(x)             ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_LATMON_CLK_TICK_ENABLE(x)          ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_LATMON_ENABLE(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_RESET, [0x60020804] */
#define BIT_PUB_QOSC_AHB_LATMON_COUNT_RESET(x)              ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_LATMON_RESET(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0, [0x60020808] */
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM0(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM0(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_URGENT_RATIO_LM0, [0x6002080C] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM0(x)       ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM0(x)       ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM0(x)        ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM0(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0, [0x60020810] */
#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM0(x)      ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM0(x)           ( (x) << 26 & (BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM0(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM0(x)           ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM0(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG, [0x60020814] */
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM3(x)   ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)) )
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM2(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM1(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM0(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_EN(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1, [0x60020820] */
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM1(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM1(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_URGENT_RATIO_LM1, [0x60020824] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM1(x)       ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM1(x)       ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM1(x)        ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM1(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1, [0x60020828] */
#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM1(x)      ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM1(x)           ( (x) << 26 & (BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM1(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM1(x)           ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM1(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2, [0x60020830] */
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM2(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM2(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_URGENT_RATIO_LM2, [0x60020834] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM2(x)       ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM2(x)       ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM2(x)        ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM2(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2, [0x60020838] */
#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM2(x)      ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM2(x)           ( (x) << 26 & (BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM2(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM2(x)           ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM2(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM3, [0x60020840] */
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM3(x)           ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM3(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_URGENT_RATIO_LM3, [0x60020844] */
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM3(x)       ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM3(x)       ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM3(x)        ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM3(x)        ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM3, [0x60020848] */
#define BIT_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM3(x)      ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM3(x)           ( (x) << 26 & (BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM3(x)         ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM3(x)           ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM3(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0, [0x60020900] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM0(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1, [0x60020904] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM0(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2, [0x60020908] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM0(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3, [0x6002090C] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM0(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0, [0x60020910] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM1(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1, [0x60020914] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM1(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2, [0x60020918] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM1(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3, [0x6002091C] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM1(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0, [0x60020920] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM2(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1, [0x60020924] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM2(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2, [0x60020928] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM2(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3, [0x6002092C] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM2(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM3_STATUS0, [0x60020930] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM3(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM3_STATUS1, [0x60020934] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM3(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM3_STATUS2, [0x60020938] */
#define BIT_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM3(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_LM3_STATUS3, [0x6002093C] */
#define BIT_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM3(x)           ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_LATMON_STATUS, [0x60020940] */
#define BIT_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG_CLR            ( BIT(23) )
#define BIT_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG_CLR            ( BIT(22) )
#define BIT_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG_CLR            ( BIT(21) )
#define BIT_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG_CLR            ( BIT(20) )
#define BIT_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG                ( BIT(19) )
#define BIT_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG                ( BIT(18) )
#define BIT_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG                ( BIT(17) )
#define BIT_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG                ( BIT(16) )
#define BIT_PUB_QOSC_AHB_LATMON_COUNTER_OV_ST(x)            ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON_EB, [0x60020A00] */
#define BIT_PUB_QOSC_AHB_BWMON_UPDATE_FLAG_DFS_CNT(x)       ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)) )
#define BIT_PUB_QOSC_AHB_BWMON_VOTE_ENABLE(x)               ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_BWMON_F_UP_REQ_EN(x)               ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_PUB_QOSC_AHB_BWMON_RBW_EN(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_PUB_QOSC_AHB_BWMON_WBW_EN(x)                    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_BWMON_ENABLE(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET, [0x60020A04] */
#define BIT_PUB_QOSC_AHB_BWMON0_UP_WBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET, [0x60020A08] */
#define BIT_PUB_QOSC_AHB_BWMON0_UP_RBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET, [0x60020A0C] */
#define BIT_PUB_QOSC_AHB_BWMON1_UP_WBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET, [0x60020A10] */
#define BIT_PUB_QOSC_AHB_BWMON1_UP_RBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON2_UP_WBW_SET, [0x60020A14] */
#define BIT_PUB_QOSC_AHB_BWMON2_UP_WBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON2_UP_RBW_SET, [0x60020A18] */
#define BIT_PUB_QOSC_AHB_BWMON2_UP_RBW_SET(x)               ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON_STATUS, [0x60020A70] */
#define BIT_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG_CLR             ( BIT(10) )
#define BIT_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG_CLR             ( BIT(9) )
#define BIT_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG_CLR             ( BIT(8) )
#define BIT_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG                 ( BIT(2) )
#define BIT_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG                 ( BIT(1) )
#define BIT_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG                 ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON0_WBW_CNT, [0x60020A80] */
#define BIT_PUB_QOSC_AHB_BWMON0_WBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON0_RBW_CNT, [0x60020A84] */
#define BIT_PUB_QOSC_AHB_BWMON0_RBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON1_WBW_CNT, [0x60020A88] */
#define BIT_PUB_QOSC_AHB_BWMON1_WBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON1_RBW_CNT, [0x60020A8C] */
#define BIT_PUB_QOSC_AHB_BWMON1_RBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON2_WBW_CNT, [0x60020A90] */
#define BIT_PUB_QOSC_AHB_BWMON2_WBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_BWMON2_RBW_CNT, [0x60020A94] */
#define BIT_PUB_QOSC_AHB_BWMON2_RBW_CNT(x)                  ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOS_CTRL_EB, [0x60020B00] */
#define BIT_PUB_QOSC_AHB_M3_QOS_CTRL_ENABLE                 ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOS_CTRL_RESET, [0x60020B04] */
#define BIT_PUB_QOSC_AHB_M3_QOS_CTRL_RESET                  ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_CLK_CTRL, [0x60020B08] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_CFG_CLK_EB                 ( BIT(8) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_CLK_TICK_ENABLE(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMIT_AUTO_GATE_EN      ( BIT(1) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_PORT_CLK_AUTO_GATE_EN      ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE, [0x60020B0C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN, [0x60020B10] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_AXURGENT_EN, [0x60020B14] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_ARURGENT_EN(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_AWURGENT_EN(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN, [0x60020B18] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_CFG, [0x60020B1C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_NO_SV_BW_SLICE_BYPASS      ( BIT(28) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_DFS_PAUSE_ENABLE           ( BIT(21) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_MODE                       ( BIT(20) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_UG_ULTRA_OSTD_ENABLE       ( BIT(17) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_UG_HIGH_OSTD_ENABLE        ( BIT(16) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_NORM_BYPASS(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0, [0x60020B20] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1, [0x60020B24] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH2, [0x60020B28] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH2(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH2(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH3, [0x60020B2C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH3(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH3(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0, [0x60020B30] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1, [0x60020B34] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH2, [0x60020B38] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH2(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH2(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH3, [0x60020B3C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH3(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH3(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0, [0x60020B40] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1, [0x60020B44] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH2, [0x60020B48] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH2(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH3, [0x60020B4C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH3(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW0, [0x60020B50] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH3(x)    ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH2(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH0, [0x60020B60] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH1, [0x60020B64] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH2, [0x60020B68] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH2(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH2(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_CH3, [0x60020B6C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH3(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH3(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN, [0x60020B70] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN, [0x60020B74] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_LATMON_AXURGENT_EN, [0x60020B78] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_LATMON_ARURGENT_EN(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_LATMON_AWURGENT_EN(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH0, [0x60020B80] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH0(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH0(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH0(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH0(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH1, [0x60020B84] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH1(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH1(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH1(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH1(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH2, [0x60020B88] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH2(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH2(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH2(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH2(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH2(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH2(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH2(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH2(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_CH3, [0x60020B8C] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH3(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH3(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH3(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH3(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH3(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH3(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH3(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH3(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_STATUS0, [0x60020C00] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_STATUS0(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_STATUS1, [0x60020C04] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_STATUS1(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_STATUS2, [0x60020C08] */
#define BIT_PUB_QOSC_AHB_M3_QOSC_STATUS2(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH0, [0x60020C10] */
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH0(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH0(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH0(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH1, [0x60020C14] */
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH1(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH1(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH2, [0x60020C18] */
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH2(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH2(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH2(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH2(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M3_QOSC_URGENT_COUNT_CH3, [0x60020C1C] */
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH3(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH3(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH3(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH3(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOS_CTRL_EB, [0x60020D00] */
#define BIT_PUB_QOSC_AHB_M4_QOS_CTRL_ENABLE                 ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOS_CTRL_RESET, [0x60020D04] */
#define BIT_PUB_QOSC_AHB_M4_QOS_CTRL_RESET                  ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_CLK_CTRL, [0x60020D08] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_CFG_CLK_EB                 ( BIT(8) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_CLK_TICK_ENABLE(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMIT_AUTO_GATE_EN      ( BIT(1) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_PORT_CLK_AUTO_GATE_EN      ( BIT(0) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE, [0x60020D0C] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN, [0x60020D10] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_AXURGENT_EN, [0x60020D14] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_ARURGENT_EN(x)             ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_AWURGENT_EN(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN, [0x60020D18] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_RD(x)        ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_WR(x)        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_CFG, [0x60020D1C] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_NO_SV_BW_SLICE_BYPASS      ( BIT(28) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_DFS_PAUSE_ENABLE           ( BIT(21) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_MODE                       ( BIT(20) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_UG_ULTRA_OSTD_ENABLE       ( BIT(17) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_UG_HIGH_OSTD_ENABLE        ( BIT(16) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_NORM_BYPASS(x)         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0, [0x60020D20] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1, [0x60020D24] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH2, [0x60020D28] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH2(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH2(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0, [0x60020D30] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH0(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1, [0x60020D34] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH1(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH2, [0x60020D38] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH2(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH2(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0, [0x60020D40] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1, [0x60020D44] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH2, [0x60020D48] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH2(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW0, [0x60020D50] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH2(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH0, [0x60020D60] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH0(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH1, [0x60020D64] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH1(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_CH2, [0x60020D68] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH2(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH2(x)   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN, [0x60020D70] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN, [0x60020D74] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_RD(x) ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_WR(x) ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_LATMON_AXURGENT_EN, [0x60020D78] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_LATMON_ARURGENT_EN(x)      ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_LATMON_AWURGENT_EN(x)      ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH0, [0x60020D80] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH0(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH0(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH0(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH0(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH0(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH0(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH0(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH0(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH1, [0x60020D84] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH1(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH1(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH1(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH1(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH1(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH1(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH1(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH1(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_CH2, [0x60020D88] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH2(x)  ( (x) << 28 & (BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH2(x)  ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH2(x)   ( (x) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH2(x)   ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH2(x)   ( (x) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH2(x)   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH2(x)    ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH2(x)    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_STATUS0, [0x60020E00] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_STATUS0(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_STATUS1, [0x60020E04] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_STATUS1(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_STATUS2, [0x60020E08] */
#define BIT_PUB_QOSC_AHB_M4_QOSC_STATUS2(x)                 ( (x) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH0, [0x60020E10] */
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH0(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH0(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH0(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH0(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH1, [0x60020E14] */
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH1(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH1(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH1(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH1(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_PUB_QOSC_AHB_M4_QOSC_URGENT_COUNT_CH2, [0x60020E18] */
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH2(x)    ( (x) << 24 & (BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH2(x)     ( (x) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH2(x)    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH2(x)     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* vars definitions for controller CTL_PUB_QOSC_AHB */


#endif /* __PUB_QOSC_AHB_H____ */
