Running sch2hdl...
Command Line: sch2hdl -batch {C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/sch2HdlBatchFile}
Release 14.7 - sch2hdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Started : "Simulate Behavioral Model".

Determining files marked for global include in the design...
Running fuse...
Command Line: fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o {C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_isim_beh.exe} -prj {C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_beh.prj} work.alu_tb work.glbl {}
Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_isim_beh.exe -prj C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu.v" into library work
Analyzing Verilog file "C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu
Compiling module alu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_isim_beh.exe
Fuse Memory Usage: 28372 KB
Fuse CPU Usage: 405 ms
Launching ISim simulation engine GUI...
"C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_isim_beh.exe" -intstyle ise -gui -tclbatch isim.cmd  -wdb "C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/alu_tb_isim_beh.wdb"
ISim simulation engine GUI launched successfully

Process "Simulate Behavioral Model" completed successfully

Started : "Launching Schematic Editor to edit mux3input16bit.sch".

Started : "Launching Schematic Editor to edit mux3input16bit.sch".

Started : "Launching Schematic Editor to edit mux3input16bit.sch".
