Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Jun 26 16:59:28 2022
| Host         : yavin running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+---------------+------------+------------+-------------+----------+----------+----------+------------+
|                                                Instance                                               |                                       Module                                      |   Total LUTs  |   Logic LUTs  |   LUTRAMs  |    SRLs    |     FFs     |  RAMB36  |  RAMB18  |   URAM   | DSP Blocks |
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+---------------+------------+------------+-------------+----------+----------+----------+------------+
| design_1_wrapper                                                                                      |                                                                             (top) | 13298(18.85%) | 12364(17.52%) | 686(2.38%) | 248(0.86%) | 9883(7.00%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|   design_1_i                                                                                          |                                                                          design_1 | 13298(18.85%) | 12364(17.52%) | 686(2.38%) | 248(0.86%) | 9883(7.00%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|     (design_1_i)                                                                                      |                                                                          design_1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     axi_smc                                                                                           |                                                                design_1_axi_smc_0 |   2027(2.87%) |   1403(1.99%) | 590(2.05%) |  34(0.12%) | 3533(2.50%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (axi_smc)                                                                                       |                                                                design_1_axi_smc_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                            |                                                        design_1_axi_smc_0_bd_afc3 |   2027(2.87%) |   1403(1.99%) | 590(2.05%) |  34(0.12%) | 3533(2.50%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         clk_map                                                                                       |                                             design_1_axi_smc_0_clk_map_imp_5Y9LOC |     12(0.02%) |     11(0.02%) |   0(0.00%) |   1(0.01%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           psr_aclk                                                                                    |                                             design_1_axi_smc_0_bd_afc3_psr_aclk_0 |     12(0.02%) |     11(0.02%) |   0(0.00%) |   1(0.01%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U0                                                                                        |                                                 design_1_axi_smc_0_proc_sys_reset |     12(0.02%) |     11(0.02%) |   0(0.00%) |   1(0.01%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U0)                                                                                    |                                                 design_1_axi_smc_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               EXT_LPF                                                                                 |                                                            design_1_axi_smc_0_lpf |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (EXT_LPF)                                                                             |                                                            design_1_axi_smc_0_lpf |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                                       design_1_axi_smc_0_cdc_sync |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               SEQ                                                                                     |                                                   design_1_axi_smc_0_sequence_psr |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (SEQ)                                                                                 |                                                   design_1_axi_smc_0_sequence_psr |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SEQ_COUNTER                                                                           |                                                        design_1_axi_smc_0_upcnt_n |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         m00_exit_pipeline                                                                             |                                  design_1_axi_smc_0_m00_exit_pipeline_imp_1TZX5BB |    307(0.44%) |    289(0.41%) |   0(0.00%) |  18(0.06%) |  832(0.59%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_exit                                                                                    |                                                 design_1_axi_smc_0_bd_afc3_m00e_0 |    307(0.44%) |    289(0.41%) |   0(0.00%) |  18(0.06%) |  832(0.59%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                            design_1_axi_smc_0_sc_exit_v1_0_12_top |    307(0.44%) |    289(0.41%) |   0(0.00%) |  18(0.06%) |  832(0.59%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                                            design_1_axi_smc_0_sc_exit_v1_0_12_top |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               ar_reg                                                                                  |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_93 |     40(0.06%) |     40(0.06%) |   0(0.00%) |   0(0.00%) |  112(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               aw_reg                                                                                  |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_94 |     40(0.06%) |     40(0.06%) |   0(0.00%) |   0(0.00%) |  112(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               b_reg                                                                                   |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_95 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               exit_inst                                                                               |                                           design_1_axi_smc_0_sc_exit_v1_0_12_exit |     72(0.10%) |     54(0.08%) |   0(0.00%) |  18(0.06%) |   35(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (exit_inst)                                                                           |                                           design_1_axi_smc_0_sc_exit_v1_0_12_exit |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                             |                               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo |     54(0.08%) |     38(0.05%) |   0(0.00%) |  16(0.06%) |   24(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gen_r_cmd_fifo.r_cmd_fifo)                                                         |                               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   24(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[10].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_100 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[11].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_101 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[12].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_102 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[13].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_103 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[14].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_104 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[15].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_105 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[16].srl_nx1                                                                |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_106 |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[1].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_107 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[2].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_108 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[3].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_109 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[4].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_110 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[5].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_111 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[6].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_112 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[7].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_113 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[8].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_114 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[9].srl_nx1                                                                 |                                     design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_115 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                             |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |     18(0.03%) |     16(0.02%) |   0(0.00%) |   2(0.01%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gen_w_cmd_fifo.w_cmd_fifo)                                                         |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |     13(0.02%) |     13(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[1].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_98 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[2].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_99 |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               r_reg                                                                                   |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_96 |     71(0.10%) |     71(0.10%) |   0(0.00%) |   0(0.00%) |  266(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               w_reg                                                                                   |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_97 |     77(0.11%) |     77(0.11%) |   0(0.00%) |   0(0.00%) |  294(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               xpm_cdc_async_rst_inst                                                                  |                                           design_1_axi_smc_0_xpm_cdc_async_rst__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         m00_nodes                                                                                     |                                          design_1_axi_smc_0_m00_nodes_imp_1GOYQYZ |    677(0.96%) |    378(0.54%) | 298(1.03%) |   1(0.01%) |  726(0.51%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_ar_node                                                                                 |                                               design_1_axi_smc_0_bd_afc3_m00arn_0 |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  127(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                            design_1_axi_smc_0_sc_node_v1_0_14_top |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  127(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                                            design_1_axi_smc_0_sc_node_v1_0_14_top |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler |    109(0.15%) |     61(0.09%) |  48(0.17%) |   0(0.00%) |  116(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                design_1_axi_smc_0_sc_node_v1_0_14_fifo__xdcDup__1 |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_90 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_91 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_92 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__1 |     74(0.10%) |     26(0.04%) |  48(0.17%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |     74(0.10%) |     26(0.04%) |  48(0.17%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_87 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_88 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized0 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized0 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_89 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst_ingress                                                                          |                                        design_1_axi_smc_0_sc_node_v1_0_14_ingress |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_valid                                                                 |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3_86 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_si_handler)                                                                     |                                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                  design_1_axi_smc_0_sc_node_v1_0_14_arb_alg_rr_84 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                                      design_1_axi_smc_0_sc_util_v1_0_4_counter_85 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__26 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_aw_node                                                                                 |                                               design_1_axi_smc_0_bd_afc3_m00awn_0 |    136(0.19%) |     87(0.12%) |  48(0.17%) |   1(0.01%) |  128(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized0 |    136(0.19%) |     87(0.12%) |  48(0.17%) |   1(0.01%) |  128(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized0 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized0 |    110(0.16%) |     62(0.09%) |  48(0.17%) |   0(0.00%) |  109(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                design_1_axi_smc_0_sc_node_v1_0_14_fifo__xdcDup__2 |     37(0.05%) |     37(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |     37(0.05%) |     37(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_81 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_82 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_83 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized0 |     74(0.10%) |     26(0.04%) |  48(0.17%) |   0(0.00%) |   85(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |     74(0.10%) |     26(0.04%) |  48(0.17%) |   0(0.00%) |   85(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_78 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_79 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                           design_1_axi_smc_0_xpm_memory_sdpram__parameterized0__2 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   64(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                             design_1_axi_smc_0_xpm_memory_base__parameterized0__2 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   64(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_80 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst_ingress                                                                          |                        design_1_axi_smc_0_sc_node_v1_0_14_ingress__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_valid                                                                 |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3_77 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized0 |     23(0.03%) |     22(0.03%) |   0(0.00%) |   1(0.01%) |   15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_si_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |     18(0.03%) |     17(0.02%) |   0(0.00%) |   1(0.01%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gen_m_axis_arb_fifo.inst_axis_arb_fifo)                                            |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |     15(0.02%) |     15(0.02%) |   0(0.00%) |   0(0.00%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[1].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_76 |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                     design_1_axi_smc_0_sc_node_v1_0_14_arb_alg_rr |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                                         design_1_axi_smc_0_sc_util_v1_0_4_counter |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__24 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_b_node                                                                                  |                                                design_1_axi_smc_0_bd_afc3_m00bn_0 |     90(0.13%) |     74(0.10%) |  16(0.06%) |   0(0.00%) |   65(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized1 |     90(0.13%) |     74(0.10%) |  16(0.06%) |   0(0.00%) |   65(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized1 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized1 |     86(0.12%) |     70(0.10%) |  16(0.06%) |   0(0.00%) |   60(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__1 |     35(0.05%) |     27(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |     35(0.05%) |     27(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_73 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_74 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized1 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized1 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_75 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized2 |     44(0.06%) |     36(0.05%) |   8(0.03%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |     44(0.06%) |     36(0.05%) |   8(0.03%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_70 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_71 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized2 |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized2 |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_72 |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_send                                                        |                  design_1_axi_smc_0_sc_node_v1_0_14_reg_slice3__parameterized0_69 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                  design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized1_68 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__22 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_r_node                                                                                  |                                                design_1_axi_smc_0_bd_afc3_m00rn_0 |    170(0.24%) |     74(0.10%) |  96(0.33%) |   0(0.00%) |  198(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized2 |    170(0.24%) |     74(0.10%) |  96(0.33%) |   0(0.00%) |  198(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized2 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized2 |    168(0.24%) |     72(0.10%) |  96(0.33%) |   0(0.00%) |  193(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized1 |     36(0.05%) |     28(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |     36(0.05%) |     28(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_65 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_66 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                           design_1_axi_smc_0_xpm_memory_sdpram__parameterized1__2 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                             design_1_axi_smc_0_xpm_memory_base__parameterized1__2 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_67 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized3 |    124(0.18%) |     36(0.05%) |  88(0.31%) |   0(0.00%) |  161(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |    124(0.18%) |     36(0.05%) |  88(0.31%) |   0(0.00%) |  161(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_62 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_63 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized3 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  139(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized3 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  139(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_64 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_send                                                        |                     design_1_axi_smc_0_sc_node_v1_0_14_reg_slice3__parameterized0 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                  design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized2_61 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           m00_w_node                                                                                  |                                                design_1_axi_smc_0_bd_afc3_m00wn_0 |    164(0.23%) |     74(0.10%) |  90(0.31%) |   0(0.00%) |  208(0.15%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized3 |    164(0.23%) |     74(0.10%) |  90(0.31%) |   0(0.00%) |  208(0.15%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized3 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized3 |    146(0.21%) |     58(0.08%) |  88(0.31%) |   0(0.00%) |  191(0.14%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                design_1_axi_smc_0_sc_node_v1_0_14_fifo__xdcDup__3 |     33(0.05%) |     33(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |     33(0.05%) |     33(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_58 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_59 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_60 |     17(0.02%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized5 |    114(0.16%) |     26(0.04%) |  88(0.31%) |   0(0.00%) |  166(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |    114(0.16%) |     26(0.04%) |  88(0.31%) |   0(0.00%) |  166(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_55 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_56 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized5 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  145(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized5 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  145(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_57 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst_ingress                                                                          |                        design_1_axi_smc_0_sc_node_v1_0_14_ingress__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_recv                                                                  |                        design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_valid                                                                 |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3_54 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized3 |     15(0.02%) |     13(0.02%) |   2(0.01%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_si_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late             |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3_52 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                        |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized4 |     15(0.02%) |     13(0.02%) |   2(0.01%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |     15(0.02%) |     13(0.02%) |   2(0.01%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                         design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized3 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized3_53 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                           design_1_axi_smc_0_xpm_memory_sdpram__parameterized4__2 |      2(0.01%) |      0(0.00%) |   2(0.01%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                             design_1_axi_smc_0_xpm_memory_base__parameterized4__2 |      2(0.01%) |      0(0.00%) |   2(0.01%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                         design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized4 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         m00_sc2axi                                                                                    |                                               design_1_axi_smc_0_bd_afc3_m00s2a_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |                                           design_1_axi_smc_0_sc_sc2axi_v1_0_7_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s00_axi2sc                                                                                    |                                               design_1_axi_smc_0_bd_afc3_s00a2s_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |                                           design_1_axi_smc_0_sc_axi2sc_v1_0_7_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s00_entry_pipeline                                                                            |                                  design_1_axi_smc_0_s00_entry_pipeline_imp_USCCV8 |    156(0.22%) |    156(0.22%) |   0(0.00%) |   0(0.00%) |  284(0.20%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s00_mmu                                                                                     |                                               design_1_axi_smc_0_bd_afc3_s00mmu_0 |    140(0.20%) |    140(0.20%) |   0(0.00%) |   0(0.00%) |  280(0.20%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                             design_1_axi_smc_0_sc_mmu_v1_0_10_top |    140(0.20%) |    140(0.20%) |   0(0.00%) |   0(0.00%) |  280(0.20%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                                             design_1_axi_smc_0_sc_mmu_v1_0_10_top |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               ar_reg_stall                                                                            |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_48 |     37(0.05%) |     37(0.05%) |   0(0.00%) |   0(0.00%) |   90(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               ar_sreg                                                                                 |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_49 |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_endpoint.decerr_slave_inst                                                          |                                 design_1_axi_smc_0_sc_mmu_v1_0_10_decerr_slave_50 |     18(0.03%) |     18(0.03%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               r_sreg                                                                                  |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_51 |     46(0.07%) |     46(0.07%) |   0(0.00%) |   0(0.00%) |   74(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               xpm_cdc_async_rst_inst                                                                  |                                           design_1_axi_smc_0_xpm_cdc_async_rst__2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s00_si_converter                                                                            |                                               design_1_axi_smc_0_bd_afc3_s00sic_0 |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                    design_1_axi_smc_0_sc_si_converter_v1_0_10_top |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                                    design_1_axi_smc_0_sc_si_converter_v1_0_10_top |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               xpm_cdc_async_rst_inst                                                                  |                                           design_1_axi_smc_0_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s00_transaction_regulator                                                                   |                                                design_1_axi_smc_0_bd_afc3_s00tr_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_transaction_regulator_v1_0_9_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s00_nodes                                                                                     |                                           design_1_axi_smc_0_s00_nodes_imp_Y7M43I |    307(0.44%) |    171(0.24%) | 136(0.47%) |   0(0.00%) |  326(0.23%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s00_ar_node                                                                                 |                                                 design_1_axi_smc_0_bd_afc3_sarn_0 |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  136(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized4 |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  136(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized4 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized4 |    114(0.16%) |     66(0.09%) |  48(0.17%) |   0(0.00%) |  131(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized6__xdcDup__1 |     25(0.04%) |     25(0.04%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |     25(0.04%) |     25(0.04%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_45 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_46 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_47 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized7__xdcDup__1 |     84(0.12%) |     36(0.05%) |  48(0.17%) |   0(0.00%) |  105(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 |     84(0.12%) |     36(0.05%) |  48(0.17%) |   0(0.00%) |  105(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_42 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_43 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized7 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized7 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_44 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_send                                                        |                  design_1_axi_smc_0_sc_node_v1_0_14_reg_slice3__parameterized1_41 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized4 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__16 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s00_r_node                                                                                  |                                                  design_1_axi_smc_0_bd_afc3_srn_0 |    190(0.27%) |    102(0.14%) |  88(0.31%) |   0(0.00%) |  190(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized5 |    190(0.27%) |    102(0.14%) |  88(0.31%) |   0(0.00%) |  190(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized5 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized5 |    186(0.26%) |     98(0.14%) |  88(0.31%) |   0(0.00%) |  185(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                          |                                      design_1_axi_smc_0_sc_node_v1_0_14_downsizer |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                design_1_axi_smc_0_sc_node_v1_0_14_fifo__xdcDup__4 |     34(0.05%) |     34(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |     34(0.05%) |     34(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                      design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_38 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_39 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_40 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized8 |    150(0.21%) |     62(0.09%) |  88(0.31%) |   0(0.00%) |  156(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |    150(0.21%) |     62(0.09%) |  88(0.31%) |   0(0.00%) |  156(0.11%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |     41(0.06%) |     41(0.06%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_35 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_36 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized8 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  135(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized8 |     88(0.12%) |      0(0.00%) |  88(0.31%) |   0(0.00%) |  135(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_37 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst_ingress                                                                          |                        design_1_axi_smc_0_sc_node_v1_0_14_ingress__parameterized5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_valid                                                                 |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3_34 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized2 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s01_axi2sc                                                                                    |                                               design_1_axi_smc_0_bd_afc3_s01a2s_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |                                        design_1_axi_smc_0_sc_axi2sc_v1_0_7_top__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s01_entry_pipeline                                                                            |                                 design_1_axi_smc_0_s01_entry_pipeline_imp_1W4H5O0 |    198(0.28%) |    184(0.26%) |   0(0.00%) |  14(0.05%) |  323(0.23%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_mmu                                                                                     |                                               design_1_axi_smc_0_bd_afc3_s01mmu_0 |    129(0.18%) |    129(0.18%) |   0(0.00%) |   0(0.00%) |  296(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                             design_1_axi_smc_0_sc_mmu_v1_0_10_top__parameterized0 |    129(0.18%) |    129(0.18%) |   0(0.00%) |   0(0.00%) |  296(0.21%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                             design_1_axi_smc_0_sc_mmu_v1_0_10_top__parameterized0 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |   19(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               aw_reg_stall                                                                            |                                   design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall |     37(0.05%) |     37(0.05%) |   0(0.00%) |   0(0.00%) |   90(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               aw_sreg                                                                                 |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_31 |     44(0.06%) |     44(0.06%) |   0(0.00%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               b_sreg                                                                                  |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_32 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_endpoint.decerr_slave_inst                                                          |                                    design_1_axi_smc_0_sc_mmu_v1_0_10_decerr_slave |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               w_sreg                                                                                  |                                design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall_33 |     28(0.04%) |     28(0.04%) |   0(0.00%) |   0(0.00%) |   78(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               xpm_cdc_async_rst_inst                                                                  |                                           design_1_axi_smc_0_xpm_cdc_async_rst__5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_si_converter                                                                            |                                               design_1_axi_smc_0_bd_afc3_s01sic_0 |     70(0.10%) |     56(0.08%) |   0(0.00%) |  14(0.05%) |   27(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                    design_1_axi_smc_0_sc_si_converter_v1_0_10_top__parameterized0 |     70(0.10%) |     56(0.08%) |   0(0.00%) |  14(0.05%) |   27(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                    design_1_axi_smc_0_sc_si_converter_v1_0_10_top__parameterized0 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_normal.splitter_inst                                                                |                               design_1_axi_smc_0_sc_si_converter_v1_0_10_splitter |     64(0.09%) |     50(0.07%) |   0(0.00%) |  14(0.05%) |   23(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (gen_normal.splitter_inst)                                                            |                               design_1_axi_smc_0_sc_si_converter_v1_0_10_splitter |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |     64(0.09%) |     50(0.07%) |   0(0.00%) |  14(0.05%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |               design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |     24(0.03%) |     24(0.03%) |   0(0.00%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[0].srl_nx1                                                                 |                                         design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[10].srl_nx1                                                                |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_18 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[11].srl_nx1                                                                |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_19 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[12].srl_nx1                                                                |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_20 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[13].srl_nx1                                                                |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_21 |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[1].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_22 |      3(0.01%) |      2(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[2].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_23 |      5(0.01%) |      4(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[3].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_24 |      5(0.01%) |      4(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[4].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_25 |      5(0.01%) |      4(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[5].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_26 |      5(0.01%) |      4(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[6].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_27 |      4(0.01%) |      3(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[7].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_28 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[8].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_29 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_srls[9].srl_nx1                                                                 |                                      design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_30 |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               xpm_cdc_async_rst_inst                                                                  |                                           design_1_axi_smc_0_xpm_cdc_async_rst__7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_transaction_regulator                                                                   |                                                design_1_axi_smc_0_bd_afc3_s01tr_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |            design_1_axi_smc_0_sc_transaction_regulator_v1_0_9_top__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         s01_nodes                                                                                     |                                          design_1_axi_smc_0_s01_nodes_imp_1RW0SI0 |    373(0.53%) |    217(0.31%) | 156(0.54%) |   0(0.00%) |  561(0.40%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_aw_node                                                                                 |                                                 design_1_axi_smc_0_bd_afc3_sawn_0 |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  136(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized6 |    117(0.17%) |     69(0.10%) |  48(0.17%) |   0(0.00%) |  136(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized6 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized6 |    114(0.16%) |     66(0.09%) |  48(0.17%) |   0(0.00%) |  131(0.09%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized6 |     25(0.04%) |     25(0.04%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |     25(0.04%) |     25(0.04%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_15 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_16 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_17 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized7 |     84(0.12%) |     36(0.05%) |  48(0.17%) |   0(0.00%) |  105(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |     84(0.12%) |     36(0.05%) |  48(0.17%) |   0(0.00%) |  105(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_12 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_13 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                           design_1_axi_smc_0_xpm_memory_sdpram__parameterized7__2 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                             design_1_axi_smc_0_xpm_memory_base__parameterized7__2 |     48(0.07%) |      0(0.00%) |  48(0.17%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_14 |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_send                                                        |                  design_1_axi_smc_0_sc_node_v1_0_14_reg_slice3__parameterized1_11 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized5 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__12 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_b_node                                                                                  |                                                  design_1_axi_smc_0_bd_afc3_sbn_0 |     71(0.10%) |     63(0.09%) |   8(0.03%) |   0(0.00%) |   52(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized7 |     71(0.10%) |     63(0.09%) |   8(0.03%) |   0(0.00%) |   52(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized7 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized7 |     68(0.10%) |     60(0.09%) |   8(0.03%) |   0(0.00%) |   47(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                           design_1_axi_smc_0_sc_node_v1_0_14_fifo |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   21(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_8 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_9 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                      design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_10 |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                           design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized9 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   23(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized9 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   23(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                 design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized9 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_5 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_6 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                              design_1_axi_smc_0_xpm_memory_sdpram__parameterized9 |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                                design_1_axi_smc_0_xpm_memory_base__parameterized9 |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_7 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst_ingress                                                                          |                        design_1_axi_smc_0_sc_node_v1_0_14_ingress__parameterized7 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_pipeline_valid                                                                 |                        design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                          design_1_axi_smc_0_xpm_cdc_async_rst__10 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           s01_w_node                                                                                  |                                                  design_1_axi_smc_0_bd_afc3_swn_0 |    185(0.26%) |     85(0.12%) | 100(0.35%) |   0(0.00%) |  373(0.26%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized8 |    185(0.26%) |     85(0.12%) | 100(0.35%) |   0(0.00%) |  373(0.26%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (inst)                                                                                  |                            design_1_axi_smc_0_sc_node_v1_0_14_top__parameterized8 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_mi_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized8 |    182(0.26%) |     82(0.12%) | 100(0.35%) |   0(0.00%) |  368(0.26%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (inst_mi_handler)                                                                     |                     design_1_axi_smc_0_sc_node_v1_0_14_mi_handler__parameterized8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                    |                                   design_1_axi_smc_0_sc_node_v1_0_14_fi_regulator |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                          design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized10 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized10 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized10 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_2 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_3 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                           design_1_axi_smc_0_xpm_memory_sdpram__parameterized6__2 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                             design_1_axi_smc_0_xpm_memory_base__parameterized6__2 |      9(0.01%) |      1(0.01%) |   8(0.03%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1_4 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                              |                                        design_1_axi_smc_0_sc_node_v1_0_14_upsizer |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |  168(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gen_normal_area.gen_upsizer.inst_upsizer)                                          |                                        design_1_axi_smc_0_sc_node_v1_0_14_upsizer |     19(0.03%) |     19(0.03%) |   0(0.00%) |   0(0.00%) |  163(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_upsizer_target_pipeline                                                        |                        design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized9 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_node_payld                                                  |                          design_1_axi_smc_0_sc_node_v1_0_14_fifo__parameterized11 |    123(0.17%) |     31(0.04%) |  92(0.32%) |   0(0.00%) |  170(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   gen_xpm_memory_fifo.inst_fifo                                                       |                design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized11 |    123(0.17%) |     31(0.04%) |  92(0.32%) |   0(0.00%) |  170(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (gen_xpm_memory_fifo.inst_fifo)                                                   |                design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized11 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_rd_addrb                                                      |                         design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_wr_addra                                                      |                       design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_mem_rep[0].inst_xpm_memory                                                    |                             design_1_axi_smc_0_xpm_memory_sdpram__parameterized10 |     92(0.13%) |      0(0.00%) |  92(0.32%) |   0(0.00%) |  148(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_memory_base_inst                                                            |                               design_1_axi_smc_0_xpm_memory_base__parameterized10 |     92(0.13%) |      0(0.00%) |  92(0.32%) |   0(0.00%) |  148(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gen_wr.inst_wr_addra_p1                                                           |                         design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized1 |     17(0.02%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_normal_area.inst_fifo_send                                                        |                     design_1_axi_smc_0_sc_node_v1_0_14_reg_slice3__parameterized1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_si_handler                                                                         |                     design_1_axi_smc_0_sc_node_v1_0_14_si_handler__parameterized6 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               s_sc_xpm_cdc_async_rst_inst                                                             |                                           design_1_axi_smc_0_xpm_cdc_async_rst__8 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         switchboards                                                                                  |                                        design_1_axi_smc_0_switchboards_imp_4N4PBE |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  459(0.33%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ar_switchboard                                                                              |                                                 design_1_axi_smc_0_bd_afc3_arsw_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                      design_1_axi_smc_0_sc_switchboard_v1_0_6_top |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                                              |                     design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized10_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           aw_switchboard                                                                              |                                                 design_1_axi_smc_0_bd_afc3_awsw_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                                   design_1_axi_smc_0_sc_switchboard_v1_0_6_top__1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                                              |                       design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized10 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           b_switchboard                                                                               |                                                  design_1_axi_smc_0_bd_afc3_bsw_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                      design_1_axi_smc_0_sc_switchboard_v1_0_6_top__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_mi[1].inst_opipe_payld                                                              |                       design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized11 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           r_switchboard                                                                               |                                                  design_1_axi_smc_0_bd_afc3_rsw_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  139(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                      design_1_axi_smc_0_sc_switchboard_v1_0_6_top__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  139(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                                              |                       design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized12 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  139(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           w_switchboard                                                                               |                                                  design_1_axi_smc_0_bd_afc3_wsw_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  148(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             inst                                                                                      |                      design_1_axi_smc_0_sc_switchboard_v1_0_6_top__parameterized2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  148(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_mi[0].inst_opipe_payld                                                              |                       design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized13 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |  148(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     hier_0                                                                                            |                                                                 hier_0_imp_MHUNTD |  8694(12.32%) |  8563(12.14%) |   8(0.03%) | 123(0.43%) | 3548(2.51%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|       axi_dma_0                                                                                       |                                                              design_1_axi_dma_0_0 |   1470(2.08%) |   1343(1.90%) |   8(0.03%) | 119(0.41%) | 2092(1.48%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|         (axi_dma_0)                                                                                   |                                                              design_1_axi_dma_0_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                            |                                                      design_1_axi_dma_0_0_axi_dma |   1470(2.08%) |   1343(1.90%) |   8(0.03%) | 119(0.41%) | 2092(1.48%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                              |                                            design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.02%) |     15(0.02%) |   0(0.00%) |   0(0.00%) |   76(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                          |                                            design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                   |                                          design_1_axi_dma_0_0_axi_dma_smple_sm_29 |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |   65(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                        |                                       design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                      |                                        design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                              |                                            design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     30(0.04%) |     30(0.04%) |   0(0.00%) |   0(0.00%) |  104(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                          |                                            design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                   |                                             design_1_axi_dma_0_0_axi_dma_smple_sm |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |   65(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                        |                                       design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     20(0.03%) |     20(0.03%) |   0(0.00%) |   0(0.00%) |   35(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                      |                                        design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                        |                                           design_1_axi_dma_0_0_axi_dma_reg_module |    144(0.20%) |    144(0.20%) |   0(0.00%) |   0(0.00%) |  265(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                             |                                              design_1_axi_dma_0_0_axi_dma_lite_if |    112(0.16%) |    112(0.16%) |   0(0.00%) |   0(0.00%) |   85(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                    |                                             design_1_axi_dma_0_0_axi_dma_register |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   90(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                    |                                        design_1_axi_dma_0_0_axi_dma_register_s2mm |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   90(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                           |                                                design_1_axi_dma_0_0_axi_datamover |   1265(1.79%) |   1138(1.61%) |   8(0.03%) | 119(0.41%) | 1609(1.14%) | 4(1.85%) | 2(0.46%) | 0(0.00%) |   0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                         |                                 design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    423(0.60%) |    383(0.54%) |   0(0.00%) |  40(0.14%) |  505(0.36%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                        |                                    design_1_axi_dma_0_0_axi_datamover_skid_buf_12 |     39(0.06%) |     39(0.06%) |   0(0.00%) |   0(0.00%) |   72(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                             |                                          design_1_axi_dma_0_0_axi_datamover_rd_sf |    101(0.14%) |    101(0.14%) |   0(0.00%) |   0(0.00%) |   75(0.05%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                         |                                          design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                           |                                   design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     91(0.13%) |     91(0.13%) |   0(0.00%) |   0(0.00%) |   63(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |                                                 design_1_axi_dma_0_0_sync_fifo_fg |     91(0.13%) |     91(0.13%) |   0(0.00%) |   0(0.00%) |   63(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                     |                                                 design_1_axi_dma_0_0_sync_fifo_fg |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                              |                                                design_1_axi_dma_0_0_xpm_fifo_sync |     85(0.12%) |     85(0.12%) |   0(0.00%) |   0(0.00%) |   63(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                              |                                                design_1_axi_dma_0_0_xpm_fifo_base |     85(0.12%) |     85(0.12%) |   0(0.00%) |   0(0.00%) |   63(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                          |                                                design_1_axi_dma_0_0_xpm_fifo_base |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                           |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_22 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                               |                                              design_1_axi_dma_0_0_xpm_memory_base |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                         rdp_inst                                                                      |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_23 |     33(0.05%) |     33(0.05%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                    |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_24 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                   |                                          design_1_axi_dma_0_0_xpm_fifo_reg_bit_25 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                      |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_26 |     27(0.04%) |     27(0.04%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                    |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_27 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                             |                                              design_1_axi_dma_0_0_xpm_fifo_rst_28 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                         |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                     |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f_21 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                             |                                      design_1_axi_dma_0_0_axi_datamover_addr_cntl |     32(0.05%) |      8(0.01%) |   0(0.00%) |  24(0.08%) |   54(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                         |                                      design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |   48(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                        |                        design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_16 |     31(0.04%) |      7(0.01%) |   0(0.00%) |  24(0.08%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                    |                        design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_16 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                                design_1_axi_dma_0_0_srl_fifo_f_17 |     30(0.04%) |      6(0.01%) |   0(0.00%) |  24(0.08%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                                            design_1_axi_dma_0_0_srl_fifo_rbu_f_18 |     30(0.04%) |      6(0.01%) |   0(0.00%) |  24(0.08%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                                            design_1_axi_dma_0_0_srl_fifo_rbu_f_18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f_19 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                                design_1_axi_dma_0_0_dynshreg_f_20 |     26(0.04%) |      2(0.01%) |   0(0.00%) |  24(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                            |                                     design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                    |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                            |                                        design_1_axi_dma_0_0_axi_datamover_fifo_15 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |   65(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_MSTR_PCC                                                                              |                                            design_1_axi_dma_0_0_axi_datamover_pcc |    178(0.25%) |    178(0.25%) |   0(0.00%) |   0(0.00%) |  182(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_MSTR_PCC)                                                                          |                                            design_1_axi_dma_0_0_axi_datamover_pcc |    177(0.25%) |    177(0.25%) |   0(0.00%) |   0(0.00%) |  182(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_STRT_STRB_GEN                                                                       |                                      design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_RD_DATA_CNTL                                                                          |                                    design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     64(0.09%) |     48(0.07%) |   0(0.00%) |  16(0.06%) |   43(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                      |                                    design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     24(0.03%) |     24(0.03%) |   0(0.00%) |   0(0.00%) |   37(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                   |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     41(0.06%) |     25(0.04%) |   0(0.00%) |  16(0.06%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                               |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     40(0.06%) |     24(0.03%) |   0(0.00%) |  16(0.06%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     40(0.06%) |     24(0.03%) |   0(0.00%) |  16(0.06%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                     design_1_axi_dma_0_0_cntr_incr_decr_addn_f_14 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     27(0.04%) |     11(0.02%) |   0(0.00%) |  16(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                       |                                 design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                 |                                       design_1_axi_dma_0_0_axi_datamover_reset_13 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                         |                                 design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    842(1.19%) |    755(1.07%) |   8(0.03%) |  79(0.27%) | 1104(0.78%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                   |                                       design_1_axi_dma_0_0_axi_datamover_skid_buf |     43(0.06%) |     43(0.06%) |   0(0.00%) |   0(0.00%) |   80(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                     |                                      design_1_axi_dma_0_0_axi_datamover_indet_btt |    207(0.29%) |    199(0.28%) |   8(0.03%) |   0(0.00%) |  225(0.16%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                 |                                      design_1_axi_dma_0_0_axi_datamover_indet_btt |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |   22(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                 |                       design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     45(0.06%) |     45(0.06%) |   0(0.00%) |   0(0.00%) |   86(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                           |                   design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     71(0.10%) |     71(0.10%) |   0(0.00%) |   0(0.00%) |   55(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |                                 design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     71(0.10%) |     71(0.10%) |   0(0.00%) |   0(0.00%) |   55(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                     |                                 design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                              |                                design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     67(0.09%) |     67(0.09%) |   0(0.00%) |   0(0.00%) |   55(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                              |                                design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     67(0.09%) |     67(0.09%) |   0(0.00%) |   0(0.00%) |   55(0.04%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                          |                                design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                               |                              design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 2(0.93%) | 1(0.23%) | 0(0.00%) |   0(0.00%) |
|                         rdp_inst                                                                      |                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                    |                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                   |                                           design_1_axi_dma_0_0_xpm_fifo_reg_bit_8 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                      |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_9 |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                    |                          design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_10 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                             |                                              design_1_axi_dma_0_0_xpm_fifo_rst_11 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_XD_FIFO                                                                             |                   design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     83(0.12%) |     75(0.11%) |   8(0.03%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |                                 design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     83(0.12%) |     75(0.11%) |   8(0.03%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                 |                                 design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     40(0.06%) |     40(0.06%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                              |                                design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     43(0.06%) |     35(0.05%) |   8(0.03%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                              |                                design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     43(0.06%) |     35(0.05%) |   8(0.03%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                          |                                design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                           |                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                               |                              design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |   26(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rdp_inst                                                                      |                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                    |                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                   |                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                      |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |     10(0.01%) |     10(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                    |                           design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                             |                                                 design_1_axi_dma_0_0_xpm_fifo_rst |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                   |                                         design_1_axi_dma_0_0_axi_datamover_ibttcc |    171(0.24%) |    171(0.24%) |   0(0.00%) |   0(0.00%) |  254(0.18%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                  |                                   design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    210(0.30%) |    184(0.26%) |   0(0.00%) |  26(0.09%) |  190(0.13%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                              |                                   design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                    |                                   design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    178(0.25%) |    169(0.24%) |   0(0.00%) |   9(0.03%) |  176(0.12%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                |                                   design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     78(0.11%) |     78(0.11%) |   0(0.00%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                    |                                 design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     51(0.07%) |     51(0.07%) |   0(0.00%) |   0(0.00%) |   83(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_TSTRB_FIFO                                                                        |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     30(0.04%) |     21(0.03%) |   0(0.00%) |   9(0.03%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                    |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     28(0.04%) |     19(0.03%) |   0(0.00%) |   9(0.03%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     28(0.04%) |     19(0.03%) |   0(0.00%) |   9(0.03%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                            |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         DYNSHREG_F_I                                                                  |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized5 |     19(0.03%) |     10(0.01%) |   0(0.00%) |   9(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   SLICE_INSERTION                                                                     |                                          design_1_axi_dma_0_0_axi_datamover_slice |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                       |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     33(0.05%) |     16(0.02%) |   0(0.00%) |  17(0.06%) |    7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                   |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     31(0.04%) |     14(0.02%) |   0(0.00%) |  17(0.06%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     31(0.04%) |     14(0.02%) |   0(0.00%) |  17(0.06%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     24(0.03%) |      7(0.01%) |   0(0.00%) |  17(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                             |                      design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     33(0.05%) |      9(0.01%) |   0(0.00%) |  24(0.08%) |   53(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                         |                      design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |   47(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                        |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     32(0.05%) |      8(0.01%) |   0(0.00%) |  24(0.08%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                    |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                                   design_1_axi_dma_0_0_srl_fifo_f |     31(0.04%) |      7(0.01%) |   0(0.00%) |  24(0.08%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                                               design_1_axi_dma_0_0_srl_fifo_rbu_f |     31(0.04%) |      7(0.01%) |   0(0.00%) |  24(0.08%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                                               design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                                   design_1_axi_dma_0_0_dynshreg_f |     26(0.04%) |      2(0.01%) |   0(0.00%) |  24(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                            |                     design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |   97(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                    |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     18(0.03%) |     18(0.03%) |   0(0.00%) |   0(0.00%) |   34(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                            |                                           design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   63(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                 |                                          design_1_axi_dma_0_0_axi_datamover_reset |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                    |                                    design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   78(0.06%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_WR_DATA_CNTL                                                                          |                                    design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.12%) |     72(0.10%) |   0(0.00%) |  11(0.04%) |   66(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                      |                                    design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     47(0.07%) |     47(0.07%) |   0(0.00%) |   0(0.00%) |   60(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                   |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     37(0.05%) |     26(0.04%) |   0(0.00%) |  11(0.04%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                               |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     36(0.05%) |     25(0.04%) |   0(0.00%) |  11(0.04%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     36(0.05%) |     25(0.04%) |   0(0.00%) |  11(0.04%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     25(0.04%) |     14(0.02%) |   0(0.00%) |  11(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                       |                                 design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     56(0.08%) |     38(0.05%) |   0(0.00%) |  18(0.06%) |   58(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                   |                                 design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |   43(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                       |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.04%) |     14(0.02%) |   0(0.00%) |  16(0.06%) |    7(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                   |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.04%) |     13(0.02%) |   0(0.00%) |  16(0.06%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.04%) |     13(0.02%) |   0(0.00%) |  16(0.06%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                      design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     25(0.04%) |      9(0.01%) |   0(0.00%) |  16(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                   |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     20(0.03%) |     18(0.03%) |   0(0.00%) |   2(0.01%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                               |                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |                                   design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     14(0.02%) |     12(0.02%) |   0(0.00%) |   2(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                  |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     14(0.02%) |     12(0.02%) |   0(0.00%) |   2(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                              |                               design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                    |                                   design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |   0(0.00%) |   2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           I_RST_MODULE                                                                                |                                           design_1_axi_dma_0_0_axi_dma_rst_module |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   38(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (I_RST_MODULE)                                                                            |                                           design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                |                                                design_1_axi_dma_0_0_axi_dma_reset |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                |                                              design_1_axi_dma_0_0_axi_dma_reset_1 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             REG_HRD_RST                                                                               |                                                     design_1_axi_dma_0_0_cdc_sync |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             REG_HRD_RST_OUT                                                                           |                                                   design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       myproject_axi_0                                                                                 |                                                        design_1_myproject_axi_0_0 |  7224(10.24%) |  7220(10.23%) |   0(0.00%) |   4(0.01%) | 1456(1.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         inst                                                                                          |                                          design_1_myproject_axi_0_0_myproject_axi |  7224(10.24%) |  7220(10.23%) |   0(0.00%) |   4(0.01%) | 1456(1.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (inst)                                                                                      |                                          design_1_myproject_axi_0_0_myproject_axi |    188(0.27%) |    188(0.27%) |   0(0.00%) |   0(0.00%) |  118(0.08%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180                                           |   design_1_myproject_axi_0_0_myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1 |   5815(8.24%) |   5811(8.24%) |   0(0.00%) |   4(0.01%) |  547(0.39%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180)                                       |   design_1_myproject_axi_0_0_myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1 |   5685(8.06%) |   5681(8.05%) |   0(0.00%) |   4(0.01%) |  448(0.32%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             flow_control_loop_pipe_sequential_init_U                                                  |   design_1_myproject_axi_0_0_myproject_axi_flow_control_loop_pipe_sequential_init |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fpext_32ns_64_2_no_dsp_1_U1                                                               |                 design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_no_dsp_1 |    119(0.17%) |    119(0.17%) |   0(0.00%) |   0(0.00%) |   97(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fpext_32ns_64_2_no_dsp_1_U1)                                                           |                 design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_no_dsp_1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   97(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u                                             |              design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_no_dsp_1_ip |    119(0.17%) |    119(0.17%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u)                                         |              design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_2_no_dsp_1_ip |     81(0.11%) |     81(0.11%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 inst                                                                                  |                                 design_1_myproject_axi_0_0_floating_point_v7_1_13 |     38(0.05%) |     38(0.05%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   i_synth                                                                             |                             design_1_myproject_axi_0_0_floating_point_v7_1_13_viv |     38(0.05%) |     38(0.05%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (i_synth)                                                                         |                             design_1_myproject_axi_0_0_floating_point_v7_1_13_viv |      8(0.01%) |      8(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                              |                                        design_1_myproject_axi_0_0_flt_to_flt_conv |     30(0.04%) |     30(0.04%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       EXP                                                                             |                                    design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         COND_DET                                                                      |                                         design_1_myproject_axi_0_0_special_detect |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                |                                          design_1_myproject_axi_0_0_compare_eq_im |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             CARRY_ZERO_DET                                                            |                                            design_1_myproject_axi_0_0_carry_chain |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       OUTPUT                                                                          |                                             design_1_myproject_axi_0_0_flt_dec_op |     24(0.03%) |     24(0.03%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           grp_myproject_fu_209                                                                        |                                design_1_myproject_axi_0_0_myproject_axi_myproject |   1043(1.48%) |   1043(1.48%) |   0(0.00%) |   0(0.00%) |  643(0.46%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (grp_myproject_fu_209)                                                                    |                                design_1_myproject_axi_0_0_myproject_axi_myproject |   1025(1.45%) |   1025(1.45%) |   0(0.00%) |   0(0.00%) |  643(0.46%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_10_decision_function_47_fu_326                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_47 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_11_decision_function_46_fu_340                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_46 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_12_decision_function_45_fu_354                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_45 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_13_decision_function_44_fu_366                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_44 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_14_decision_function_43_fu_378                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_43 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_15_decision_function_42_fu_390                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_42 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_16_decision_function_41_fu_406                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_41 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_17_decision_function_40_fu_420                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_40 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_18_decision_function_39_fu_432                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_39 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_19_decision_function_38_fu_442                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_38 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_1_decision_function_48_fu_200                                                         |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_48 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_20_decision_function_36_fu_452                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_36 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_21_decision_function_35_fu_468                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_35 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_22_decision_function_34_fu_478                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_34 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_23_decision_function_33_fu_492                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_33 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_24_decision_function_32_fu_504                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_32 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_25_decision_function_31_fu_520                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_31 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_26_decision_function_30_fu_532                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_30 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_27_decision_function_29_fu_544                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_29 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_28_decision_function_28_fu_554                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_28 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_29_decision_function_27_fu_566                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_27 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_2_decision_function_37_fu_218                                                         |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_37 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_30_decision_function_25_fu_580                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_25 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_31_decision_function_24_fu_596                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_24 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_32_decision_function_23_fu_608                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_23 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_33_decision_function_22_fu_622                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_22 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_34_decision_function_21_fu_636                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_21 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_35_decision_function_20_fu_650                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_20 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_36_decision_function_19_fu_666                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_19 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_37_decision_function_18_fu_678                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_18 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_38_decision_function_17_fu_692                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_17 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_39_decision_function_16_fu_708                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_16 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_3_decision_function_26_fu_232                                                         |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_26 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_40_decision_function_14_fu_720                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_41_decision_function_13_fu_730                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_13 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_42_decision_function_12_fu_744                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_12 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_43_decision_function_11_fu_758                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_11 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_44_decision_function_10_fu_768                                                        |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_10 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_45_decision_function_9_fu_782                                                         |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_9 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_46_decision_function_8_fu_796                                                         |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_8 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_47_decision_function_7_fu_810                                                         |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_7 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_48_decision_function_6_fu_824                                                         |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_6 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_49_decision_function_5_fu_836                                                         |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_5 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_4_decision_function_15_fu_246                                                         |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_15 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_5_decision_function_4_fu_258                                                          |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_6_decision_function_3_fu_270                                                          |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_3 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_7_decision_function_2_fu_284                                                          |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_2 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_8_decision_function_1_fu_296                                                          |                      design_1_myproject_axi_0_0_myproject_axi_decision_function_1 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_9_decision_function_fu_312                                                            |                        design_1_myproject_axi_0_0_myproject_axi_decision_function |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             s_V_decision_function_49_fu_190                                                           |                     design_1_myproject_axi_0_0_myproject_axi_decision_function_49 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           regslice_both_in_r_V_data_V_U                                                               |                            design_1_myproject_axi_0_0_myproject_axi_regslice_both |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   68(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           regslice_both_in_r_V_last_V_U                                                               |            design_1_myproject_axi_0_0_myproject_axi_regslice_both__parameterized1 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           regslice_both_out_r_V_data_V_U                                                              |                          design_1_myproject_axi_0_0_myproject_axi_regslice_both_0 |    169(0.24%) |    169(0.24%) |   0(0.00%) |   0(0.00%) |   68(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           regslice_both_out_r_V_last_V_U                                                              |          design_1_myproject_axi_0_0_myproject_axi_regslice_both__parameterized1_1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ps8_0_axi_periph                                                                                  |                                                       design_1_ps8_0_axi_periph_0 |   2564(3.63%) |   2386(3.38%) |  88(0.31%) |  90(0.31%) | 2769(1.96%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                                    |                                                          s00_couplers_imp_1A7ZMW4 |   1196(1.70%) |   1107(1.57%) |  44(0.15%) |  45(0.16%) | 1317(0.93%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_ds                                                                                       |                                                                design_1_auto_ds_0 |    815(1.16%) |    771(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |                               design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_top |    815(1.16%) |    771(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |                     design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_axi_downsizer |    815(1.16%) |    771(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.read_addr_inst                                                                 |       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |    418(0.59%) |    400(0.57%) |  18(0.06%) |   0(0.00%) |  335(0.24%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                             |       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |    146(0.21%) |    146(0.21%) |   0(0.00%) |   0(0.00%) |  241(0.17%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_queue                                                                             |                design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo__parameterized0 |    272(0.39%) |    254(0.36%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |                 design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |    272(0.39%) |    254(0.36%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |                 design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |    226(0.32%) |    226(0.32%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |                         design_1_auto_ds_0_fifo_generator_v13_2_6__parameterized0 |     46(0.07%) |     28(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |                   design_1_auto_ds_0_fifo_generator_v13_2_6_synth__parameterized0 |     46(0.07%) |     28(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                             design_1_auto_ds_0_fifo_generator_top__parameterized0 |     46(0.07%) |     28(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |                         design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0 |     46(0.07%) |     28(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                     design_1_auto_ds_0_rd_logic_7 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                     design_1_auto_ds_0_rd_fwft_13 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                          design_1_auto_ds_0_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                 design_1_auto_ds_0_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                     design_1_auto_ds_0_wr_logic_8 |     13(0.02%) |     13(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                          design_1_auto_ds_0_wr_status_flags_ss_11 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                 design_1_auto_ds_0_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                       design_1_auto_ds_0_memory__parameterized0_9 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   58(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                       design_1_auto_ds_0_memory__parameterized0_9 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   29(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                        design_1_auto_ds_0_dmem__parameterized0_10 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   29(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                              design_1_auto_ds_0_reset_blk_ramfifo |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                              design_1_auto_ds_0_reset_blk_ramfifo |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                              design_1_auto_ds_0_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.read_data_inst                                                                 |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_r_downsizer |     15(0.02%) |     15(0.02%) |   0(0.00%) |   0(0.00%) |  143(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_b_downsizer |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                               |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer |    354(0.50%) |    328(0.46%) |  26(0.09%) |   0(0.00%) |  382(0.27%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                           |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_a_downsizer |    147(0.21%) |    147(0.21%) |   0(0.00%) |   0(0.00%) |  244(0.17%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |                                design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo |     58(0.08%) |     50(0.07%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |                                 design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen |     58(0.08%) |     50(0.07%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |                                 design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen |     24(0.03%) |     24(0.03%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |                                         design_1_auto_ds_0_fifo_generator_v13_2_6 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |                                   design_1_auto_ds_0_fifo_generator_v13_2_6_synth |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                                             design_1_auto_ds_0_fifo_generator_top |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |                                         design_1_auto_ds_0_fifo_generator_ramfifo |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                     design_1_auto_ds_0_rd_logic_0 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                      design_1_auto_ds_0_rd_fwft_4 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                           design_1_auto_ds_0_rd_status_flags_ss_5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                  design_1_auto_ds_0_rd_bin_cntr_6 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                     design_1_auto_ds_0_wr_logic_1 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                           design_1_auto_ds_0_wr_status_flags_ss_2 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                  design_1_auto_ds_0_wr_bin_cntr_3 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                                         design_1_auto_ds_0_memory |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                                         design_1_auto_ds_0_memory |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                                           design_1_auto_ds_0_dmem |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                           design_1_auto_ds_0_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_queue                                                                             |     design_1_auto_ds_0_axi_data_fifo_v2_1_24_axic_fifo__parameterized0__xdcDup__1 |    149(0.21%) |    131(0.19%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |      design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |    149(0.21%) |    131(0.19%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |      design_1_auto_ds_0_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |    105(0.15%) |    105(0.15%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |              design_1_auto_ds_0_fifo_generator_v13_2_6__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |        design_1_auto_ds_0_fifo_generator_v13_2_6_synth__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                  design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |              design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                       design_1_auto_ds_0_rd_logic |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                        design_1_auto_ds_0_rd_fwft |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                             design_1_auto_ds_0_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                    design_1_auto_ds_0_rd_bin_cntr |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                       design_1_auto_ds_0_wr_logic |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                             design_1_auto_ds_0_wr_status_flags_ss |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                    design_1_auto_ds_0_wr_bin_cntr |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                         design_1_auto_ds_0_memory__parameterized0 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   56(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                         design_1_auto_ds_0_memory__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                           design_1_auto_ds_0_dmem__parameterized0 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                   design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                           design_1_auto_ds_0_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_data_inst                                                               |                       design_1_auto_ds_0_axi_dwidth_converter_v2_1_25_w_downsizer |     14(0.02%) |     14(0.02%) |   0(0.00%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                       |                                                                design_1_auto_pc_0 |    382(0.54%) |    337(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |          design_1_auto_pc_0_axi_protocol_converter_v2_1_25_axi_protocol_converter |    382(0.54%) |    337(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s |    382(0.54%) |    337(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                  |                             design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.ar_channel_0                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_ar_channel |     76(0.11%) |     76(0.11%) |   0(0.00%) |   0(0.00%) |   64(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar_cmd_fsm_0                                                                          |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm |     17(0.02%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                      |            design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1 |     59(0.08%) |     59(0.08%) |   0(0.00%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                  |            design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                          |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2 |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                          |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3 |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   39(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.r_channel_0                                                                          |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel |     49(0.07%) |     14(0.02%) |   0(0.00%) |  35(0.12%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (RD.r_channel_0)                                                                      |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 rd_data_fifo_0                                                                        | design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1 |     41(0.06%) |      7(0.01%) |   0(0.00%) |  34(0.12%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 transaction_fifo_0                                                                    | design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2 |      8(0.01%) |      7(0.01%) |   0(0.00%) |   1(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               SI_REG                                                                                  |                  design_1_auto_pc_0_axi_register_slice_v2_1_25_axi_register_slice |    148(0.21%) |    148(0.21%) |   0(0.00%) |   0(0.00%) |  268(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                            |                 design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice |     60(0.09%) |     60(0.09%) |   0(0.00%) |   0(0.00%) |   95(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                            |               design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice_0 |     63(0.09%) |     63(0.09%) |   0(0.00%) |   0(0.00%) |   95(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 b.b_pipe                                                                              | design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                              | design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2 |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |   72(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.aw_channel_0                                                                         |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel |     74(0.10%) |     74(0.10%) |   0(0.00%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.aw_channel_0)                                                                     |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw_cmd_fsm_0                                                                          |                  design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm |     18(0.03%) |     18(0.03%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                      |              design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator |     56(0.08%) |     56(0.08%) |   0(0.00%) |   0(0.00%) |   61(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                  |              design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                          |                    design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                          |                    design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd |     35(0.05%) |     35(0.05%) |   0(0.00%) |   0(0.00%) |   38(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.b_channel_0                                                                          |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel |     36(0.05%) |     26(0.04%) |   0(0.00%) |  10(0.03%) |   17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.b_channel_0)                                                                      |                   design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bid_fifo_0                                                                            |                 design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo |     23(0.03%) |     15(0.02%) |   0(0.00%) |   8(0.03%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bresp_fifo_0                                                                          | design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0 |      6(0.01%) |      4(0.01%) |   0(0.00%) |   2(0.01%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       s01_couplers                                                                                    |                                                           s01_couplers_imp_KGUFR9 |   1195(1.69%) |   1106(1.57%) |  44(0.15%) |  45(0.16%) | 1317(0.93%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_ds                                                                                       |                                                                design_1_auto_ds_1 |    814(1.15%) |    770(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |                               design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_top |    814(1.15%) |    770(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |                     design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_axi_downsizer |    814(1.15%) |    770(1.09%) |  44(0.15%) |   0(0.00%) |  884(0.63%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.read_addr_inst                                                                 |       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |    416(0.59%) |    398(0.56%) |  18(0.06%) |   0(0.00%) |  335(0.24%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                             |       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_a_downsizer__parameterized0 |    146(0.21%) |    146(0.21%) |   0(0.00%) |   0(0.00%) |  241(0.17%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_queue                                                                             |                design_1_auto_ds_1_axi_data_fifo_v2_1_24_axic_fifo__parameterized0 |    270(0.38%) |    252(0.36%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |                 design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |    270(0.38%) |    252(0.36%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |                 design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized0 |    226(0.32%) |    226(0.32%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |                         design_1_auto_ds_1_fifo_generator_v13_2_6__parameterized0 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |                   design_1_auto_ds_1_fifo_generator_v13_2_6_synth__parameterized0 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                             design_1_auto_ds_1_fifo_generator_top__parameterized0 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |                         design_1_auto_ds_1_fifo_generator_ramfifo__parameterized0 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   94(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                     design_1_auto_ds_1_rd_logic_7 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                     design_1_auto_ds_1_rd_fwft_13 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                          design_1_auto_ds_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                 design_1_auto_ds_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                     design_1_auto_ds_1_wr_logic_8 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                          design_1_auto_ds_1_wr_status_flags_ss_11 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                 design_1_auto_ds_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                       design_1_auto_ds_1_memory__parameterized0_9 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   58(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                       design_1_auto_ds_1_memory__parameterized0_9 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   29(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                        design_1_auto_ds_1_dmem__parameterized0_10 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   29(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                              design_1_auto_ds_1_reset_blk_ramfifo |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                              design_1_auto_ds_1_reset_blk_ramfifo |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                              design_1_auto_ds_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.read_data_inst                                                                 |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_r_downsizer |     15(0.02%) |     15(0.02%) |   0(0.00%) |   0(0.00%) |  143(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_b_downsizer |     16(0.02%) |     16(0.02%) |   0(0.00%) |   0(0.00%) |   11(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                               |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_a_downsizer |    354(0.50%) |    328(0.46%) |  26(0.09%) |   0(0.00%) |  382(0.27%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                           |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_a_downsizer |    147(0.21%) |    147(0.21%) |   0(0.00%) |   0(0.00%) |  244(0.17%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |                                design_1_auto_ds_1_axi_data_fifo_v2_1_24_axic_fifo |     58(0.08%) |     50(0.07%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |                                 design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen |     58(0.08%) |     50(0.07%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |                                 design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen |     24(0.03%) |     24(0.03%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |                                         design_1_auto_ds_1_fifo_generator_v13_2_6 |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |                                   design_1_auto_ds_1_fifo_generator_v13_2_6_synth |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                                             design_1_auto_ds_1_fifo_generator_top |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |                                         design_1_auto_ds_1_fifo_generator_ramfifo |     34(0.05%) |     26(0.04%) |   8(0.03%) |   0(0.00%) |   46(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                     design_1_auto_ds_1_rd_logic_0 |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                      design_1_auto_ds_1_rd_fwft_4 |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                           design_1_auto_ds_1_rd_status_flags_ss_5 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                  design_1_auto_ds_1_rd_bin_cntr_6 |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                     design_1_auto_ds_1_wr_logic_1 |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                           design_1_auto_ds_1_wr_status_flags_ss_2 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                  design_1_auto_ds_1_wr_bin_cntr_3 |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                                         design_1_auto_ds_1_memory |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                                         design_1_auto_ds_1_memory |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                                           design_1_auto_ds_1_dmem |      8(0.01%) |      0(0.00%) |   8(0.03%) |   0(0.00%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                           design_1_auto_ds_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_queue                                                                             |     design_1_auto_ds_1_axi_data_fifo_v2_1_24_axic_fifo__parameterized0__xdcDup__1 |    149(0.21%) |    131(0.19%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                                                |      design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |    149(0.21%) |    131(0.19%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                                            |      design_1_auto_ds_1_axi_data_fifo_v2_1_24_fifo_gen__parameterized0__xdcDup__1 |    105(0.15%) |    105(0.15%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                     |              design_1_auto_ds_1_fifo_generator_v13_2_6__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                   |        design_1_auto_ds_1_fifo_generator_v13_2_6_synth__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                  |                  design_1_auto_ds_1_fifo_generator_top__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                      |              design_1_auto_ds_1_fifo_generator_ramfifo__parameterized0__xdcDup__1 |     44(0.06%) |     26(0.04%) |  18(0.06%) |   0(0.00%) |   92(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                  |                                                       design_1_auto_ds_1_rd_logic |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                       |                                                        design_1_auto_ds_1_rd_fwft |      6(0.01%) |      6(0.01%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                               |                                             design_1_auto_ds_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                                                   |                                                    design_1_auto_ds_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                  |                                                       design_1_auto_ds_1_wr_logic |     12(0.02%) |     12(0.02%) |   0(0.00%) |   0(0.00%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                               |                                             design_1_auto_ds_1_wr_status_flags_ss |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                                                   |                                                    design_1_auto_ds_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |   0(0.00%) |   0(0.00%) |   10(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                     |                                         design_1_auto_ds_1_memory__parameterized0 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   56(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                 |                                         design_1_auto_ds_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                           |                                           design_1_auto_ds_1_dmem__parameterized0 |     18(0.03%) |      0(0.00%) |  18(0.06%) |   0(0.00%) |   28(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                                    |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                |                                   design_1_auto_ds_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |                                           design_1_auto_ds_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_data_inst                                                               |                       design_1_auto_ds_1_axi_dwidth_converter_v2_1_25_w_downsizer |     14(0.02%) |     14(0.02%) |   0(0.00%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                       |                                                                design_1_auto_pc_1 |    381(0.54%) |    336(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                                        |          design_1_auto_pc_1_axi_protocol_converter_v2_1_25_axi_protocol_converter |    381(0.54%) |    336(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |                             design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s |    381(0.54%) |    336(0.48%) |   0(0.00%) |  45(0.16%) |  433(0.31%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                  |                             design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.ar_channel_0                                                                         |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_ar_channel |     76(0.11%) |     76(0.11%) |   0(0.00%) |   0(0.00%) |   64(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar_cmd_fsm_0                                                                          |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm |     17(0.02%) |     17(0.02%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                      |            design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1 |     59(0.08%) |     59(0.08%) |   0(0.00%) |   0(0.00%) |   62(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                  |            design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1 |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                          |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2 |     22(0.03%) |     22(0.03%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                          |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3 |     36(0.05%) |     36(0.05%) |   0(0.00%) |   0(0.00%) |   39(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.r_channel_0                                                                          |                   design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_r_channel |     49(0.07%) |     14(0.02%) |   0(0.00%) |  35(0.12%) |   12(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (RD.r_channel_0)                                                                      |                   design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_r_channel |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 rd_data_fifo_0                                                                        | design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1 |     41(0.06%) |      7(0.01%) |   0(0.00%) |  34(0.12%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 transaction_fifo_0                                                                    | design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2 |      8(0.01%) |      7(0.01%) |   0(0.00%) |   1(0.01%) |    5(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               SI_REG                                                                                  |                  design_1_auto_pc_1_axi_register_slice_v2_1_25_axi_register_slice |    147(0.21%) |    147(0.21%) |   0(0.00%) |   0(0.00%) |  268(0.19%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                            |                 design_1_auto_pc_1_axi_register_slice_v2_1_25_axic_register_slice |     59(0.08%) |     59(0.08%) |   0(0.00%) |   0(0.00%) |   95(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                            |               design_1_auto_pc_1_axi_register_slice_v2_1_25_axic_register_slice_0 |     63(0.09%) |     63(0.09%) |   0(0.00%) |   0(0.00%) |   95(0.07%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 b.b_pipe                                                                              | design_1_auto_pc_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized1 |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                              | design_1_auto_pc_1_axi_register_slice_v2_1_25_axic_register_slice__parameterized2 |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |   72(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.aw_channel_0                                                                         |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_aw_channel |     74(0.10%) |     74(0.10%) |   0(0.00%) |   0(0.00%) |   71(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.aw_channel_0)                                                                     |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_aw_channel |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    8(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw_cmd_fsm_0                                                                          |                  design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm |     18(0.03%) |     18(0.03%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                      |              design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_cmd_translator |     56(0.08%) |     56(0.08%) |   0(0.00%) |   0(0.00%) |   61(0.04%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                  |              design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                          |                    design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_incr_cmd |     21(0.03%) |     21(0.03%) |   0(0.00%) |   0(0.00%) |   20(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                          |                    design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_wrap_cmd |     35(0.05%) |     35(0.05%) |   0(0.00%) |   0(0.00%) |   38(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.b_channel_0                                                                          |                   design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_b_channel |     36(0.05%) |     26(0.04%) |   0(0.00%) |  10(0.03%) |   17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.b_channel_0)                                                                      |                   design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_b_channel |      7(0.01%) |      7(0.01%) |   0(0.00%) |   0(0.00%) |   13(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bid_fifo_0                                                                            |                 design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_simple_fifo |     23(0.03%) |     15(0.02%) |   0(0.00%) |   8(0.03%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bresp_fifo_0                                                                          | design_1_auto_pc_1_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0 |      6(0.01%) |      4(0.01%) |   0(0.00%) |   2(0.01%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xbar                                                                                            |                                                                   design_1_xbar_0 |    173(0.25%) |    173(0.25%) |   0(0.00%) |   0(0.00%) |  135(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         inst                                                                                          |                                 design_1_xbar_0_axi_crossbar_v2_1_26_axi_crossbar |    173(0.25%) |    173(0.25%) |   0(0.00%) |   0(0.00%) |  135(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sasd.crossbar_sasd_0                                                                    |                                design_1_xbar_0_axi_crossbar_v2_1_26_crossbar_sasd |    173(0.25%) |    173(0.25%) |   0(0.00%) |   0(0.00%) |  135(0.10%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_sasd.crossbar_sasd_0)                                                                |                                design_1_xbar_0_axi_crossbar_v2_1_26_crossbar_sasd |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             addr_arbiter_inst                                                                         |                            design_1_xbar_0_axi_crossbar_v2_1_26_addr_arbiter_sasd |    138(0.20%) |    138(0.20%) |   0(0.00%) |   0(0.00%) |   48(0.03%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_decerr.decerr_slave_inst                                                              |                                 design_1_xbar_0_axi_crossbar_v2_1_26_decerr_slave |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_slice_r                                                                               |                    design_1_xbar_0_axi_register_slice_v2_1_25_axic_register_slice |     33(0.05%) |     33(0.05%) |   0(0.00%) |   0(0.00%) |   74(0.05%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             splitter_ar                                                                               |                     design_1_xbar_0_axi_crossbar_v2_1_26_splitter__parameterized0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    2(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             splitter_aw                                                                               |                                     design_1_xbar_0_axi_crossbar_v2_1_26_splitter |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    3(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rst_ps8_0_100M                                                                                    |                                                         design_1_rst_ps8_0_100M_0 |     14(0.02%) |     13(0.02%) |   0(0.00%) |   1(0.01%) |   33(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U0                                                                                              |                                          design_1_rst_ps8_0_100M_0_proc_sys_reset |     14(0.02%) |     13(0.02%) |   0(0.00%) |   1(0.01%) |   33(0.02%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (U0)                                                                                          |                                          design_1_rst_ps8_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    1(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         EXT_LPF                                                                                       |                                                     design_1_rst_ps8_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |   0(0.00%) |   1(0.01%) |   17(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (EXT_LPF)                                                                                   |                                                     design_1_rst_ps8_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |   0(0.00%) |   1(0.01%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |                                                design_1_rst_ps8_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |                                              design_1_rst_ps8_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |   0(0.00%) |   0(0.00%) |    4(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SEQ                                                                                           |                                            design_1_rst_ps8_0_100M_0_sequence_psr |      9(0.01%) |      9(0.01%) |   0(0.00%) |   0(0.00%) |   15(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (SEQ)                                                                                       |                                            design_1_rst_ps8_0_100M_0_sequence_psr |      5(0.01%) |      5(0.01%) |   0(0.00%) |   0(0.00%) |    9(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           SEQ_COUNTER                                                                                 |                                                 design_1_rst_ps8_0_100M_0_upcnt_n |      4(0.01%) |      4(0.01%) |   0(0.00%) |   0(0.00%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     zynq_ultra_ps_e_0                                                                                 |                                                      design_1_zynq_ultra_ps_e_0_0 |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                            |               design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e |      0(0.00%) |      0(0.00%) |   0(0.00%) |   0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+---------------+------------+------------+-------------+----------+----------+----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


