# TCL File Generated by Component Editor 18.1
# Wed May 03 20:39:20 CDT 2023
# DO NOT MODIFY


# 
# sound "sound" v1.0
# moomoohorse 2023.05.03.20:39:20
# sound related ip
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sound
# 
set_module_property DESCRIPTION "sound related ip"
set_module_property NAME sound
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR moomoohorse
set_module_property DISPLAY_NAME sound
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL i2s
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file i2s.sv SYSTEM_VERILOG PATH i2s.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL i2s
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file i2s.sv SYSTEM_VERILOG PATH i2s.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 50000000
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK CLK clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point avalon_mm_slave1
# 
add_interface avalon_mm_slave1 avalon end
set_interface_property avalon_mm_slave1 addressUnits WORDS
set_interface_property avalon_mm_slave1 associatedClock CLK
set_interface_property avalon_mm_slave1 associatedReset RESET
set_interface_property avalon_mm_slave1 bitsPerSymbol 8
set_interface_property avalon_mm_slave1 burstOnBurstBoundariesOnly false
set_interface_property avalon_mm_slave1 burstcountUnits WORDS
set_interface_property avalon_mm_slave1 explicitAddressSpan 0
set_interface_property avalon_mm_slave1 holdTime 0
set_interface_property avalon_mm_slave1 linewrapBursts false
set_interface_property avalon_mm_slave1 maximumPendingReadTransactions 0
set_interface_property avalon_mm_slave1 maximumPendingWriteTransactions 0
set_interface_property avalon_mm_slave1 readLatency 0
set_interface_property avalon_mm_slave1 readWaitTime 1
set_interface_property avalon_mm_slave1 setupTime 0
set_interface_property avalon_mm_slave1 timingUnits Cycles
set_interface_property avalon_mm_slave1 writeWaitTime 0
set_interface_property avalon_mm_slave1 ENABLED true
set_interface_property avalon_mm_slave1 EXPORT_OF ""
set_interface_property avalon_mm_slave1 PORT_NAME_MAP ""
set_interface_property avalon_mm_slave1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_mm_slave1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_mm_slave1 AVL_ADDR address Input 12
add_interface_port avalon_mm_slave1 AVL_CS chipselect Input 1
add_interface_port avalon_mm_slave1 AVL_BYTE_EN byteenable Input 4
add_interface_port avalon_mm_slave1 AVL_WRITE write Input 1
add_interface_port avalon_mm_slave1 AVL_READ read Input 1
add_interface_port avalon_mm_slave1 AVL_WRITEDATA writedata Input 32
add_interface_port avalon_mm_slave1 AVL_READDATA readdata Output 32
set_interface_assignment avalon_mm_slave1 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_mm_slave1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_mm_slave1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_mm_slave1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point i2s_export
# 
add_interface i2s_export conduit end
set_interface_property i2s_export associatedClock CLK
set_interface_property i2s_export associatedReset ""
set_interface_property i2s_export ENABLED true
set_interface_property i2s_export EXPORT_OF ""
set_interface_property i2s_export PORT_NAME_MAP ""
set_interface_property i2s_export CMSIS_SVD_VARIABLES ""
set_interface_property i2s_export SVD_ADDRESS_GROUP ""

add_interface_port i2s_export sclk sclk Input 1
add_interface_port i2s_export lrclk lrclk Input 1
add_interface_port i2s_export start start Input 1
add_interface_port i2s_export data_out data_out Output 1

