#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep 27 18:03:07 2022
# Process ID: 78652
# Current directory: C:/ece4743/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent87356 C:\ece4743\lab5\project_1.xpr
# Log file: C:/ece4743/lab5/vivado.log
# Journal file: C:/ece4743/lab5\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab5/project_1.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/lab5/tb_lab5dpath.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/ece4743/lab5/lab5dpath.v
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/ece4743/lab5/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/lab5/Basys3_Master.xdc
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name jpc496
set_property -dict [list CONFIG.Component_Name {jpc496} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {2}] [get_ips jpc496]
generate_target {instantiation_template} [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
catch { config_ip_cache -export [get_ips -all jpc496] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
launch_runs jpc496_synth_1 -jobs 4
wait_on_run jpc496_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/ece4743/lab5/project_1.srcs/sim_1/imports/lab5/lab5dpath.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/ece4743/lab5/project_1.srcs/sim_1/imports/lab5/lab5dpath.v
file delete -force C:/ece4743/lab5/project_1.srcs/sim_1/imports/lab5/lab5dpath.v
import_files -norecurse C:/ece4743/lab5/lab5dpath.v
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
update_files -from_files C:/ece4743/lab5/lab5dpath.v -to_files C:/ece4743/lab5/project_1.srcs/sources_1/imports/lab5/lab5dpath.v -filesets [get_filesets *]
export_ip_user_files -of_objects  [get_files C:/ece4743/lab5/project_1.srcs/sources_1/imports/lab5/lab5dpath.v] -no_script -reset -force -quiet
remove_files  C:/ece4743/lab5/project_1.srcs/sources_1/imports/lab5/lab5dpath.v
file delete -force C:/ece4743/lab5/project_1.srcs/sources_1/imports/lab5/lab5dpath.v
export_ip_user_files -of_objects  [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -reset -force -quiet
remove_files  -fileset jpc496 c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci
file delete -force c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496
file delete -force c:/ece4743/lab5/project_1.gen/sources_1/ip/jpc496
import_files -norecurse C:/ece4743/lab5/lab5dpath.v
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {2}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/ece4743/lab5/project_1.srcs/sources_1/ip/mult_gen_0
file delete -force c:/ece4743/lab5/project_1.gen/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name jpc496
set_property -dict [list CONFIG.Component_Name {jpc496} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {2}] [get_ips jpc496]
generate_target {instantiation_template} [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
catch { config_ip_cache -export [get_ips -all jpc496] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab4dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_lab5dpath.tcl
close_sim
launch_simulation
source tb_lab5dpath.tcl
close_sim
launch_simulation
source tb_lab5dpath.tcl
set_property -dict [list CONFIG.ClockEnable {true}] [get_ips jpc496]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
catch { config_ip_cache -export [get_ips -all jpc496] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
launch_runs jpc496_synth_1 -jobs 4
wait_on_run jpc496_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
set_property -dict [list CONFIG.ClockEnable {false}] [get_ips jpc496]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
catch { config_ip_cache -export [get_ips -all jpc496] }
catch { [ delete_ip_run [get_ips -all jpc496] ] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
source tb_lab5dpath.tcl
restart
run
run 10 us
restart
run 10 us
save_wave_config {C:/ece4743/lab5/tb_lab5dpath_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/lab5/tb_lab5dpath_behav.wcfg
set_property xsim.view C:/ece4743/lab5/tb_lab5dpath_behav.wcfg [get_filesets sim_1]
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior 1/Digital System Design/ece4743/Lab2/project_1/project_1.srcs/utils_1/imports/synth_1/lab5dpath.dcp}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/ece4743/lab5/tb_lab5dpath_behav.wcfg
source tb_lab5dpath.tcl
export_ip_user_files -of_objects  [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -reset -force -quiet
remove_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci
file delete -force c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496
file delete -force c:/ece4743/lab5/project_1.gen/sources_1/ip/jpc496
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name jpc496
set_property -dict [list CONFIG.Component_Name {jpc496} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {2}] [get_ips jpc496]
generate_target {instantiation_template} [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
generate_target all [get_files  c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
catch { config_ip_cache -export [get_ips -all jpc496] }
export_ip_user_files -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci]
export_simulation -of_objects [get_files c:/ece4743/lab5/project_1.srcs/sources_1/ip/jpc496/jpc496.xci] -directory C:/ece4743/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ece4743/lab5/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab5/project_1.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab5/project_1.cache/compile_simlib/questa} {riviera=C:/ece4743/lab5/project_1.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab5/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
