#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x208d1a0 .scope module, "testBitSlice" "testBitSlice" 2 6;
 .timescale -9 -12;
v0x20ca440_0 .net "a", 0 0, v0x20c9b40_0;  1 drivers
v0x20ca500_0 .net "b", 0 0, v0x20c9c30_0;  1 drivers
v0x20ca610_0 .var "begintest", 0 0;
v0x20ca6b0_0 .net "bitpassed", 0 0, v0x20c9dd0_0;  1 drivers
v0x20ca750_0 .net "carryin", 0 0, v0x20c9e70_0;  1 drivers
v0x20ca890_0 .net "carryout", 0 0, L_0x20cbb30;  1 drivers
v0x20ca980_0 .net "control", 2 0, v0x20ca030_0;  1 drivers
v0x20caa20_0 .net "endtest", 0 0, v0x20ca120_0;  1 drivers
v0x20caac0_0 .net "sum", 0 0, L_0x20cd070;  1 drivers
E_0x2097720 .event edge, v0x20ca120_0;
S_0x208d320 .scope module, "bitslice" "structuralBitSlice" 2 17, 3 63 0, S_0x208d1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x20cabf0/d .functor NOT 1, L_0x20cac60, C4<0>, C4<0>, C4<0>;
L_0x20cabf0 .delay 1 (50000,50000,50000) L_0x20cabf0/d;
L_0x20cae50/d .functor NOT 1, L_0x20caec0, C4<0>, C4<0>, C4<0>;
L_0x20cae50 .delay 1 (50000,50000,50000) L_0x20cae50/d;
L_0x20cb020/d .functor AND 1, L_0x20cb1e0, L_0x20cabf0, L_0x20cae50, C4<1>;
L_0x20cb020 .delay 1 (50000,50000,50000) L_0x20cb020/d;
L_0x20cb340/d .functor XOR 1, L_0x20cb020, v0x20c9c30_0, C4<0>, C4<0>;
L_0x20cb340 .delay 1 (50000,50000,50000) L_0x20cb340/d;
L_0x20cb450/d .functor XOR 1, v0x20c9b40_0, L_0x20cb340, C4<0>, C4<0>;
L_0x20cb450 .delay 1 (50000,50000,50000) L_0x20cb450/d;
L_0x20cb5b0/d .functor XOR 1, L_0x20cb450, v0x20c9e70_0, C4<0>, C4<0>;
L_0x20cb5b0 .delay 1 (50000,50000,50000) L_0x20cb5b0/d;
L_0x20cb7a0/d .functor AND 1, v0x20c9b40_0, v0x20c9c30_0, C4<1>, C4<1>;
L_0x20cb7a0 .delay 1 (50000,50000,50000) L_0x20cb7a0/d;
L_0x20cb9e0/d .functor AND 1, v0x20c9e70_0, L_0x20cb450, C4<1>, C4<1>;
L_0x20cb9e0 .delay 1 (50000,50000,50000) L_0x20cb9e0/d;
L_0x20cbb30/d .functor OR 1, L_0x20cb7a0, L_0x20cb9e0, C4<0>, C4<0>;
L_0x20cbb30 .delay 1 (50000,50000,50000) L_0x20cbb30/d;
L_0x20cbc90/d .functor OR 1, v0x20c9b40_0, v0x20c9c30_0, C4<0>, C4<0>;
L_0x20cbc90 .delay 1 (50000,50000,50000) L_0x20cbc90/d;
L_0x20cbe50/d .functor XOR 1, v0x20c7140_0, L_0x20cbc90, C4<0>, C4<0>;
L_0x20cbe50 .delay 1 (50000,50000,50000) L_0x20cbe50/d;
L_0x20cbfb0/d .functor XOR 1, v0x20c7140_0, L_0x20cb7a0, C4<0>, C4<0>;
L_0x20cbfb0 .delay 1 (50000,50000,50000) L_0x20cbfb0/d;
L_0x20cc180/d .functor XOR 1, v0x20c9b40_0, v0x20c9c30_0, C4<0>, C4<0>;
L_0x20cc180 .delay 1 (50000,50000,50000) L_0x20cc180/d;
v0x20c84a0_0 .net "AB", 0 0, L_0x20cb7a0;  1 drivers
v0x20c8580_0 .net "AorB", 0 0, L_0x20cbc90;  1 drivers
v0x20c8640_0 .net "AxorB", 0 0, L_0x20cc180;  1 drivers
v0x20c8710_0 .net "AxorB2", 0 0, L_0x20cb450;  1 drivers
v0x20c87b0_0 .net "AxorBC", 0 0, L_0x20cb9e0;  1 drivers
v0x20c8850_0 .net *"_s1", 0 0, L_0x20cac60;  1 drivers
v0x20c8930_0 .net *"_s3", 0 0, L_0x20caec0;  1 drivers
v0x20c8a10_0 .net *"_s5", 0 0, L_0x20cb1e0;  1 drivers
v0x20c8af0_0 .net "a", 0 0, v0x20c9b40_0;  alias, 1 drivers
v0x20c8c40_0 .net "address0", 0 0, v0x20c6fb0_0;  1 drivers
v0x20c8ce0_0 .net "address1", 0 0, v0x20c7070_0;  1 drivers
v0x20c8dd0_0 .net "b", 0 0, v0x20c9c30_0;  alias, 1 drivers
v0x20c8e90_0 .net "carryin", 0 0, v0x20c9e70_0;  alias, 1 drivers
v0x20c8f50_0 .net "carryout", 0 0, L_0x20cbb30;  alias, 1 drivers
v0x20c9010_0 .net "control", 2 0, v0x20ca030_0;  alias, 1 drivers
v0x20c90d0_0 .net "invert", 0 0, v0x20c7140_0;  1 drivers
v0x20c9170_0 .net "nandand", 0 0, L_0x20cbfb0;  1 drivers
v0x20c9320_0 .net "newB", 0 0, L_0x20cb340;  1 drivers
v0x20c93c0_0 .net "noror", 0 0, L_0x20cbe50;  1 drivers
v0x20c9460_0 .net "notControl1", 0 0, L_0x20cabf0;  1 drivers
v0x20c9500_0 .net "notControl2", 0 0, L_0x20cae50;  1 drivers
v0x20c95a0_0 .net "subtract", 0 0, L_0x20cb020;  1 drivers
v0x20c9640_0 .net "sum", 0 0, L_0x20cd070;  alias, 1 drivers
v0x20c96e0_0 .net "sumval", 0 0, L_0x20cb5b0;  1 drivers
L_0x20cac60 .part v0x20ca030_0, 1, 1;
L_0x20caec0 .part v0x20ca030_0, 2, 1;
L_0x20cb1e0 .part v0x20ca030_0, 0, 1;
S_0x2088a10 .scope module, "mylut" "ALUcontrolLUT" 3 76, 3 16 0, S_0x208d320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2088c50_0 .net "ALUcommand", 2 0, v0x20ca030_0;  alias, 1 drivers
v0x20c6fb0_0 .var "address0", 0 0;
v0x20c7070_0 .var "address1", 0 0;
v0x20c7140_0 .var "invert", 0 0;
E_0x2096a20 .event edge, v0x2088c50_0;
S_0x20c72b0 .scope module, "mymux" "structuralMultiplexer" 3 99, 3 39 0, S_0x208d320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x20cc310/d .functor NOT 1, v0x20c6fb0_0, C4<0>, C4<0>, C4<0>;
L_0x20cc310 .delay 1 (50000,50000,50000) L_0x20cc310/d;
L_0x20cc470/d .functor NOT 1, v0x20c7070_0, C4<0>, C4<0>, C4<0>;
L_0x20cc470 .delay 1 (50000,50000,50000) L_0x20cc470/d;
L_0x20cc530/d .functor AND 1, v0x20c6fb0_0, v0x20c7070_0, C4<1>, C4<1>;
L_0x20cc530 .delay 1 (50000,50000,50000) L_0x20cc530/d;
L_0x20cc720/d .functor AND 1, v0x20c6fb0_0, L_0x20cc470, C4<1>, C4<1>;
L_0x20cc720 .delay 1 (50000,50000,50000) L_0x20cc720/d;
L_0x20cc830/d .functor AND 1, L_0x20cc310, v0x20c7070_0, C4<1>, C4<1>;
L_0x20cc830 .delay 1 (50000,50000,50000) L_0x20cc830/d;
L_0x20cc990/d .functor AND 1, L_0x20cc310, L_0x20cc470, C4<1>, C4<1>;
L_0x20cc990 .delay 1 (50000,50000,50000) L_0x20cc990/d;
L_0x20ccaf0/d .functor AND 1, L_0x20cb5b0, L_0x20cc990, C4<1>, C4<1>;
L_0x20ccaf0 .delay 1 (50000,50000,50000) L_0x20ccaf0/d;
L_0x20ccc00/d .functor AND 1, L_0x20cbe50, L_0x20cc720, C4<1>, C4<1>;
L_0x20ccc00 .delay 1 (50000,50000,50000) L_0x20ccc00/d;
L_0x20ccdb0/d .functor AND 1, L_0x20cbfb0, L_0x20cc830, C4<1>, C4<1>;
L_0x20ccdb0 .delay 1 (50000,50000,50000) L_0x20ccdb0/d;
L_0x20ccf10/d .functor AND 1, L_0x20cc180, L_0x20cc530, C4<1>, C4<1>;
L_0x20ccf10 .delay 1 (50000,50000,50000) L_0x20ccf10/d;
L_0x20cd070/d .functor OR 1, L_0x20ccaf0, L_0x20ccc00, L_0x20ccdb0, L_0x20ccf10;
L_0x20cd070 .delay 1 (50000,50000,50000) L_0x20cd070/d;
v0x20c7590_0 .net "A0andA1", 0 0, L_0x20cc530;  1 drivers
v0x20c7650_0 .net "A0andnotA1", 0 0, L_0x20cc720;  1 drivers
v0x20c7710_0 .net "addr0", 0 0, v0x20c6fb0_0;  alias, 1 drivers
v0x20c77e0_0 .net "addr1", 0 0, v0x20c7070_0;  alias, 1 drivers
v0x20c78b0_0 .net "in0", 0 0, L_0x20cb5b0;  alias, 1 drivers
v0x20c79a0_0 .net "in0and", 0 0, L_0x20ccaf0;  1 drivers
v0x20c7a40_0 .net "in1", 0 0, L_0x20cbe50;  alias, 1 drivers
v0x20c7ae0_0 .net "in1and", 0 0, L_0x20ccc00;  1 drivers
v0x20c7ba0_0 .net "in2", 0 0, L_0x20cbfb0;  alias, 1 drivers
v0x20c7cf0_0 .net "in2and", 0 0, L_0x20ccdb0;  1 drivers
v0x20c7db0_0 .net "in3", 0 0, L_0x20cc180;  alias, 1 drivers
v0x20c7e70_0 .net "in3and", 0 0, L_0x20ccf10;  1 drivers
v0x20c7f30_0 .net "notA0", 0 0, L_0x20cc310;  1 drivers
v0x20c7ff0_0 .net "notA0andA1", 0 0, L_0x20cc830;  1 drivers
v0x20c80b0_0 .net "notA0andnotA1", 0 0, L_0x20cc990;  1 drivers
v0x20c8170_0 .net "notA1", 0 0, L_0x20cc470;  1 drivers
v0x20c8230_0 .net "out", 0 0, L_0x20cd070;  alias, 1 drivers
S_0x20c9800 .scope module, "tester" "testbenchBitSlice" 2 21, 2 51 0, S_0x208d1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "bitpassed"
    .port_info 3 /INPUT 1 "sum"
    .port_info 4 /INPUT 1 "carryout"
    .port_info 5 /OUTPUT 3 "control"
    .port_info 6 /OUTPUT 1 "a"
    .port_info 7 /OUTPUT 1 "b"
    .port_info 8 /OUTPUT 1 "carryin"
v0x20c9b40_0 .var "a", 0 0;
v0x20c9c30_0 .var "b", 0 0;
v0x20c9d00_0 .net "begintest", 0 0, v0x20ca610_0;  1 drivers
v0x20c9dd0_0 .var "bitpassed", 0 0;
v0x20c9e70_0 .var "carryin", 0 0;
v0x20c9f60_0 .net "carryout", 0 0, L_0x20cbb30;  alias, 1 drivers
v0x20ca030_0 .var "control", 2 0;
v0x20ca120_0 .var "endtest", 0 0;
v0x20ca1c0_0 .net "sum", 0 0, L_0x20cd070;  alias, 1 drivers
E_0x2096520 .event edge, v0x20c9d00_0;
    .scope S_0x2088a10;
T_0 ;
    %wait E_0x2096a20;
    %load/vec4 v0x2088c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c6fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c7140_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x20c9800;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x20c9800;
T_2 ;
    %wait E_0x2096520;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ca120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "///////////// ADD TESTS /////////////////////////" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 94 "$display", "Test Case 1 Failed 0+0" {0 0 0};
    %vpi_call 2 95 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 108 "$display", "Test Case 2 Failed 1+0" {0 0 0};
    %vpi_call 2 109 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 121 "$display", "Test Case 3 Failed 0+1" {0 0 0};
    %vpi_call 2 122 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 134 "$display", "Test Case 4 Failed 1+1" {0 0 0};
    %vpi_call 2 135 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 147 "$display", "Test Case 5 Failed 1+0 + CI" {0 0 0};
    %vpi_call 2 148 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.8 ;
    %vpi_call 2 153 "$display", "///////////// SUB TESTS /////////////////////////" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 164 "$display", "Test Case 1 Failed 0-0" {0 0 0};
    %vpi_call 2 165 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 178 "$display", "Test Case 2 Failed 1-0" {0 0 0};
    %vpi_call 2 179 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 191 "$display", "Test Case 3 Failed 0-1" {0 0 0};
    %vpi_call 2 192 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x20ca030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c9c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9e70_0, 0, 1;
    %load/vec4 v0x20ca1c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x20c9f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c9dd0_0, 0, 1;
    %vpi_call 2 204 "$display", "Test Case 4 Failed 1-1" {0 0 0};
    %vpi_call 2 205 "$display", "%b SUM OUTPUT", v0x20ca1c0_0 {0 0 0};
T_2.16 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ca120_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x208d1a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20ca610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20ca610_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .thread T_3;
    .scope S_0x208d1a0;
T_4 ;
    %wait E_0x2097720;
    %vpi_call 2 43 "$display", "Bit Sliced passed?: %b", v0x20ca6b0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bitslice.t.v";
    "./bitslice.v";
