// Seed: 1554682755
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2 = 1;
  assign id_2 = 1 == id_1;
  logic   id_3;
  logic   id_4 = 1;
  supply1 id_5 = id_5[1];
  logic   id_6;
endmodule
