ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"encoder.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.global	__aeabi_f2d
  21              		.global	__aeabi_dmul
  22              		.global	__aeabi_d2f
  23              		.section	.text.encoder_speed,"ax",%progbits
  24              		.align	1
  25              		.global	encoder_speed
  26              		.thumb
  27              		.thumb_func
  28              		.type	encoder_speed, %function
  29              	encoder_speed:
  30              	.LFB738:
  31              		.file 1 "encoder.c"
   1:encoder.c     **** #include "project.h"
   2:encoder.c     **** #include "encoder.h"
   3:encoder.c     **** #include "globals.h"
   4:encoder.c     **** #include "math.h"
   5:encoder.c     **** 
   6:encoder.c     **** 
   7:encoder.c     **** 
   8:encoder.c     **** // Variabili per il filtro a media mobile esponenziale
   9:encoder.c     **** float filtered_u_L = 0.0;
  10:encoder.c     **** float filtered_u_R = 0.0;
  11:encoder.c     **** const float encoder_alpha = 0.97;  // Fattore di smoothing per il filtro
  12:encoder.c     **** 
  13:encoder.c     **** void encoder_speed() {
  32              		.loc 1 13 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 3, -24
  39              		.cfi_offset 4, -20
  40              		.cfi_offset 5, -16
  41              		.cfi_offset 6, -12
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 2DED028B 		vpush.64	{d8}
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 2


  45              		.cfi_def_cfa_offset 32
  46              		.cfi_offset 80, -32
  47              		.cfi_offset 81, -28
  14:encoder.c     ****     uint32_t status = Cy_SysLib_EnterCriticalSection();
  48              		.loc 1 14 0
  49 0006 FFF7FEFF 		bl	Cy_SysLib_EnterCriticalSection
  50              	.LVL0:
  15:encoder.c     ****     
  16:encoder.c     ****     // Calcola la velocità angolare basata sui tick
  17:encoder.c     ****     float raw_u_L = (tick_L / (float)Tick_max) * (1 / f);
  51              		.loc 1 17 0
  52 000a 434E     		ldr	r6, .L8+8
  53 000c 434B     		ldr	r3, .L8+12
  54 000e D6ED007A 		vldr.32	s15, [r6]	@ int
  55 0012 D3ED006A 		vldr.32	s13, [r3]	@ int
  56 0016 424B     		ldr	r3, .L8+16
  18:encoder.c     ****     float raw_u_R = (tick_R / (float)Tick_max) * (1 / f);
  57              		.loc 1 18 0
  58 0018 424F     		ldr	r7, .L8+20
  17:encoder.c     ****     float raw_u_R = (tick_R / (float)Tick_max) * (1 / f);
  59              		.loc 1 17 0
  60 001a 93ED007A 		vldr.32	s14, [r3]
  19:encoder.c     ****     
  20:encoder.c     ****     // Applica il filtro a media mobile esponenziale
  21:encoder.c     ****     filtered_u_L = encoder_alpha * raw_u_L + (1 - encoder_alpha) * filtered_u_L;
  61              		.loc 1 21 0
  62 001e 424B     		ldr	r3, .L8+24
  18:encoder.c     ****     
  63              		.loc 1 18 0
  64 0020 D7ED005A 		vldr.32	s11, [r7]	@ int
  65              		.loc 1 21 0
  66 0024 9FED418A 		vldr.32	s16, .L8+28
  67 0028 9FED415A 		vldr.32	s10, .L8+32
  22:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  23:encoder.c     ****     
  24:encoder.c     ****     // Calcola la velocità lineare delle ruote
  25:encoder.c     ****     v_L = (filtered_u_L * R * 2 * M_PI);
  68              		.loc 1 25 0
  69 002c 414C     		ldr	r4, .L8+36
  17:encoder.c     ****     float raw_u_R = (tick_R / (float)Tick_max) * (1 / f);
  70              		.loc 1 17 0
  71 002e F8EEE66A 		vcvt.f32.s32	s13, s13
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  72              		.loc 1 21 0
  73 0032 F8EEE77A 		vcvt.f32.s32	s15, s15
  17:encoder.c     ****     float raw_u_R = (tick_R / (float)Tick_max) * (1 / f);
  74              		.loc 1 17 0
  75 0036 B7EE006A 		vmov.f32	s12, #1.0e+0
  76 003a C6EE074A 		vdiv.f32	s9, s12, s14
  14:encoder.c     ****     
  77              		.loc 1 14 0
  78 003e 0546     		mov	r5, r0
  79              	.LVL1:
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  80              		.loc 1 21 0
  81 0040 87EEA66A 		vdiv.f32	s12, s15, s13
  82 0044 93ED007A 		vldr.32	s14, [r3]
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 3


  22:encoder.c     ****     
  83              		.loc 1 22 0
  84 0048 D3ED017A 		vldr.32	s15, [r3, #4]
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  85              		.loc 1 21 0
  86 004c 26EE246A 		vmul.f32	s12, s12, s9
  22:encoder.c     ****     
  87              		.loc 1 22 0
  88 0050 F8EEE55A 		vcvt.f32.s32	s11, s11
  89              	.LVL2:
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  90              		.loc 1 21 0
  91 0054 27EE087A 		vmul.f32	s14, s14, s16
  22:encoder.c     ****     
  92              		.loc 1 22 0
  93 0058 67EE887A 		vmul.f32	s15, s15, s16
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  94              		.loc 1 21 0
  95 005c A6EE057A 		vfma.f32	s14, s12, s10
  22:encoder.c     ****     
  96              		.loc 1 22 0
  97 0060 85EEA66A 		vdiv.f32	s12, s11, s13
  21:encoder.c     ****     filtered_u_R = encoder_alpha * raw_u_R + (1 - encoder_alpha) * filtered_u_R;
  98              		.loc 1 21 0
  99 0064 83ED007A 		vstr.32	s14, [r3]
  22:encoder.c     ****     
 100              		.loc 1 22 0
 101 0068 66EE246A 		vmul.f32	s13, s12, s9
 102              	.LVL3:
 103 006c E6EE857A 		vfma.f32	s15, s13, s10
 104 0070 C3ED017A 		vstr.32	s15, [r3, #4]
 105              		.loc 1 25 0
 106 0074 304B     		ldr	r3, .L8+40
 107 0076 D3ED008A 		vldr.32	s17, [r3]
 108 007a 27EE287A 		vmul.f32	s14, s14, s17
  22:encoder.c     ****     
 109              		.loc 1 22 0
 110 007e B0EE678A 		vmov.f32	s16, s15
 111              		.loc 1 25 0
 112 0082 77EE077A 		vadd.f32	s15, s14, s14
 113 0086 17EE900A 		vmov	r0, s15
 114              	.LVL4:
 115 008a FFF7FEFF 		bl	__aeabi_f2d
 116              	.LVL5:
 117 008e 20A3     		adr	r3, .L8
 118 0090 D3E90023 		ldrd	r2, [r3]
 119 0094 FFF7FEFF 		bl	__aeabi_dmul
 120              	.LVL6:
 121 0098 FFF7FEFF 		bl	__aeabi_d2f
 122              	.LVL7:
  26:encoder.c     ****     v_R = (filtered_u_R * R * 2 * M_PI);
 123              		.loc 1 26 0
 124 009c 68EE287A 		vmul.f32	s15, s16, s17
  25:encoder.c     ****     v_R = (filtered_u_R * R * 2 * M_PI);
 125              		.loc 1 25 0
 126 00a0 2060     		str	r0, [r4]	@ float
 127              		.loc 1 26 0
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 4


 128 00a2 77EEA77A 		vadd.f32	s15, s15, s15
 129 00a6 17EE900A 		vmov	r0, s15
 130 00aa FFF7FEFF 		bl	__aeabi_f2d
 131              	.LVL8:
 132 00ae 18A3     		adr	r3, .L8
 133 00b0 D3E90023 		ldrd	r2, [r3]
 134 00b4 FFF7FEFF 		bl	__aeabi_dmul
 135              	.LVL9:
 136 00b8 FFF7FEFF 		bl	__aeabi_d2f
 137              	.LVL10:
 138 00bc 1F4B     		ldr	r3, .L8+44
  27:encoder.c     ****     
  28:encoder.c     ****     // Reimposta i tick per il prossimo intervallo
  29:encoder.c     ****     tick_L = 0;
 139              		.loc 1 29 0
 140 00be 0022     		movs	r2, #0
  26:encoder.c     ****     
 141              		.loc 1 26 0
 142 00c0 1860     		str	r0, [r3]	@ float
 143              		.loc 1 29 0
 144 00c2 3260     		str	r2, [r6]
  30:encoder.c     ****     tick_R = 0;
 145              		.loc 1 30 0
 146 00c4 3A60     		str	r2, [r7]
  31:encoder.c     ****     
  32:encoder.c     ****     // Verifica la direzione desiderata
  33:encoder.c     ****     if (v_L_des < 0) {
 147              		.loc 1 33 0
 148 00c6 1E4A     		ldr	r2, .L8+48
 149 00c8 D2ED007A 		vldr.32	s15, [r2]
  34:encoder.c     ****         v_L = -v_L;
  35:encoder.c     ****     }
  36:encoder.c     ****     if (v_R_des < 0) {
 150              		.loc 1 36 0
 151 00cc 1D4A     		ldr	r2, .L8+52
  33:encoder.c     ****         v_L = -v_L;
 152              		.loc 1 33 0
 153 00ce F5EEC07A 		vcmpe.f32	s15, #0
 154 00d2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
  34:encoder.c     ****         v_L = -v_L;
 155              		.loc 1 34 0
 156 00d6 42BF     		ittt	mi
 157 00d8 D4ED007A 		vldrmi.32	s15, [r4]
 158 00dc F1EE677A 		vnegmi.f32	s15, s15
 159 00e0 C4ED007A 		vstrmi.32	s15, [r4]
 160              		.loc 1 36 0
 161 00e4 D2ED007A 		vldr.32	s15, [r2]
  37:encoder.c     ****         v_R = -v_R;
  38:encoder.c     ****     }
  39:encoder.c     ****     
  40:encoder.c     ****     Cy_SysLib_ExitCriticalSection(status);
  41:encoder.c     **** }
 162              		.loc 1 41 0
 163 00e8 BDEC028B 		vldm	sp!, {d8}
 164              		.cfi_restore 80
 165              		.cfi_restore 81
 166              		.cfi_def_cfa_offset 24
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 5


  36:encoder.c     ****         v_R = -v_R;
 167              		.loc 1 36 0
 168 00ec F5EEC07A 		vcmpe.f32	s15, #0
 169 00f0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
  37:encoder.c     ****         v_R = -v_R;
 170              		.loc 1 37 0
 171 00f4 42BF     		ittt	mi
 172 00f6 D3ED007A 		vldrmi.32	s15, [r3]
 173 00fa F1EE677A 		vnegmi.f32	s15, s15
 174 00fe C3ED007A 		vstrmi.32	s15, [r3]
  40:encoder.c     **** }
 175              		.loc 1 40 0
 176 0102 2846     		mov	r0, r5
 177              		.loc 1 41 0
 178 0104 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 179              		.cfi_restore 14
 180              		.cfi_restore 7
 181              		.cfi_restore 6
 182              		.cfi_restore 5
 183              		.cfi_restore 4
 184              		.cfi_restore 3
 185              		.cfi_def_cfa_offset 0
 186              	.LVL11:
  40:encoder.c     **** }
 187              		.loc 1 40 0
 188 0108 FFF7FEBF 		b	Cy_SysLib_ExitCriticalSection
 189              	.LVL12:
 190              	.L9:
 191 010c AFF30080 		.align	3
 192              	.L8:
 193 0110 182D4454 		.word	1413754136
 194 0114 FB210940 		.word	1074340347
 195 0118 00000000 		.word	tick_L
 196 011c 00000000 		.word	Tick_max
 197 0120 00000000 		.word	f
 198 0124 00000000 		.word	tick_R
 199 0128 00000000 		.word	.LANCHOR0
 200 012c 80C2F53C 		.word	1022739072
 201 0130 EC51783F 		.word	1064849900
 202 0134 00000000 		.word	v_L
 203 0138 00000000 		.word	R
 204 013c 00000000 		.word	v_R
 205 0140 00000000 		.word	v_L_des
 206 0144 00000000 		.word	v_R_des
 207              		.cfi_endproc
 208              	.LFE738:
 209              		.size	encoder_speed, .-encoder_speed
 210              		.section	.text.encoder_L_IRQ_Handler,"ax",%progbits
 211              		.align	1
 212              		.global	encoder_L_IRQ_Handler
 213              		.thumb
 214              		.thumb_func
 215              		.type	encoder_L_IRQ_Handler, %function
 216              	encoder_L_IRQ_Handler:
 217              	.LFB739:
  42:encoder.c     **** 
  43:encoder.c     **** void encoder_L_IRQ_Handler(void) {
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 6


 218              		.loc 1 43 0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
  44:encoder.c     ****     NVIC_ClearPendingIRQ(encoder_L_int_cfg.intrSrc);
 223              		.loc 1 44 0
 224 0000 094B     		ldr	r3, .L13
 225 0002 B3F90030 		ldrsh	r3, [r3]
 226              	.LVL13:
 227              	.LBB4:
 228              	.LBB5:
 229              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 7


  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 8


 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 9


 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 10


 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 11


 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 12


 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 13


 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 14


 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 15


 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 16


 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 17


 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 18


 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 19


 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 20


 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 21


 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 22


 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 23


 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 24


1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 25


1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 26


1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 27


1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 28


1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 29


1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 30


1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 31


1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 32


1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 33


1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 34


1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 35


1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 36


1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 37


1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 230              		.loc 2 1768 0
 231 0006 002B     		cmp	r3, #0
 232 0008 09DB     		blt	.L11
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 233              		.loc 2 1770 0
 234 000a 5A09     		lsrs	r2, r3, #5
 235 000c 0121     		movs	r1, #1
 236 000e 03F01F03 		and	r3, r3, #31
 237              	.LVL14:
 238 0012 01FA03F3 		lsl	r3, r1, r3
 239 0016 6032     		adds	r2, r2, #96
 240 0018 0449     		ldr	r1, .L13+4
 241 001a 41F82230 		str	r3, [r1, r2, lsl #2]
 242              	.L11:
 243              	.LVL15:
 244              	.LBE5:
 245              	.LBE4:
  45:encoder.c     ****     ++tick_L;
 246              		.loc 1 45 0
 247 001e 044A     		ldr	r2, .L13+8
 248 0020 1368     		ldr	r3, [r2]
 249 0022 0133     		adds	r3, r3, #1
 250 0024 1360     		str	r3, [r2]
 251 0026 7047     		bx	lr
 252              	.L14:
 253              		.align	2
 254              	.L13:
 255 0028 00000000 		.word	encoder_L_int_cfg
 256 002c 00E100E0 		.word	-536813312
 257 0030 00000000 		.word	tick_L
 258              		.cfi_endproc
 259              	.LFE739:
 260              		.size	encoder_L_IRQ_Handler, .-encoder_L_IRQ_Handler
 261              		.section	.text.encoder_R_IRQ_Handler,"ax",%progbits
 262              		.align	1
 263              		.global	encoder_R_IRQ_Handler
 264              		.thumb
 265              		.thumb_func
 266              		.type	encoder_R_IRQ_Handler, %function
 267              	encoder_R_IRQ_Handler:
 268              	.LFB740:
  46:encoder.c     **** }
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 38


  47:encoder.c     **** 
  48:encoder.c     **** void encoder_R_IRQ_Handler(void) {
 269              		.loc 1 48 0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
  49:encoder.c     ****     NVIC_ClearPendingIRQ(encoder_R_int_cfg.intrSrc);
 274              		.loc 1 49 0
 275 0000 094B     		ldr	r3, .L17
 276 0002 B3F90030 		ldrsh	r3, [r3]
 277              	.LVL16:
 278              	.LBB8:
 279              	.LBB9:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 280              		.loc 2 1768 0
 281 0006 002B     		cmp	r3, #0
 282 0008 09DB     		blt	.L16
 283              		.loc 2 1770 0
 284 000a 5A09     		lsrs	r2, r3, #5
 285 000c 0121     		movs	r1, #1
 286 000e 03F01F03 		and	r3, r3, #31
 287              	.LVL17:
 288 0012 01FA03F3 		lsl	r3, r1, r3
 289 0016 6032     		adds	r2, r2, #96
 290 0018 0449     		ldr	r1, .L17+4
 291 001a 41F82230 		str	r3, [r1, r2, lsl #2]
 292              	.L16:
 293              	.LVL18:
 294              	.LBE9:
 295              	.LBE8:
  50:encoder.c     ****     ++tick_R;
 296              		.loc 1 50 0
 297 001e 044A     		ldr	r2, .L17+8
 298 0020 1368     		ldr	r3, [r2]
 299 0022 0133     		adds	r3, r3, #1
 300 0024 1360     		str	r3, [r2]
 301 0026 7047     		bx	lr
 302              	.L18:
 303              		.align	2
 304              	.L17:
 305 0028 00000000 		.word	encoder_R_int_cfg
 306 002c 00E100E0 		.word	-536813312
 307 0030 00000000 		.word	tick_R
 308              		.cfi_endproc
 309              	.LFE740:
 310              		.size	encoder_R_IRQ_Handler, .-encoder_R_IRQ_Handler
 311              		.global	encoder_alpha
 312              		.global	filtered_u_R
 313              		.global	filtered_u_L
 314              		.section	.rodata
 315              		.align	2
 316              		.type	encoder_alpha, %object
 317              		.size	encoder_alpha, 4
 318              	encoder_alpha:
 319 0000 EC51783F 		.word	1064849900
 320              		.bss
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 39


 321              		.align	2
 322              		.set	.LANCHOR0,. + 0
 323              		.type	filtered_u_L, %object
 324              		.size	filtered_u_L, 4
 325              	filtered_u_L:
 326 0000 00000000 		.space	4
 327              		.type	filtered_u_R, %object
 328              		.size	filtered_u_R, 4
 329              	filtered_u_R:
 330 0004 00000000 		.space	4
 331              		.text
 332              	.Letext0:
 333              		.file 3 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 334              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 335              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 336              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 337              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 338              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 339              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 340              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_pwm.h"
 341              		.file 11 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 342              		.file 12 "Generated_Source\\PSoC6/UART_1.h"
 343              		.file 13 "Generated_Source\\PSoC6/Counter_1.h"
 344              		.file 14 "Generated_Source\\PSoC6/PWM_L.h"
 345              		.file 15 "Generated_Source\\PSoC6/PWM_R.h"
 346              		.file 16 "Generated_Source\\PSoC6/Counter_2.h"
 347              		.file 17 "Generated_Source\\PSoC6/Counter_4.h"
 348              		.file 18 "Generated_Source\\PSoC6/Counter_3.h"
 349              		.file 19 "globals.h"
 350              		.file 20 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 351              		.section	.debug_info,"",%progbits
 352              	.Ldebug_info0:
 353 0000 960F0000 		.4byte	0xf96
 354 0004 0400     		.2byte	0x4
 355 0006 00000000 		.4byte	.Ldebug_abbrev0
 356 000a 04       		.byte	0x4
 357 000b 01       		.uleb128 0x1
 358 000c EF130000 		.4byte	.LASF364
 359 0010 0C       		.byte	0xc
 360 0011 99010000 		.4byte	.LASF365
 361 0015 00030000 		.4byte	.LASF366
 362 0019 00000000 		.4byte	.Ldebug_ranges0+0
 363 001d 00000000 		.4byte	0
 364 0021 00000000 		.4byte	.Ldebug_line0
 365 0025 02       		.uleb128 0x2
 366 0026 04       		.byte	0x4
 367 0027 04       		.byte	0x4
 368 0028 38170000 		.4byte	.LASF0
 369 002c 03       		.uleb128 0x3
 370 002d 04       		.byte	0x4
 371 002e 05       		.byte	0x5
 372 002f 696E7400 		.ascii	"int\000"
 373 0033 04       		.uleb128 0x4
 374 0034 02       		.byte	0x2
 375 0035 F4030000 		.4byte	0x3f4
 376 0039 03       		.byte	0x3
 377 003a 24       		.byte	0x24
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 40


 378 003b F4030000 		.4byte	0x3f4
 379 003f 05       		.uleb128 0x5
 380 0040 68190000 		.4byte	.LASF1
 381 0044 71       		.sleb128 -15
 382 0045 05       		.uleb128 0x5
 383 0046 6B130000 		.4byte	.LASF2
 384 004a 72       		.sleb128 -14
 385 004b 05       		.uleb128 0x5
 386 004c CF190000 		.4byte	.LASF3
 387 0050 73       		.sleb128 -13
 388 0051 05       		.uleb128 0x5
 389 0052 D1040000 		.4byte	.LASF4
 390 0056 74       		.sleb128 -12
 391 0057 05       		.uleb128 0x5
 392 0058 C80E0000 		.4byte	.LASF5
 393 005c 75       		.sleb128 -11
 394 005d 05       		.uleb128 0x5
 395 005e FD170000 		.4byte	.LASF6
 396 0062 76       		.sleb128 -10
 397 0063 05       		.uleb128 0x5
 398 0064 B4070000 		.4byte	.LASF7
 399 0068 7B       		.sleb128 -5
 400 0069 05       		.uleb128 0x5
 401 006a EB170000 		.4byte	.LASF8
 402 006e 7C       		.sleb128 -4
 403 006f 05       		.uleb128 0x5
 404 0070 31040000 		.4byte	.LASF9
 405 0074 7E       		.sleb128 -2
 406 0075 05       		.uleb128 0x5
 407 0076 A2160000 		.4byte	.LASF10
 408 007a 7F       		.sleb128 -1
 409 007b 06       		.uleb128 0x6
 410 007c 1C1B0000 		.4byte	.LASF11
 411 0080 00       		.byte	0
 412 0081 06       		.uleb128 0x6
 413 0082 5E100000 		.4byte	.LASF12
 414 0086 01       		.byte	0x1
 415 0087 06       		.uleb128 0x6
 416 0088 7F020000 		.4byte	.LASF13
 417 008c 02       		.byte	0x2
 418 008d 06       		.uleb128 0x6
 419 008e AE150000 		.4byte	.LASF14
 420 0092 03       		.byte	0x3
 421 0093 06       		.uleb128 0x6
 422 0094 FC110000 		.4byte	.LASF15
 423 0098 04       		.byte	0x4
 424 0099 06       		.uleb128 0x6
 425 009a 911A0000 		.4byte	.LASF16
 426 009e 05       		.byte	0x5
 427 009f 06       		.uleb128 0x6
 428 00a0 820F0000 		.4byte	.LASF17
 429 00a4 06       		.byte	0x6
 430 00a5 06       		.uleb128 0x6
 431 00a6 5E050000 		.4byte	.LASF18
 432 00aa 07       		.byte	0x7
 433 00ab 06       		.uleb128 0x6
 434 00ac 34150000 		.4byte	.LASF19
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 41


 435 00b0 08       		.byte	0x8
 436 00b1 06       		.uleb128 0x6
 437 00b2 520A0000 		.4byte	.LASF20
 438 00b6 09       		.byte	0x9
 439 00b7 06       		.uleb128 0x6
 440 00b8 E60A0000 		.4byte	.LASF21
 441 00bc 0A       		.byte	0xa
 442 00bd 06       		.uleb128 0x6
 443 00be 37080000 		.4byte	.LASF22
 444 00c2 0B       		.byte	0xb
 445 00c3 06       		.uleb128 0x6
 446 00c4 C3120000 		.4byte	.LASF23
 447 00c8 0C       		.byte	0xc
 448 00c9 06       		.uleb128 0x6
 449 00ca 7A050000 		.4byte	.LASF24
 450 00ce 0D       		.byte	0xd
 451 00cf 06       		.uleb128 0x6
 452 00d0 BF140000 		.4byte	.LASF25
 453 00d4 0E       		.byte	0xe
 454 00d5 06       		.uleb128 0x6
 455 00d6 24000000 		.4byte	.LASF26
 456 00da 0F       		.byte	0xf
 457 00db 06       		.uleb128 0x6
 458 00dc 02190000 		.4byte	.LASF27
 459 00e0 10       		.byte	0x10
 460 00e1 06       		.uleb128 0x6
 461 00e2 550D0000 		.4byte	.LASF28
 462 00e6 11       		.byte	0x11
 463 00e7 06       		.uleb128 0x6
 464 00e8 BC040000 		.4byte	.LASF29
 465 00ec 12       		.byte	0x12
 466 00ed 06       		.uleb128 0x6
 467 00ee 240D0000 		.4byte	.LASF30
 468 00f2 13       		.byte	0x13
 469 00f3 06       		.uleb128 0x6
 470 00f4 46020000 		.4byte	.LASF31
 471 00f8 14       		.byte	0x14
 472 00f9 06       		.uleb128 0x6
 473 00fa 6B070000 		.4byte	.LASF32
 474 00fe 15       		.byte	0x15
 475 00ff 06       		.uleb128 0x6
 476 0100 200B0000 		.4byte	.LASF33
 477 0104 16       		.byte	0x16
 478 0105 06       		.uleb128 0x6
 479 0106 09020000 		.4byte	.LASF34
 480 010a 17       		.byte	0x17
 481 010b 06       		.uleb128 0x6
 482 010c E0120000 		.4byte	.LASF35
 483 0110 18       		.byte	0x18
 484 0111 06       		.uleb128 0x6
 485 0112 F30D0000 		.4byte	.LASF36
 486 0116 19       		.byte	0x19
 487 0117 06       		.uleb128 0x6
 488 0118 CA000000 		.4byte	.LASF37
 489 011c 1A       		.byte	0x1a
 490 011d 06       		.uleb128 0x6
 491 011e 13090000 		.4byte	.LASF38
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 42


 492 0122 1B       		.byte	0x1b
 493 0123 06       		.uleb128 0x6
 494 0124 FB1B0000 		.4byte	.LASF39
 495 0128 1C       		.byte	0x1c
 496 0129 06       		.uleb128 0x6
 497 012a 8A180000 		.4byte	.LASF40
 498 012e 1D       		.byte	0x1d
 499 012f 06       		.uleb128 0x6
 500 0130 6B0D0000 		.4byte	.LASF41
 501 0134 1E       		.byte	0x1e
 502 0135 06       		.uleb128 0x6
 503 0136 DC140000 		.4byte	.LASF42
 504 013a 1F       		.byte	0x1f
 505 013b 06       		.uleb128 0x6
 506 013c 2F120000 		.4byte	.LASF43
 507 0140 20       		.byte	0x20
 508 0141 06       		.uleb128 0x6
 509 0142 7C080000 		.4byte	.LASF44
 510 0146 21       		.byte	0x21
 511 0147 06       		.uleb128 0x6
 512 0148 AD1A0000 		.4byte	.LASF45
 513 014c 22       		.byte	0x22
 514 014d 06       		.uleb128 0x6
 515 014e 3C0C0000 		.4byte	.LASF46
 516 0152 23       		.byte	0x23
 517 0153 06       		.uleb128 0x6
 518 0154 A3010000 		.4byte	.LASF47
 519 0158 24       		.byte	0x24
 520 0159 06       		.uleb128 0x6
 521 015a A2140000 		.4byte	.LASF48
 522 015e 25       		.byte	0x25
 523 015f 06       		.uleb128 0x6
 524 0160 41070000 		.4byte	.LASF49
 525 0164 26       		.byte	0x26
 526 0165 06       		.uleb128 0x6
 527 0166 36190000 		.4byte	.LASF50
 528 016a 27       		.byte	0x27
 529 016b 06       		.uleb128 0x6
 530 016c 690E0000 		.4byte	.LASF51
 531 0170 28       		.byte	0x28
 532 0171 06       		.uleb128 0x6
 533 0172 75180000 		.4byte	.LASF52
 534 0176 29       		.byte	0x29
 535 0177 06       		.uleb128 0x6
 536 0178 520F0000 		.4byte	.LASF53
 537 017c 2A       		.byte	0x2a
 538 017d 06       		.uleb128 0x6
 539 017e 8F150000 		.4byte	.LASF54
 540 0182 2B       		.byte	0x2b
 541 0183 06       		.uleb128 0x6
 542 0184 ED000000 		.4byte	.LASF55
 543 0188 2C       		.byte	0x2c
 544 0189 06       		.uleb128 0x6
 545 018a 37060000 		.4byte	.LASF56
 546 018e 2D       		.byte	0x2d
 547 018f 06       		.uleb128 0x6
 548 0190 440E0000 		.4byte	.LASF57
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 43


 549 0194 2E       		.byte	0x2e
 550 0195 06       		.uleb128 0x6
 551 0196 BA130000 		.4byte	.LASF58
 552 019a 2F       		.byte	0x2f
 553 019b 06       		.uleb128 0x6
 554 019c A0110000 		.4byte	.LASF59
 555 01a0 30       		.byte	0x30
 556 01a1 06       		.uleb128 0x6
 557 01a2 ED070000 		.4byte	.LASF60
 558 01a6 31       		.byte	0x31
 559 01a7 06       		.uleb128 0x6
 560 01a8 44160000 		.4byte	.LASF61
 561 01ac 32       		.byte	0x32
 562 01ad 06       		.uleb128 0x6
 563 01ae 8B0B0000 		.4byte	.LASF62
 564 01b2 33       		.byte	0x33
 565 01b3 06       		.uleb128 0x6
 566 01b4 4E010000 		.4byte	.LASF63
 567 01b8 34       		.byte	0x34
 568 01b9 06       		.uleb128 0x6
 569 01ba 34100000 		.4byte	.LASF64
 570 01be 35       		.byte	0x35
 571 01bf 06       		.uleb128 0x6
 572 01c0 1C170000 		.4byte	.LASF65
 573 01c4 36       		.byte	0x36
 574 01c5 06       		.uleb128 0x6
 575 01c6 D1180000 		.4byte	.LASF66
 576 01ca 37       		.byte	0x37
 577 01cb 06       		.uleb128 0x6
 578 01cc AF0A0000 		.4byte	.LASF67
 579 01d0 38       		.byte	0x38
 580 01d1 06       		.uleb128 0x6
 581 01d2 A7000000 		.4byte	.LASF68
 582 01d6 39       		.byte	0x39
 583 01d7 06       		.uleb128 0x6
 584 01d8 A1190000 		.4byte	.LASF69
 585 01dc 3A       		.byte	0x3a
 586 01dd 06       		.uleb128 0x6
 587 01de 18100000 		.4byte	.LASF70
 588 01e2 3B       		.byte	0x3b
 589 01e3 06       		.uleb128 0x6
 590 01e4 1A0A0000 		.4byte	.LASF71
 591 01e8 3C       		.byte	0x3c
 592 01e9 06       		.uleb128 0x6
 593 01ea 381B0000 		.4byte	.LASF72
 594 01ee 3D       		.byte	0x3d
 595 01ef 06       		.uleb128 0x6
 596 01f0 7F100000 		.4byte	.LASF73
 597 01f4 3E       		.byte	0x3e
 598 01f5 06       		.uleb128 0x6
 599 01f6 B0020000 		.4byte	.LASF74
 600 01fa 3F       		.byte	0x3f
 601 01fb 06       		.uleb128 0x6
 602 01fc CA150000 		.4byte	.LASF75
 603 0200 40       		.byte	0x40
 604 0201 06       		.uleb128 0x6
 605 0202 030B0000 		.4byte	.LASF76
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 44


 606 0206 41       		.byte	0x41
 607 0207 06       		.uleb128 0x6
 608 0208 E4030000 		.4byte	.LASF77
 609 020c 42       		.byte	0x42
 610 020d 06       		.uleb128 0x6
 611 020e B4170000 		.4byte	.LASF78
 612 0212 43       		.byte	0x43
 613 0213 06       		.uleb128 0x6
 614 0214 D00B0000 		.4byte	.LASF79
 615 0218 44       		.byte	0x44
 616 0219 06       		.uleb128 0x6
 617 021a 691B0000 		.4byte	.LASF80
 618 021e 45       		.byte	0x45
 619 021f 06       		.uleb128 0x6
 620 0220 9C100000 		.4byte	.LASF81
 621 0224 46       		.byte	0x46
 622 0225 06       		.uleb128 0x6
 623 0226 78060000 		.4byte	.LASF82
 624 022a 47       		.byte	0x47
 625 022b 06       		.uleb128 0x6
 626 022c 05160000 		.4byte	.LASF83
 627 0230 48       		.byte	0x48
 628 0231 06       		.uleb128 0x6
 629 0232 520B0000 		.4byte	.LASF84
 630 0236 49       		.byte	0x49
 631 0237 06       		.uleb128 0x6
 632 0238 02010000 		.4byte	.LASF85
 633 023c 4A       		.byte	0x4a
 634 023d 06       		.uleb128 0x6
 635 023e FC0F0000 		.4byte	.LASF86
 636 0242 4B       		.byte	0x4b
 637 0243 06       		.uleb128 0x6
 638 0244 B8100000 		.4byte	.LASF87
 639 0248 4C       		.byte	0x4c
 640 0249 06       		.uleb128 0x6
 641 024a A7060000 		.4byte	.LASF88
 642 024e 4D       		.byte	0x4d
 643 024f 06       		.uleb128 0x6
 644 0250 F8140000 		.4byte	.LASF89
 645 0254 4E       		.byte	0x4e
 646 0255 06       		.uleb128 0x6
 647 0256 6E0B0000 		.4byte	.LASF90
 648 025a 4F       		.byte	0x4f
 649 025b 06       		.uleb128 0x6
 650 025c 28010000 		.4byte	.LASF91
 651 0260 50       		.byte	0x50
 652 0261 06       		.uleb128 0x6
 653 0262 19130000 		.4byte	.LASF92
 654 0266 51       		.byte	0x51
 655 0267 06       		.uleb128 0x6
 656 0268 A7080000 		.4byte	.LASF93
 657 026c 52       		.byte	0x52
 658 026d 06       		.uleb128 0x6
 659 026e DA1A0000 		.4byte	.LASF94
 660 0272 53       		.byte	0x53
 661 0273 06       		.uleb128 0x6
 662 0274 BA1B0000 		.4byte	.LASF95
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 45


 663 0278 54       		.byte	0x54
 664 0279 06       		.uleb128 0x6
 665 027a 590C0000 		.4byte	.LASF96
 666 027e 55       		.byte	0x55
 667 027f 06       		.uleb128 0x6
 668 0280 DC0F0000 		.4byte	.LASF97
 669 0284 56       		.byte	0x56
 670 0285 06       		.uleb128 0x6
 671 0286 C7050000 		.4byte	.LASF98
 672 028a 57       		.byte	0x57
 673 028b 06       		.uleb128 0x6
 674 028c 311C0000 		.4byte	.LASF99
 675 0290 58       		.byte	0x58
 676 0291 06       		.uleb128 0x6
 677 0292 80110000 		.4byte	.LASF100
 678 0296 59       		.byte	0x59
 679 0297 06       		.uleb128 0x6
 680 0298 D61B0000 		.4byte	.LASF101
 681 029c 5A       		.byte	0x5a
 682 029d 06       		.uleb128 0x6
 683 029e 2A0E0000 		.4byte	.LASF102
 684 02a2 5B       		.byte	0x5b
 685 02a3 06       		.uleb128 0x6
 686 02a4 17040000 		.4byte	.LASF103
 687 02a8 5C       		.byte	0x5c
 688 02a9 06       		.uleb128 0x6
 689 02aa E9160000 		.4byte	.LASF104
 690 02ae 5D       		.byte	0x5d
 691 02af 06       		.uleb128 0x6
 692 02b0 2F090000 		.4byte	.LASF105
 693 02b4 5E       		.byte	0x5e
 694 02b5 06       		.uleb128 0x6
 695 02b6 851B0000 		.4byte	.LASF106
 696 02ba 5F       		.byte	0x5f
 697 02bb 06       		.uleb128 0x6
 698 02bc D5100000 		.4byte	.LASF107
 699 02c0 60       		.byte	0x60
 700 02c1 06       		.uleb128 0x6
 701 02c2 98030000 		.4byte	.LASF108
 702 02c6 61       		.byte	0x61
 703 02c7 06       		.uleb128 0x6
 704 02c8 0D180000 		.4byte	.LASF109
 705 02cc 62       		.byte	0x62
 706 02cd 06       		.uleb128 0x6
 707 02ce CF090000 		.4byte	.LASF110
 708 02d2 63       		.byte	0x63
 709 02d3 06       		.uleb128 0x6
 710 02d4 511C0000 		.4byte	.LASF111
 711 02d8 64       		.byte	0x64
 712 02d9 06       		.uleb128 0x6
 713 02da AE0E0000 		.4byte	.LASF112
 714 02de 65       		.byte	0x65
 715 02df 06       		.uleb128 0x6
 716 02e0 C5070000 		.4byte	.LASF113
 717 02e4 66       		.byte	0x66
 718 02e5 06       		.uleb128 0x6
 719 02e6 67170000 		.4byte	.LASF114
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 46


 720 02ea 67       		.byte	0x67
 721 02eb 06       		.uleb128 0x6
 722 02ec 860C0000 		.4byte	.LASF115
 723 02f0 68       		.byte	0x68
 724 02f1 06       		.uleb128 0x6
 725 02f2 E4010000 		.4byte	.LASF116
 726 02f6 69       		.byte	0x69
 727 02f7 06       		.uleb128 0x6
 728 02f8 15110000 		.4byte	.LASF117
 729 02fc 6A       		.byte	0x6a
 730 02fd 06       		.uleb128 0x6
 731 02fe 8F070000 		.4byte	.LASF118
 732 0302 6B       		.byte	0x6b
 733 0303 06       		.uleb128 0x6
 734 0304 761A0000 		.4byte	.LASF119
 735 0308 6C       		.byte	0x6c
 736 0309 06       		.uleb128 0x6
 737 030a 670F0000 		.4byte	.LASF120
 738 030e 6D       		.byte	0x6d
 739 030f 06       		.uleb128 0x6
 740 0310 43050000 		.4byte	.LASF121
 741 0314 6E       		.byte	0x6e
 742 0315 06       		.uleb128 0x6
 743 0316 9F1B0000 		.4byte	.LASF122
 744 031a 6F       		.byte	0x6f
 745 031b 06       		.uleb128 0x6
 746 031c 370A0000 		.4byte	.LASF123
 747 0320 70       		.byte	0x70
 748 0321 06       		.uleb128 0x6
 749 0322 3D000000 		.4byte	.LASF124
 750 0326 71       		.byte	0x71
 751 0327 06       		.uleb128 0x6
 752 0328 CB0A0000 		.4byte	.LASF125
 753 032c 72       		.byte	0x72
 754 032d 06       		.uleb128 0x6
 755 032e E7040000 		.4byte	.LASF126
 756 0332 73       		.byte	0x73
 757 0333 06       		.uleb128 0x6
 758 0334 D0170000 		.4byte	.LASF127
 759 0338 74       		.byte	0x74
 760 0339 06       		.uleb128 0x6
 761 033a ED0C0000 		.4byte	.LASF128
 762 033e 75       		.byte	0x75
 763 033f 06       		.uleb128 0x6
 764 0340 7F130000 		.4byte	.LASF129
 765 0344 76       		.byte	0x76
 766 0345 06       		.uleb128 0x6
 767 0346 68030000 		.4byte	.LASF130
 768 034a 77       		.byte	0x77
 769 034b 06       		.uleb128 0x6
 770 034c 21160000 		.4byte	.LASF131
 771 0350 78       		.byte	0x78
 772 0351 06       		.uleb128 0x6
 773 0352 E5020000 		.4byte	.LASF132
 774 0356 79       		.byte	0x79
 775 0357 06       		.uleb128 0x6
 776 0358 091A0000 		.4byte	.LASF133
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 47


 777 035c 7A       		.byte	0x7a
 778 035d 06       		.uleb128 0x6
 779 035e FC0E0000 		.4byte	.LASF134
 780 0362 7B       		.byte	0x7b
 781 0363 06       		.uleb128 0x6
 782 0364 02050000 		.4byte	.LASF135
 783 0368 7C       		.byte	0x7c
 784 0369 06       		.uleb128 0x6
 785 036a 27180000 		.4byte	.LASF136
 786 036e 7D       		.byte	0x7d
 787 036f 06       		.uleb128 0x6
 788 0370 E9090000 		.4byte	.LASF137
 789 0374 7E       		.byte	0x7e
 790 0375 06       		.uleb128 0x6
 791 0376 4B120000 		.4byte	.LASF138
 792 037a 7F       		.byte	0x7f
 793 037b 06       		.uleb128 0x6
 794 037c B5110000 		.4byte	.LASF139
 795 0380 80       		.byte	0x80
 796 0381 06       		.uleb128 0x6
 797 0382 A6040000 		.4byte	.LASF140
 798 0386 81       		.byte	0x81
 799 0387 06       		.uleb128 0x6
 800 0388 81170000 		.4byte	.LASF141
 801 038c 82       		.byte	0x82
 802 038d 06       		.uleb128 0x6
 803 038e A00C0000 		.4byte	.LASF142
 804 0392 83       		.byte	0x83
 805 0393 06       		.uleb128 0x6
 806 0394 70000000 		.4byte	.LASF143
 807 0398 84       		.byte	0x84
 808 0399 06       		.uleb128 0x6
 809 039a FC080000 		.4byte	.LASF144
 810 039e 85       		.byte	0x85
 811 039f 06       		.uleb128 0x6
 812 03a0 8B160000 		.4byte	.LASF145
 813 03a4 86       		.byte	0x86
 814 03a5 06       		.uleb128 0x6
 815 03a6 C70C0000 		.4byte	.LASF146
 816 03aa 87       		.byte	0x87
 817 03ab 06       		.uleb128 0x6
 818 03ac 00040000 		.4byte	.LASF147
 819 03b0 88       		.byte	0x88
 820 03b1 06       		.uleb128 0x6
 821 03b2 97050000 		.4byte	.LASF148
 822 03b6 89       		.byte	0x89
 823 03b7 06       		.uleb128 0x6
 824 03b8 F1190000 		.4byte	.LASF149
 825 03bc 8A       		.byte	0x8a
 826 03bd 06       		.uleb128 0x6
 827 03be 92090000 		.4byte	.LASF150
 828 03c2 8B       		.byte	0x8b
 829 03c3 06       		.uleb128 0x6
 830 03c4 FF090000 		.4byte	.LASF151
 831 03c8 8C       		.byte	0x8c
 832 03c9 06       		.uleb128 0x6
 833 03ca 0F080000 		.4byte	.LASF152
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 48


 834 03ce 8D       		.byte	0x8d
 835 03cf 06       		.uleb128 0x6
 836 03d0 7B150000 		.4byte	.LASF153
 837 03d4 8E       		.byte	0x8e
 838 03d5 06       		.uleb128 0x6
 839 03d6 3C0F0000 		.4byte	.LASF154
 840 03da 8F       		.byte	0x8f
 841 03db 06       		.uleb128 0x6
 842 03dc C4060000 		.4byte	.LASF155
 843 03e0 90       		.byte	0x90
 844 03e1 06       		.uleb128 0x6
 845 03e2 50150000 		.4byte	.LASF156
 846 03e6 91       		.byte	0x91
 847 03e7 06       		.uleb128 0x6
 848 03e8 B6090000 		.4byte	.LASF157
 849 03ec 92       		.byte	0x92
 850 03ed 06       		.uleb128 0x6
 851 03ee BF0B0000 		.4byte	.LASF158
 852 03f2 F0       		.byte	0xf0
 853 03f3 00       		.byte	0
 854 03f4 02       		.uleb128 0x2
 855 03f5 02       		.byte	0x2
 856 03f6 05       		.byte	0x5
 857 03f7 CD020000 		.4byte	.LASF159
 858 03fb 07       		.uleb128 0x7
 859 03fc D9080000 		.4byte	.LASF161
 860 0400 03       		.byte	0x3
 861 0401 F4       		.byte	0xf4
 862 0402 33000000 		.4byte	0x33
 863 0406 02       		.uleb128 0x2
 864 0407 01       		.byte	0x1
 865 0408 06       		.byte	0x6
 866 0409 DE190000 		.4byte	.LASF160
 867 040d 07       		.uleb128 0x7
 868 040e 2C190000 		.4byte	.LASF162
 869 0412 04       		.byte	0x4
 870 0413 1D       		.byte	0x1d
 871 0414 18040000 		.4byte	0x418
 872 0418 02       		.uleb128 0x2
 873 0419 01       		.byte	0x1
 874 041a 08       		.byte	0x8
 875 041b 3D180000 		.4byte	.LASF163
 876 041f 07       		.uleb128 0x7
 877 0420 860E0000 		.4byte	.LASF164
 878 0424 04       		.byte	0x4
 879 0425 29       		.byte	0x29
 880 0426 F4030000 		.4byte	0x3f4
 881 042a 07       		.uleb128 0x7
 882 042b A9070000 		.4byte	.LASF165
 883 042f 04       		.byte	0x4
 884 0430 2B       		.byte	0x2b
 885 0431 35040000 		.4byte	0x435
 886 0435 02       		.uleb128 0x2
 887 0436 02       		.byte	0x2
 888 0437 07       		.byte	0x7
 889 0438 2F110000 		.4byte	.LASF166
 890 043c 07       		.uleb128 0x7
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 49


 891 043d B50B0000 		.4byte	.LASF167
 892 0441 04       		.byte	0x4
 893 0442 3F       		.byte	0x3f
 894 0443 47040000 		.4byte	0x447
 895 0447 02       		.uleb128 0x2
 896 0448 04       		.byte	0x4
 897 0449 05       		.byte	0x5
 898 044a 10130000 		.4byte	.LASF168
 899 044e 07       		.uleb128 0x7
 900 044f 4B180000 		.4byte	.LASF169
 901 0453 04       		.byte	0x4
 902 0454 41       		.byte	0x41
 903 0455 59040000 		.4byte	0x459
 904 0459 02       		.uleb128 0x2
 905 045a 04       		.byte	0x4
 906 045b 07       		.byte	0x7
 907 045c D7160000 		.4byte	.LASF170
 908 0460 02       		.uleb128 0x2
 909 0461 08       		.byte	0x8
 910 0462 05       		.byte	0x5
 911 0463 B40D0000 		.4byte	.LASF171
 912 0467 02       		.uleb128 0x2
 913 0468 08       		.byte	0x8
 914 0469 07       		.byte	0x7
 915 046a EB060000 		.4byte	.LASF172
 916 046e 02       		.uleb128 0x2
 917 046f 04       		.byte	0x4
 918 0470 07       		.byte	0x7
 919 0471 790C0000 		.4byte	.LASF173
 920 0475 07       		.uleb128 0x7
 921 0476 DE0C0000 		.4byte	.LASF174
 922 047a 05       		.byte	0x5
 923 047b 18       		.byte	0x18
 924 047c 0D040000 		.4byte	0x40d
 925 0480 07       		.uleb128 0x7
 926 0481 5B040000 		.4byte	.LASF175
 927 0485 05       		.byte	0x5
 928 0486 20       		.byte	0x20
 929 0487 1F040000 		.4byte	0x41f
 930 048b 07       		.uleb128 0x7
 931 048c 58110000 		.4byte	.LASF176
 932 0490 05       		.byte	0x5
 933 0491 24       		.byte	0x24
 934 0492 2A040000 		.4byte	0x42a
 935 0496 07       		.uleb128 0x7
 936 0497 3E170000 		.4byte	.LASF177
 937 049b 05       		.byte	0x5
 938 049c 2C       		.byte	0x2c
 939 049d 3C040000 		.4byte	0x43c
 940 04a1 07       		.uleb128 0x7
 941 04a2 29050000 		.4byte	.LASF178
 942 04a6 05       		.byte	0x5
 943 04a7 30       		.byte	0x30
 944 04a8 4E040000 		.4byte	0x44e
 945 04ac 08       		.uleb128 0x8
 946 04ad 040E     		.2byte	0xe04
 947 04af 02       		.byte	0x2
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 50


 948 04b0 9601     		.2byte	0x196
 949 04b2 68050000 		.4byte	0x568
 950 04b6 09       		.uleb128 0x9
 951 04b7 C2050000 		.4byte	.LASF179
 952 04bb 02       		.byte	0x2
 953 04bc 9801     		.2byte	0x198
 954 04be 84050000 		.4byte	0x584
 955 04c2 00       		.byte	0
 956 04c3 09       		.uleb128 0x9
 957 04c4 7F120000 		.4byte	.LASF180
 958 04c8 02       		.byte	0x2
 959 04c9 9901     		.2byte	0x199
 960 04cb 89050000 		.4byte	0x589
 961 04cf 20       		.byte	0x20
 962 04d0 09       		.uleb128 0x9
 963 04d1 F8180000 		.4byte	.LASF181
 964 04d5 02       		.byte	0x2
 965 04d6 9A01     		.2byte	0x19a
 966 04d8 99050000 		.4byte	0x599
 967 04dc 80       		.byte	0x80
 968 04dd 09       		.uleb128 0x9
 969 04de 4C060000 		.4byte	.LASF182
 970 04e2 02       		.byte	0x2
 971 04e3 9B01     		.2byte	0x19b
 972 04e5 89050000 		.4byte	0x589
 973 04e9 A0       		.byte	0xa0
 974 04ea 0A       		.uleb128 0xa
 975 04eb C91A0000 		.4byte	.LASF183
 976 04ef 02       		.byte	0x2
 977 04f0 9C01     		.2byte	0x19c
 978 04f2 9E050000 		.4byte	0x59e
 979 04f6 0001     		.2byte	0x100
 980 04f8 0A       		.uleb128 0xa
 981 04f9 9B120000 		.4byte	.LASF184
 982 04fd 02       		.byte	0x2
 983 04fe 9D01     		.2byte	0x19d
 984 0500 89050000 		.4byte	0x589
 985 0504 2001     		.2byte	0x120
 986 0506 0A       		.uleb128 0xa
 987 0507 7A100000 		.4byte	.LASF185
 988 050b 02       		.byte	0x2
 989 050c 9E01     		.2byte	0x19e
 990 050e A3050000 		.4byte	0x5a3
 991 0512 8001     		.2byte	0x180
 992 0514 0A       		.uleb128 0xa
 993 0515 A5120000 		.4byte	.LASF186
 994 0519 02       		.byte	0x2
 995 051a 9F01     		.2byte	0x19f
 996 051c 89050000 		.4byte	0x589
 997 0520 A001     		.2byte	0x1a0
 998 0522 0A       		.uleb128 0xa
 999 0523 FD180000 		.4byte	.LASF187
 1000 0527 02       		.byte	0x2
 1001 0528 A001     		.2byte	0x1a0
 1002 052a A8050000 		.4byte	0x5a8
 1003 052e 0002     		.2byte	0x200
 1004 0530 0A       		.uleb128 0xa
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 51


 1005 0531 AF120000 		.4byte	.LASF188
 1006 0535 02       		.byte	0x2
 1007 0536 A101     		.2byte	0x1a1
 1008 0538 AD050000 		.4byte	0x5ad
 1009 053c 2002     		.2byte	0x220
 1010 053e 0B       		.uleb128 0xb
 1011 053f 495000   		.ascii	"IP\000"
 1012 0542 02       		.byte	0x2
 1013 0543 A201     		.2byte	0x1a2
 1014 0545 D2050000 		.4byte	0x5d2
 1015 0549 0003     		.2byte	0x300
 1016 054b 0A       		.uleb128 0xa
 1017 054c B9120000 		.4byte	.LASF189
 1018 0550 02       		.byte	0x2
 1019 0551 A301     		.2byte	0x1a3
 1020 0553 D7050000 		.4byte	0x5d7
 1021 0557 F003     		.2byte	0x3f0
 1022 0559 0A       		.uleb128 0xa
 1023 055a CB110000 		.4byte	.LASF190
 1024 055e 02       		.byte	0x2
 1025 055f A401     		.2byte	0x1a4
 1026 0561 7F050000 		.4byte	0x57f
 1027 0565 000E     		.2byte	0xe00
 1028 0567 00       		.byte	0
 1029 0568 0C       		.uleb128 0xc
 1030 0569 7F050000 		.4byte	0x57f
 1031 056d 78050000 		.4byte	0x578
 1032 0571 0D       		.uleb128 0xd
 1033 0572 78050000 		.4byte	0x578
 1034 0576 07       		.byte	0x7
 1035 0577 00       		.byte	0
 1036 0578 02       		.uleb128 0x2
 1037 0579 04       		.byte	0x4
 1038 057a 07       		.byte	0x7
 1039 057b 61120000 		.4byte	.LASF191
 1040 057f 0E       		.uleb128 0xe
 1041 0580 A1040000 		.4byte	0x4a1
 1042 0584 0E       		.uleb128 0xe
 1043 0585 68050000 		.4byte	0x568
 1044 0589 0C       		.uleb128 0xc
 1045 058a A1040000 		.4byte	0x4a1
 1046 058e 99050000 		.4byte	0x599
 1047 0592 0D       		.uleb128 0xd
 1048 0593 78050000 		.4byte	0x578
 1049 0597 17       		.byte	0x17
 1050 0598 00       		.byte	0
 1051 0599 0E       		.uleb128 0xe
 1052 059a 68050000 		.4byte	0x568
 1053 059e 0E       		.uleb128 0xe
 1054 059f 68050000 		.4byte	0x568
 1055 05a3 0E       		.uleb128 0xe
 1056 05a4 68050000 		.4byte	0x568
 1057 05a8 0E       		.uleb128 0xe
 1058 05a9 68050000 		.4byte	0x568
 1059 05ad 0C       		.uleb128 0xc
 1060 05ae A1040000 		.4byte	0x4a1
 1061 05b2 BD050000 		.4byte	0x5bd
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 52


 1062 05b6 0D       		.uleb128 0xd
 1063 05b7 78050000 		.4byte	0x578
 1064 05bb 37       		.byte	0x37
 1065 05bc 00       		.byte	0
 1066 05bd 0C       		.uleb128 0xc
 1067 05be CD050000 		.4byte	0x5cd
 1068 05c2 CD050000 		.4byte	0x5cd
 1069 05c6 0D       		.uleb128 0xd
 1070 05c7 78050000 		.4byte	0x578
 1071 05cb EF       		.byte	0xef
 1072 05cc 00       		.byte	0
 1073 05cd 0E       		.uleb128 0xe
 1074 05ce 75040000 		.4byte	0x475
 1075 05d2 0E       		.uleb128 0xe
 1076 05d3 BD050000 		.4byte	0x5bd
 1077 05d7 0C       		.uleb128 0xc
 1078 05d8 A1040000 		.4byte	0x4a1
 1079 05dc E8050000 		.4byte	0x5e8
 1080 05e0 0F       		.uleb128 0xf
 1081 05e1 78050000 		.4byte	0x578
 1082 05e5 8302     		.2byte	0x283
 1083 05e7 00       		.byte	0
 1084 05e8 10       		.uleb128 0x10
 1085 05e9 A4150000 		.4byte	.LASF192
 1086 05ed 02       		.byte	0x2
 1087 05ee A501     		.2byte	0x1a5
 1088 05f0 AC040000 		.4byte	0x4ac
 1089 05f4 02       		.uleb128 0x2
 1090 05f5 08       		.byte	0x8
 1091 05f6 04       		.byte	0x4
 1092 05f7 4C110000 		.4byte	.LASF193
 1093 05fb 11       		.uleb128 0x11
 1094 05fc B8       		.byte	0xb8
 1095 05fd 06       		.byte	0x6
 1096 05fe 34       		.byte	0x34
 1097 05ff 0C0A0000 		.4byte	0xa0c
 1098 0603 12       		.uleb128 0x12
 1099 0604 31020000 		.4byte	.LASF194
 1100 0608 06       		.byte	0x6
 1101 0609 37       		.byte	0x37
 1102 060a A1040000 		.4byte	0x4a1
 1103 060e 00       		.byte	0
 1104 060f 12       		.uleb128 0x12
 1105 0610 6D060000 		.4byte	.LASF195
 1106 0614 06       		.byte	0x6
 1107 0615 38       		.byte	0x38
 1108 0616 A1040000 		.4byte	0x4a1
 1109 061a 04       		.byte	0x4
 1110 061b 12       		.uleb128 0x12
 1111 061c 45010000 		.4byte	.LASF196
 1112 0620 06       		.byte	0x6
 1113 0621 39       		.byte	0x39
 1114 0622 A1040000 		.4byte	0x4a1
 1115 0626 08       		.byte	0x8
 1116 0627 12       		.uleb128 0x12
 1117 0628 97170000 		.4byte	.LASF197
 1118 062c 06       		.byte	0x6
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 53


 1119 062d 3A       		.byte	0x3a
 1120 062e A1040000 		.4byte	0x4a1
 1121 0632 0C       		.byte	0xc
 1122 0633 12       		.uleb128 0x12
 1123 0634 B1130000 		.4byte	.LASF198
 1124 0638 06       		.byte	0x6
 1125 0639 3B       		.byte	0x3b
 1126 063a A1040000 		.4byte	0x4a1
 1127 063e 10       		.byte	0x10
 1128 063f 12       		.uleb128 0x12
 1129 0640 A40E0000 		.4byte	.LASF199
 1130 0644 06       		.byte	0x6
 1131 0645 3C       		.byte	0x3c
 1132 0646 A1040000 		.4byte	0x4a1
 1133 064a 14       		.byte	0x14
 1134 064b 12       		.uleb128 0x12
 1135 064c AD090000 		.4byte	.LASF200
 1136 0650 06       		.byte	0x6
 1137 0651 3D       		.byte	0x3d
 1138 0652 A1040000 		.4byte	0x4a1
 1139 0656 18       		.byte	0x18
 1140 0657 12       		.uleb128 0x12
 1141 0658 FF1A0000 		.4byte	.LASF201
 1142 065c 06       		.byte	0x6
 1143 065d 3E       		.byte	0x3e
 1144 065e A1040000 		.4byte	0x4a1
 1145 0662 1C       		.byte	0x1c
 1146 0663 12       		.uleb128 0x12
 1147 0664 C20D0000 		.4byte	.LASF202
 1148 0668 06       		.byte	0x6
 1149 0669 3F       		.byte	0x3f
 1150 066a A1040000 		.4byte	0x4a1
 1151 066e 20       		.byte	0x20
 1152 066f 12       		.uleb128 0x12
 1153 0670 D90D0000 		.4byte	.LASF203
 1154 0674 06       		.byte	0x6
 1155 0675 40       		.byte	0x40
 1156 0676 A1040000 		.4byte	0x4a1
 1157 067a 24       		.byte	0x24
 1158 067b 12       		.uleb128 0x12
 1159 067c 36130000 		.4byte	.LASF204
 1160 0680 06       		.byte	0x6
 1161 0681 43       		.byte	0x43
 1162 0682 75040000 		.4byte	0x475
 1163 0686 28       		.byte	0x28
 1164 0687 12       		.uleb128 0x12
 1165 0688 FD050000 		.4byte	.LASF205
 1166 068c 06       		.byte	0x6
 1167 068d 44       		.byte	0x44
 1168 068e 75040000 		.4byte	0x475
 1169 0692 29       		.byte	0x29
 1170 0693 12       		.uleb128 0x12
 1171 0694 18120000 		.4byte	.LASF206
 1172 0698 06       		.byte	0x6
 1173 0699 45       		.byte	0x45
 1174 069a 75040000 		.4byte	0x475
 1175 069e 2A       		.byte	0x2a
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 54


 1176 069f 12       		.uleb128 0x12
 1177 06a0 9A130000 		.4byte	.LASF207
 1178 06a4 06       		.byte	0x6
 1179 06a5 46       		.byte	0x46
 1180 06a6 75040000 		.4byte	0x475
 1181 06aa 2B       		.byte	0x2b
 1182 06ab 12       		.uleb128 0x12
 1183 06ac 5F130000 		.4byte	.LASF208
 1184 06b0 06       		.byte	0x6
 1185 06b1 47       		.byte	0x47
 1186 06b2 75040000 		.4byte	0x475
 1187 06b6 2C       		.byte	0x2c
 1188 06b7 12       		.uleb128 0x12
 1189 06b8 AF160000 		.4byte	.LASF209
 1190 06bc 06       		.byte	0x6
 1191 06bd 48       		.byte	0x48
 1192 06be 75040000 		.4byte	0x475
 1193 06c2 2D       		.byte	0x2d
 1194 06c3 12       		.uleb128 0x12
 1195 06c4 F01B0000 		.4byte	.LASF210
 1196 06c8 06       		.byte	0x6
 1197 06c9 49       		.byte	0x49
 1198 06ca 75040000 		.4byte	0x475
 1199 06ce 2E       		.byte	0x2e
 1200 06cf 12       		.uleb128 0x12
 1201 06d0 CE1A0000 		.4byte	.LASF211
 1202 06d4 06       		.byte	0x6
 1203 06d5 4A       		.byte	0x4a
 1204 06d6 75040000 		.4byte	0x475
 1205 06da 2F       		.byte	0x2f
 1206 06db 12       		.uleb128 0x12
 1207 06dc 4F040000 		.4byte	.LASF212
 1208 06e0 06       		.byte	0x6
 1209 06e1 4B       		.byte	0x4b
 1210 06e2 75040000 		.4byte	0x475
 1211 06e6 30       		.byte	0x30
 1212 06e7 12       		.uleb128 0x12
 1213 06e8 9E0F0000 		.4byte	.LASF213
 1214 06ec 06       		.byte	0x6
 1215 06ed 4E       		.byte	0x4e
 1216 06ee 75040000 		.4byte	0x475
 1217 06f2 31       		.byte	0x31
 1218 06f3 12       		.uleb128 0x12
 1219 06f4 1F1A0000 		.4byte	.LASF214
 1220 06f8 06       		.byte	0x6
 1221 06f9 4F       		.byte	0x4f
 1222 06fa 75040000 		.4byte	0x475
 1223 06fe 32       		.byte	0x32
 1224 06ff 12       		.uleb128 0x12
 1225 0700 200F0000 		.4byte	.LASF215
 1226 0704 06       		.byte	0x6
 1227 0705 50       		.byte	0x50
 1228 0706 75040000 		.4byte	0x475
 1229 070a 33       		.byte	0x33
 1230 070b 12       		.uleb128 0x12
 1231 070c 340B0000 		.4byte	.LASF216
 1232 0710 06       		.byte	0x6
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 55


 1233 0711 51       		.byte	0x51
 1234 0712 75040000 		.4byte	0x475
 1235 0716 34       		.byte	0x34
 1236 0717 12       		.uleb128 0x12
 1237 0718 5E070000 		.4byte	.LASF217
 1238 071c 06       		.byte	0x6
 1239 071d 52       		.byte	0x52
 1240 071e 80040000 		.4byte	0x480
 1241 0722 36       		.byte	0x36
 1242 0723 12       		.uleb128 0x12
 1243 0724 3B020000 		.4byte	.LASF218
 1244 0728 06       		.byte	0x6
 1245 0729 53       		.byte	0x53
 1246 072a 80040000 		.4byte	0x480
 1247 072e 38       		.byte	0x38
 1248 072f 12       		.uleb128 0x12
 1249 0730 9B020000 		.4byte	.LASF219
 1250 0734 06       		.byte	0x6
 1251 0735 54       		.byte	0x54
 1252 0736 80040000 		.4byte	0x480
 1253 073a 3A       		.byte	0x3a
 1254 073b 12       		.uleb128 0x12
 1255 073c 22020000 		.4byte	.LASF220
 1256 0740 06       		.byte	0x6
 1257 0741 55       		.byte	0x55
 1258 0742 75040000 		.4byte	0x475
 1259 0746 3C       		.byte	0x3c
 1260 0747 12       		.uleb128 0x12
 1261 0748 E3080000 		.4byte	.LASF221
 1262 074c 06       		.byte	0x6
 1263 074d 56       		.byte	0x56
 1264 074e 75040000 		.4byte	0x475
 1265 0752 3D       		.byte	0x3d
 1266 0753 12       		.uleb128 0x12
 1267 0754 D0110000 		.4byte	.LASF222
 1268 0758 06       		.byte	0x6
 1269 0759 57       		.byte	0x57
 1270 075a 75040000 		.4byte	0x475
 1271 075e 3E       		.byte	0x3e
 1272 075f 12       		.uleb128 0x12
 1273 0760 900E0000 		.4byte	.LASF223
 1274 0764 06       		.byte	0x6
 1275 0765 58       		.byte	0x58
 1276 0766 75040000 		.4byte	0x475
 1277 076a 3F       		.byte	0x3f
 1278 076b 12       		.uleb128 0x12
 1279 076c C0010000 		.4byte	.LASF224
 1280 0770 06       		.byte	0x6
 1281 0771 59       		.byte	0x59
 1282 0772 75040000 		.4byte	0x475
 1283 0776 40       		.byte	0x40
 1284 0777 12       		.uleb128 0x12
 1285 0778 E7150000 		.4byte	.LASF225
 1286 077c 06       		.byte	0x6
 1287 077d 5A       		.byte	0x5a
 1288 077e 75040000 		.4byte	0x475
 1289 0782 41       		.byte	0x41
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 56


 1290 0783 12       		.uleb128 0x12
 1291 0784 95190000 		.4byte	.LASF226
 1292 0788 06       		.byte	0x6
 1293 0789 5B       		.byte	0x5b
 1294 078a 75040000 		.4byte	0x475
 1295 078e 42       		.byte	0x42
 1296 078f 12       		.uleb128 0x12
 1297 0790 840A0000 		.4byte	.LASF227
 1298 0794 06       		.byte	0x6
 1299 0795 5C       		.byte	0x5c
 1300 0796 75040000 		.4byte	0x475
 1301 079a 43       		.byte	0x43
 1302 079b 12       		.uleb128 0x12
 1303 079c EC0B0000 		.4byte	.LASF228
 1304 07a0 06       		.byte	0x6
 1305 07a1 5D       		.byte	0x5d
 1306 07a2 75040000 		.4byte	0x475
 1307 07a6 44       		.byte	0x44
 1308 07a7 12       		.uleb128 0x12
 1309 07a8 1A190000 		.4byte	.LASF229
 1310 07ac 06       		.byte	0x6
 1311 07ad 5E       		.byte	0x5e
 1312 07ae A1040000 		.4byte	0x4a1
 1313 07b2 48       		.byte	0x48
 1314 07b3 12       		.uleb128 0x12
 1315 07b4 C8030000 		.4byte	.LASF230
 1316 07b8 06       		.byte	0x6
 1317 07b9 5F       		.byte	0x5f
 1318 07ba A1040000 		.4byte	0x4a1
 1319 07be 4C       		.byte	0x4c
 1320 07bf 12       		.uleb128 0x12
 1321 07c0 73190000 		.4byte	.LASF231
 1322 07c4 06       		.byte	0x6
 1323 07c5 60       		.byte	0x60
 1324 07c6 75040000 		.4byte	0x475
 1325 07ca 50       		.byte	0x50
 1326 07cb 12       		.uleb128 0x12
 1327 07cc 49090000 		.4byte	.LASF232
 1328 07d0 06       		.byte	0x6
 1329 07d1 61       		.byte	0x61
 1330 07d2 75040000 		.4byte	0x475
 1331 07d6 51       		.byte	0x51
 1332 07d7 12       		.uleb128 0x12
 1333 07d8 DB060000 		.4byte	.LASF233
 1334 07dc 06       		.byte	0x6
 1335 07dd 62       		.byte	0x62
 1336 07de 75040000 		.4byte	0x475
 1337 07e2 52       		.byte	0x52
 1338 07e3 12       		.uleb128 0x12
 1339 07e4 25060000 		.4byte	.LASF234
 1340 07e8 06       		.byte	0x6
 1341 07e9 63       		.byte	0x63
 1342 07ea 75040000 		.4byte	0x475
 1343 07ee 53       		.byte	0x53
 1344 07ef 12       		.uleb128 0x12
 1345 07f0 C1180000 		.4byte	.LASF235
 1346 07f4 06       		.byte	0x6
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 57


 1347 07f5 64       		.byte	0x64
 1348 07f6 75040000 		.4byte	0x475
 1349 07fa 54       		.byte	0x54
 1350 07fb 12       		.uleb128 0x12
 1351 07fc 74090000 		.4byte	.LASF236
 1352 0800 06       		.byte	0x6
 1353 0801 65       		.byte	0x65
 1354 0802 75040000 		.4byte	0x475
 1355 0806 55       		.byte	0x55
 1356 0807 12       		.uleb128 0x12
 1357 0808 00000000 		.4byte	.LASF237
 1358 080c 06       		.byte	0x6
 1359 080d 66       		.byte	0x66
 1360 080e 75040000 		.4byte	0x475
 1361 0812 56       		.byte	0x56
 1362 0813 12       		.uleb128 0x12
 1363 0814 081B0000 		.4byte	.LASF238
 1364 0818 06       		.byte	0x6
 1365 0819 67       		.byte	0x67
 1366 081a 75040000 		.4byte	0x475
 1367 081e 57       		.byte	0x57
 1368 081f 12       		.uleb128 0x12
 1369 0820 C5080000 		.4byte	.LASF239
 1370 0824 06       		.byte	0x6
 1371 0825 68       		.byte	0x68
 1372 0826 75040000 		.4byte	0x475
 1373 082a 58       		.byte	0x58
 1374 082b 12       		.uleb128 0x12
 1375 082c 551B0000 		.4byte	.LASF240
 1376 0830 06       		.byte	0x6
 1377 0831 69       		.byte	0x69
 1378 0832 75040000 		.4byte	0x475
 1379 0836 59       		.byte	0x59
 1380 0837 12       		.uleb128 0x12
 1381 0838 ED180000 		.4byte	.LASF241
 1382 083c 06       		.byte	0x6
 1383 083d 6E       		.byte	0x6e
 1384 083e 8B040000 		.4byte	0x48b
 1385 0842 5A       		.byte	0x5a
 1386 0843 12       		.uleb128 0x12
 1387 0844 90010000 		.4byte	.LASF242
 1388 0848 06       		.byte	0x6
 1389 0849 6F       		.byte	0x6f
 1390 084a 8B040000 		.4byte	0x48b
 1391 084e 5C       		.byte	0x5c
 1392 084f 12       		.uleb128 0x12
 1393 0850 CA0D0000 		.4byte	.LASF243
 1394 0854 06       		.byte	0x6
 1395 0855 70       		.byte	0x70
 1396 0856 75040000 		.4byte	0x475
 1397 085a 5E       		.byte	0x5e
 1398 085b 12       		.uleb128 0x12
 1399 085c 491A0000 		.4byte	.LASF244
 1400 0860 06       		.byte	0x6
 1401 0861 71       		.byte	0x71
 1402 0862 75040000 		.4byte	0x475
 1403 0866 5F       		.byte	0x5f
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 58


 1404 0867 12       		.uleb128 0x12
 1405 0868 8F0A0000 		.4byte	.LASF245
 1406 086c 06       		.byte	0x6
 1407 086d 72       		.byte	0x72
 1408 086e 75040000 		.4byte	0x475
 1409 0872 60       		.byte	0x60
 1410 0873 12       		.uleb128 0x12
 1411 0874 B60C0000 		.4byte	.LASF246
 1412 0878 06       		.byte	0x6
 1413 0879 73       		.byte	0x73
 1414 087a A1040000 		.4byte	0x4a1
 1415 087e 64       		.byte	0x64
 1416 087f 12       		.uleb128 0x12
 1417 0880 171C0000 		.4byte	.LASF247
 1418 0884 06       		.byte	0x6
 1419 0885 76       		.byte	0x76
 1420 0886 8B040000 		.4byte	0x48b
 1421 088a 68       		.byte	0x68
 1422 088b 12       		.uleb128 0x12
 1423 088c 6E110000 		.4byte	.LASF248
 1424 0890 06       		.byte	0x6
 1425 0891 77       		.byte	0x77
 1426 0892 8B040000 		.4byte	0x48b
 1427 0896 6A       		.byte	0x6a
 1428 0897 12       		.uleb128 0x12
 1429 0898 ED0E0000 		.4byte	.LASF249
 1430 089c 06       		.byte	0x6
 1431 089d 78       		.byte	0x78
 1432 089e 8B040000 		.4byte	0x48b
 1433 08a2 6C       		.byte	0x6c
 1434 08a3 12       		.uleb128 0x12
 1435 08a4 8B030000 		.4byte	.LASF250
 1436 08a8 06       		.byte	0x6
 1437 08a9 79       		.byte	0x79
 1438 08aa 8B040000 		.4byte	0x48b
 1439 08ae 6E       		.byte	0x6e
 1440 08af 12       		.uleb128 0x12
 1441 08b0 100D0000 		.4byte	.LASF251
 1442 08b4 06       		.byte	0x6
 1443 08b5 7B       		.byte	0x7b
 1444 08b6 75040000 		.4byte	0x475
 1445 08ba 70       		.byte	0x70
 1446 08bb 12       		.uleb128 0x12
 1447 08bc 7B040000 		.4byte	.LASF252
 1448 08c0 06       		.byte	0x6
 1449 08c1 7C       		.byte	0x7c
 1450 08c2 75040000 		.4byte	0x475
 1451 08c6 71       		.byte	0x71
 1452 08c7 12       		.uleb128 0x12
 1453 08c8 B2030000 		.4byte	.LASF253
 1454 08cc 06       		.byte	0x6
 1455 08cd 7D       		.byte	0x7d
 1456 08ce 75040000 		.4byte	0x475
 1457 08d2 72       		.byte	0x72
 1458 08d3 12       		.uleb128 0x12
 1459 08d4 CD010000 		.4byte	.LASF254
 1460 08d8 06       		.byte	0x6
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 59


 1461 08d9 7E       		.byte	0x7e
 1462 08da 75040000 		.4byte	0x475
 1463 08de 73       		.byte	0x73
 1464 08df 12       		.uleb128 0x12
 1465 08e0 89120000 		.4byte	.LASF255
 1466 08e4 06       		.byte	0x6
 1467 08e5 80       		.byte	0x80
 1468 08e6 8B040000 		.4byte	0x48b
 1469 08ea 74       		.byte	0x74
 1470 08eb 12       		.uleb128 0x12
 1471 08ec F5100000 		.4byte	.LASF256
 1472 08f0 06       		.byte	0x6
 1473 08f1 81       		.byte	0x81
 1474 08f2 8B040000 		.4byte	0x48b
 1475 08f6 76       		.byte	0x76
 1476 08f7 12       		.uleb128 0x12
 1477 08f8 53190000 		.4byte	.LASF257
 1478 08fc 06       		.byte	0x6
 1479 08fd 82       		.byte	0x82
 1480 08fe 8B040000 		.4byte	0x48b
 1481 0902 78       		.byte	0x78
 1482 0903 12       		.uleb128 0x12
 1483 0904 02070000 		.4byte	.LASF258
 1484 0908 06       		.byte	0x6
 1485 0909 83       		.byte	0x83
 1486 090a 8B040000 		.4byte	0x48b
 1487 090e 7A       		.byte	0x7a
 1488 090f 12       		.uleb128 0x12
 1489 0910 400D0000 		.4byte	.LASF259
 1490 0914 06       		.byte	0x6
 1491 0915 86       		.byte	0x86
 1492 0916 75040000 		.4byte	0x475
 1493 091a 7C       		.byte	0x7c
 1494 091b 12       		.uleb128 0x12
 1495 091c 84190000 		.4byte	.LASF260
 1496 0920 06       		.byte	0x6
 1497 0921 87       		.byte	0x87
 1498 0922 75040000 		.4byte	0x475
 1499 0926 7D       		.byte	0x7d
 1500 0927 12       		.uleb128 0x12
 1501 0928 94060000 		.4byte	.LASF261
 1502 092c 06       		.byte	0x6
 1503 092d 88       		.byte	0x88
 1504 092e 75040000 		.4byte	0x475
 1505 0932 7E       		.byte	0x7e
 1506 0933 12       		.uleb128 0x12
 1507 0934 AE050000 		.4byte	.LASF262
 1508 0938 06       		.byte	0x6
 1509 0939 89       		.byte	0x89
 1510 093a 75040000 		.4byte	0x475
 1511 093e 7F       		.byte	0x7f
 1512 093f 12       		.uleb128 0x12
 1513 0940 17070000 		.4byte	.LASF263
 1514 0944 06       		.byte	0x6
 1515 0945 8A       		.byte	0x8a
 1516 0946 75040000 		.4byte	0x475
 1517 094a 80       		.byte	0x80
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 60


 1518 094b 12       		.uleb128 0x12
 1519 094c 90000000 		.4byte	.LASF264
 1520 0950 06       		.byte	0x6
 1521 0951 8D       		.byte	0x8d
 1522 0952 A1040000 		.4byte	0x4a1
 1523 0956 84       		.byte	0x84
 1524 0957 12       		.uleb128 0x12
 1525 0958 D60E0000 		.4byte	.LASF265
 1526 095c 06       		.byte	0x6
 1527 095d 8E       		.byte	0x8e
 1528 095e A1040000 		.4byte	0x4a1
 1529 0962 88       		.byte	0x88
 1530 0963 12       		.uleb128 0x12
 1531 0964 C70F0000 		.4byte	.LASF266
 1532 0968 06       		.byte	0x6
 1533 0969 8F       		.byte	0x8f
 1534 096a A1040000 		.4byte	0x4a1
 1535 096e 8C       		.byte	0x8c
 1536 096f 12       		.uleb128 0x12
 1537 0970 9F170000 		.4byte	.LASF267
 1538 0974 06       		.byte	0x6
 1539 0975 90       		.byte	0x90
 1540 0976 A1040000 		.4byte	0x4a1
 1541 097a 90       		.byte	0x90
 1542 097b 12       		.uleb128 0x12
 1543 097c 66150000 		.4byte	.LASF268
 1544 0980 06       		.byte	0x6
 1545 0981 91       		.byte	0x91
 1546 0982 A1040000 		.4byte	0x4a1
 1547 0986 94       		.byte	0x94
 1548 0987 12       		.uleb128 0x12
 1549 0988 90040000 		.4byte	.LASF269
 1550 098c 06       		.byte	0x6
 1551 098d 92       		.byte	0x92
 1552 098e A1040000 		.4byte	0x4a1
 1553 0992 98       		.byte	0x98
 1554 0993 12       		.uleb128 0x12
 1555 0994 60160000 		.4byte	.LASF270
 1556 0998 06       		.byte	0x6
 1557 0999 93       		.byte	0x93
 1558 099a A1040000 		.4byte	0x4a1
 1559 099e 9C       		.byte	0x9c
 1560 099f 12       		.uleb128 0x12
 1561 09a0 6E0A0000 		.4byte	.LASF271
 1562 09a4 06       		.byte	0x6
 1563 09a5 94       		.byte	0x94
 1564 09a6 A1040000 		.4byte	0x4a1
 1565 09aa A0       		.byte	0xa0
 1566 09ab 12       		.uleb128 0x12
 1567 09ac 7B010000 		.4byte	.LASF272
 1568 09b0 06       		.byte	0x6
 1569 09b1 95       		.byte	0x95
 1570 09b2 8B040000 		.4byte	0x48b
 1571 09b6 A4       		.byte	0xa4
 1572 09b7 12       		.uleb128 0x12
 1573 09b8 6A120000 		.4byte	.LASF273
 1574 09bc 06       		.byte	0x6
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 61


 1575 09bd 96       		.byte	0x96
 1576 09be 8B040000 		.4byte	0x48b
 1577 09c2 A6       		.byte	0xa6
 1578 09c3 12       		.uleb128 0x12
 1579 09c4 10170000 		.4byte	.LASF274
 1580 09c8 06       		.byte	0x6
 1581 09c9 97       		.byte	0x97
 1582 09ca 8B040000 		.4byte	0x48b
 1583 09ce A8       		.byte	0xa8
 1584 09cf 12       		.uleb128 0x12
 1585 09d0 A60D0000 		.4byte	.LASF275
 1586 09d4 06       		.byte	0x6
 1587 09d5 98       		.byte	0x98
 1588 09d6 8B040000 		.4byte	0x48b
 1589 09da AA       		.byte	0xaa
 1590 09db 12       		.uleb128 0x12
 1591 09dc D6030000 		.4byte	.LASF276
 1592 09e0 06       		.byte	0x6
 1593 09e1 99       		.byte	0x99
 1594 09e2 8B040000 		.4byte	0x48b
 1595 09e6 AC       		.byte	0xac
 1596 09e7 12       		.uleb128 0x12
 1597 09e8 50100000 		.4byte	.LASF277
 1598 09ec 06       		.byte	0x6
 1599 09ed 9A       		.byte	0x9a
 1600 09ee 8B040000 		.4byte	0x48b
 1601 09f2 AE       		.byte	0xae
 1602 09f3 12       		.uleb128 0x12
 1603 09f4 C9160000 		.4byte	.LASF278
 1604 09f8 06       		.byte	0x6
 1605 09f9 9D       		.byte	0x9d
 1606 09fa 8B040000 		.4byte	0x48b
 1607 09fe B0       		.byte	0xb0
 1608 09ff 12       		.uleb128 0x12
 1609 0a00 56180000 		.4byte	.LASF279
 1610 0a04 06       		.byte	0x6
 1611 0a05 9E       		.byte	0x9e
 1612 0a06 A1040000 		.4byte	0x4a1
 1613 0a0a B4       		.byte	0xb4
 1614 0a0b 00       		.byte	0
 1615 0a0c 07       		.uleb128 0x7
 1616 0a0d 46170000 		.4byte	.LASF280
 1617 0a11 06       		.byte	0x6
 1618 0a12 9F       		.byte	0x9f
 1619 0a13 FB050000 		.4byte	0x5fb
 1620 0a17 02       		.uleb128 0x2
 1621 0a18 01       		.byte	0x1
 1622 0a19 08       		.byte	0x8
 1623 0a1a C0070000 		.4byte	.LASF281
 1624 0a1e 02       		.uleb128 0x2
 1625 0a1f 08       		.byte	0x8
 1626 0a20 04       		.byte	0x4
 1627 0a21 F81A0000 		.4byte	.LASF282
 1628 0a25 13       		.uleb128 0x13
 1629 0a26 08       		.byte	0x8
 1630 0a27 07       		.byte	0x7
 1631 0a28 2D01     		.2byte	0x12d
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 62


 1632 0a2a 490A0000 		.4byte	0xa49
 1633 0a2e 09       		.uleb128 0x9
 1634 0a2f 080D0000 		.4byte	.LASF283
 1635 0a33 07       		.byte	0x7
 1636 0a34 2E01     		.2byte	0x12e
 1637 0a36 FB030000 		.4byte	0x3fb
 1638 0a3a 00       		.byte	0
 1639 0a3b 09       		.uleb128 0x9
 1640 0a3c 7E160000 		.4byte	.LASF284
 1641 0a40 07       		.byte	0x7
 1642 0a41 3201     		.2byte	0x132
 1643 0a43 A1040000 		.4byte	0x4a1
 1644 0a47 04       		.byte	0x4
 1645 0a48 00       		.byte	0
 1646 0a49 10       		.uleb128 0x10
 1647 0a4a 14000000 		.4byte	.LASF285
 1648 0a4e 07       		.byte	0x7
 1649 0a4f 3301     		.2byte	0x133
 1650 0a51 250A0000 		.4byte	0xa25
 1651 0a55 14       		.uleb128 0x14
 1652 0a56 04       		.byte	0x4
 1653 0a57 02       		.uleb128 0x2
 1654 0a58 01       		.byte	0x1
 1655 0a59 02       		.byte	0x2
 1656 0a5a 64090000 		.4byte	.LASF286
 1657 0a5e 15       		.uleb128 0x15
 1658 0a5f 04       		.byte	0x4
 1659 0a60 640A0000 		.4byte	0xa64
 1660 0a64 16       		.uleb128 0x16
 1661 0a65 6F0A0000 		.4byte	0xa6f
 1662 0a69 17       		.uleb128 0x17
 1663 0a6a A1040000 		.4byte	0x4a1
 1664 0a6e 00       		.byte	0
 1665 0a6f 10       		.uleb128 0x10
 1666 0a70 870D0000 		.4byte	.LASF287
 1667 0a74 08       		.byte	0x8
 1668 0a75 D901     		.2byte	0x1d9
 1669 0a77 5E0A0000 		.4byte	0xa5e
 1670 0a7b 18       		.uleb128 0x18
 1671 0a7c 55060000 		.4byte	.LASF302
 1672 0a80 34       		.byte	0x34
 1673 0a81 08       		.byte	0x8
 1674 0a82 7502     		.2byte	0x275
 1675 0a84 320B0000 		.4byte	0xb32
 1676 0a88 09       		.uleb128 0x9
 1677 0a89 87000000 		.4byte	.LASF288
 1678 0a8d 08       		.byte	0x8
 1679 0a8e 7802     		.2byte	0x278
 1680 0a90 7F050000 		.4byte	0x57f
 1681 0a94 00       		.byte	0
 1682 0a95 09       		.uleb128 0x9
 1683 0a96 98080000 		.4byte	.LASF289
 1684 0a9a 08       		.byte	0x8
 1685 0a9b 7902     		.2byte	0x279
 1686 0a9d 7F050000 		.4byte	0x57f
 1687 0aa1 04       		.byte	0x4
 1688 0aa2 09       		.uleb128 0x9
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 63


 1689 0aa3 42110000 		.4byte	.LASF290
 1690 0aa7 08       		.byte	0x8
 1691 0aa8 7B02     		.2byte	0x27b
 1692 0aaa 550A0000 		.4byte	0xa55
 1693 0aae 08       		.byte	0x8
 1694 0aaf 09       		.uleb128 0x9
 1695 0ab0 D7020000 		.4byte	.LASF291
 1696 0ab4 08       		.byte	0x8
 1697 0ab5 7C02     		.2byte	0x27c
 1698 0ab7 A1040000 		.4byte	0x4a1
 1699 0abb 0C       		.byte	0xc
 1700 0abc 09       		.uleb128 0x9
 1701 0abd 120F0000 		.4byte	.LASF292
 1702 0ac1 08       		.byte	0x8
 1703 0ac2 7D02     		.2byte	0x27d
 1704 0ac4 7F050000 		.4byte	0x57f
 1705 0ac8 10       		.byte	0x10
 1706 0ac9 09       		.uleb128 0x9
 1707 0aca A70B0000 		.4byte	.LASF293
 1708 0ace 08       		.byte	0x8
 1709 0acf 7E02     		.2byte	0x27e
 1710 0ad1 7F050000 		.4byte	0x57f
 1711 0ad5 14       		.byte	0x14
 1712 0ad6 09       		.uleb128 0x9
 1713 0ad7 A1080000 		.4byte	.LASF294
 1714 0adb 08       		.byte	0x8
 1715 0adc 8002     		.2byte	0x280
 1716 0ade 550A0000 		.4byte	0xa55
 1717 0ae2 18       		.byte	0x18
 1718 0ae3 09       		.uleb128 0x9
 1719 0ae4 271C0000 		.4byte	.LASF295
 1720 0ae8 08       		.byte	0x8
 1721 0ae9 8102     		.2byte	0x281
 1722 0aeb A1040000 		.4byte	0x4a1
 1723 0aef 1C       		.byte	0x1c
 1724 0af0 09       		.uleb128 0x9
 1725 0af1 86070000 		.4byte	.LASF296
 1726 0af5 08       		.byte	0x8
 1727 0af6 8202     		.2byte	0x282
 1728 0af8 7F050000 		.4byte	0x57f
 1729 0afc 20       		.byte	0x20
 1730 0afd 09       		.uleb128 0x9
 1731 0afe EF100000 		.4byte	.LASF297
 1732 0b02 08       		.byte	0x8
 1733 0b03 8402     		.2byte	0x284
 1734 0b05 550A0000 		.4byte	0xa55
 1735 0b09 24       		.byte	0x24
 1736 0b0a 09       		.uleb128 0x9
 1737 0b0b 6A090000 		.4byte	.LASF298
 1738 0b0f 08       		.byte	0x8
 1739 0b10 8502     		.2byte	0x285
 1740 0b12 A1040000 		.4byte	0x4a1
 1741 0b16 28       		.byte	0x28
 1742 0b17 09       		.uleb128 0x9
 1743 0b18 DE130000 		.4byte	.LASF299
 1744 0b1c 08       		.byte	0x8
 1745 0b1d 8602     		.2byte	0x286
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 64


 1746 0b1f 7F050000 		.4byte	0x57f
 1747 0b23 2C       		.byte	0x2c
 1748 0b24 09       		.uleb128 0x9
 1749 0b25 5B090000 		.4byte	.LASF300
 1750 0b29 08       		.byte	0x8
 1751 0b2a 8B02     		.2byte	0x28b
 1752 0b2c 6F0A0000 		.4byte	0xa6f
 1753 0b30 30       		.byte	0x30
 1754 0b31 00       		.byte	0
 1755 0b32 10       		.uleb128 0x10
 1756 0b33 0B060000 		.4byte	.LASF301
 1757 0b37 08       		.byte	0x8
 1758 0b38 9102     		.2byte	0x291
 1759 0b3a 7B0A0000 		.4byte	0xa7b
 1760 0b3e 19       		.uleb128 0x19
 1761 0b3f 2D1A0000 		.4byte	.LASF303
 1762 0b43 4C       		.byte	0x4c
 1763 0b44 09       		.byte	0x9
 1764 0b45 2F       		.byte	0x2f
 1765 0b46 2F0C0000 		.4byte	0xc2f
 1766 0b4a 12       		.uleb128 0x12
 1767 0b4b EA190000 		.4byte	.LASF304
 1768 0b4f 09       		.byte	0x9
 1769 0b50 31       		.byte	0x31
 1770 0b51 A1040000 		.4byte	0x4a1
 1771 0b55 00       		.byte	0
 1772 0b56 12       		.uleb128 0x12
 1773 0b57 2D0C0000 		.4byte	.LASF305
 1774 0b5b 09       		.byte	0x9
 1775 0b5c 33       		.byte	0x33
 1776 0b5d A1040000 		.4byte	0x4a1
 1777 0b61 04       		.byte	0x4
 1778 0b62 12       		.uleb128 0x12
 1779 0b63 66110000 		.4byte	.LASF306
 1780 0b67 09       		.byte	0x9
 1781 0b68 34       		.byte	0x34
 1782 0b69 A1040000 		.4byte	0x4a1
 1783 0b6d 08       		.byte	0x8
 1784 0b6e 12       		.uleb128 0x12
 1785 0b6f CF130000 		.4byte	.LASF307
 1786 0b73 09       		.byte	0x9
 1787 0b74 35       		.byte	0x35
 1788 0b75 A1040000 		.4byte	0x4a1
 1789 0b79 0C       		.byte	0xc
 1790 0b7a 12       		.uleb128 0x12
 1791 0b7b 1C0C0000 		.4byte	.LASF308
 1792 0b7f 09       		.byte	0x9
 1793 0b80 37       		.byte	0x37
 1794 0b81 A1040000 		.4byte	0x4a1
 1795 0b85 10       		.byte	0x10
 1796 0b86 12       		.uleb128 0x12
 1797 0b87 3D040000 		.4byte	.LASF309
 1798 0b8b 09       		.byte	0x9
 1799 0b8c 38       		.byte	0x38
 1800 0b8d A1040000 		.4byte	0x4a1
 1801 0b91 14       		.byte	0x14
 1802 0b92 12       		.uleb128 0x12
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 65


 1803 0b93 46040000 		.4byte	.LASF310
 1804 0b97 09       		.byte	0x9
 1805 0b98 39       		.byte	0x39
 1806 0b99 A1040000 		.4byte	0x4a1
 1807 0b9d 18       		.byte	0x18
 1808 0b9e 12       		.uleb128 0x12
 1809 0b9f FE120000 		.4byte	.LASF311
 1810 0ba3 09       		.byte	0x9
 1811 0ba4 3A       		.byte	0x3a
 1812 0ba5 570A0000 		.4byte	0xa57
 1813 0ba9 1C       		.byte	0x1c
 1814 0baa 12       		.uleb128 0x12
 1815 0bab 18050000 		.4byte	.LASF312
 1816 0baf 09       		.byte	0x9
 1817 0bb0 3C       		.byte	0x3c
 1818 0bb1 A1040000 		.4byte	0x4a1
 1819 0bb5 20       		.byte	0x20
 1820 0bb6 12       		.uleb128 0x12
 1821 0bb7 26080000 		.4byte	.LASF313
 1822 0bbb 09       		.byte	0x9
 1823 0bbc 3D       		.byte	0x3d
 1824 0bbd A1040000 		.4byte	0x4a1
 1825 0bc1 24       		.byte	0x24
 1826 0bc2 12       		.uleb128 0x12
 1827 0bc3 450B0000 		.4byte	.LASF314
 1828 0bc7 09       		.byte	0x9
 1829 0bc8 3F       		.byte	0x3f
 1830 0bc9 A1040000 		.4byte	0x4a1
 1831 0bcd 28       		.byte	0x28
 1832 0bce 12       		.uleb128 0x12
 1833 0bcf 2C0F0000 		.4byte	.LASF315
 1834 0bd3 09       		.byte	0x9
 1835 0bd4 40       		.byte	0x40
 1836 0bd5 A1040000 		.4byte	0x4a1
 1837 0bd9 2C       		.byte	0x2c
 1838 0bda 12       		.uleb128 0x12
 1839 0bdb 73020000 		.4byte	.LASF316
 1840 0bdf 09       		.byte	0x9
 1841 0be0 42       		.byte	0x42
 1842 0be1 A1040000 		.4byte	0x4a1
 1843 0be5 30       		.byte	0x30
 1844 0be6 12       		.uleb128 0x12
 1845 0be7 00080000 		.4byte	.LASF317
 1846 0beb 09       		.byte	0x9
 1847 0bec 43       		.byte	0x43
 1848 0bed A1040000 		.4byte	0x4a1
 1849 0bf1 34       		.byte	0x34
 1850 0bf2 12       		.uleb128 0x12
 1851 0bf3 FE010000 		.4byte	.LASF318
 1852 0bf7 09       		.byte	0x9
 1853 0bf8 45       		.byte	0x45
 1854 0bf9 A1040000 		.4byte	0x4a1
 1855 0bfd 38       		.byte	0x38
 1856 0bfe 12       		.uleb128 0x12
 1857 0bff 58000000 		.4byte	.LASF319
 1858 0c03 09       		.byte	0x9
 1859 0c04 46       		.byte	0x46
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 66


 1860 0c05 A1040000 		.4byte	0x4a1
 1861 0c09 3C       		.byte	0x3c
 1862 0c0a 12       		.uleb128 0x12
 1863 0c0b B7180000 		.4byte	.LASF320
 1864 0c0f 09       		.byte	0x9
 1865 0c10 48       		.byte	0x48
 1866 0c11 A1040000 		.4byte	0x4a1
 1867 0c15 40       		.byte	0x40
 1868 0c16 12       		.uleb128 0x12
 1869 0c17 50130000 		.4byte	.LASF321
 1870 0c1b 09       		.byte	0x9
 1871 0c1c 49       		.byte	0x49
 1872 0c1d A1040000 		.4byte	0x4a1
 1873 0c21 44       		.byte	0x44
 1874 0c22 12       		.uleb128 0x12
 1875 0c23 6A180000 		.4byte	.LASF322
 1876 0c27 09       		.byte	0x9
 1877 0c28 4B       		.byte	0x4b
 1878 0c29 A1040000 		.4byte	0x4a1
 1879 0c2d 48       		.byte	0x48
 1880 0c2e 00       		.byte	0
 1881 0c2f 07       		.uleb128 0x7
 1882 0c30 DE110000 		.4byte	.LASF323
 1883 0c34 09       		.byte	0x9
 1884 0c35 4C       		.byte	0x4c
 1885 0c36 3E0B0000 		.4byte	0xb3e
 1886 0c3a 19       		.uleb128 0x19
 1887 0c3b 63040000 		.4byte	.LASF324
 1888 0c3f 64       		.byte	0x64
 1889 0c40 0A       		.byte	0xa
 1890 0c41 2F       		.byte	0x2f
 1891 0c42 730D0000 		.4byte	0xd73
 1892 0c46 12       		.uleb128 0x12
 1893 0c47 83030000 		.4byte	.LASF325
 1894 0c4b 0A       		.byte	0xa
 1895 0c4c 31       		.byte	0x31
 1896 0c4d A1040000 		.4byte	0x4a1
 1897 0c51 00       		.byte	0
 1898 0c52 12       		.uleb128 0x12
 1899 0c53 2D0C0000 		.4byte	.LASF305
 1900 0c57 0A       		.byte	0xa
 1901 0c58 33       		.byte	0x33
 1902 0c59 A1040000 		.4byte	0x4a1
 1903 0c5d 04       		.byte	0x4
 1904 0c5e 12       		.uleb128 0x12
 1905 0c5f 27150000 		.4byte	.LASF326
 1906 0c63 0A       		.byte	0xa
 1907 0c64 34       		.byte	0x34
 1908 0c65 A1040000 		.4byte	0x4a1
 1909 0c69 08       		.byte	0x8
 1910 0c6a 12       		.uleb128 0x12
 1911 0c6b E40D0000 		.4byte	.LASF327
 1912 0c6f 0A       		.byte	0xa
 1913 0c70 35       		.byte	0x35
 1914 0c71 A1040000 		.4byte	0x4a1
 1915 0c75 0C       		.byte	0xc
 1916 0c76 12       		.uleb128 0x12
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 67


 1917 0c77 66110000 		.4byte	.LASF306
 1918 0c7b 0A       		.byte	0xa
 1919 0c7c 36       		.byte	0x36
 1920 0c7d A1040000 		.4byte	0x4a1
 1921 0c81 10       		.byte	0x10
 1922 0c82 12       		.uleb128 0x12
 1923 0c83 590E0000 		.4byte	.LASF328
 1924 0c87 0A       		.byte	0xa
 1925 0c88 37       		.byte	0x37
 1926 0c89 A1040000 		.4byte	0x4a1
 1927 0c8d 14       		.byte	0x14
 1928 0c8e 12       		.uleb128 0x12
 1929 0c8f 610E0000 		.4byte	.LASF329
 1930 0c93 0A       		.byte	0xa
 1931 0c94 38       		.byte	0x38
 1932 0c95 A1040000 		.4byte	0x4a1
 1933 0c99 18       		.byte	0x18
 1934 0c9a 12       		.uleb128 0x12
 1935 0c9b 32050000 		.4byte	.LASF330
 1936 0c9f 0A       		.byte	0xa
 1937 0ca0 39       		.byte	0x39
 1938 0ca1 570A0000 		.4byte	0xa57
 1939 0ca5 1C       		.byte	0x1c
 1940 0ca6 12       		.uleb128 0x12
 1941 0ca7 3D040000 		.4byte	.LASF309
 1942 0cab 0A       		.byte	0xa
 1943 0cac 3A       		.byte	0x3a
 1944 0cad A1040000 		.4byte	0x4a1
 1945 0cb1 20       		.byte	0x20
 1946 0cb2 12       		.uleb128 0x12
 1947 0cb3 46040000 		.4byte	.LASF310
 1948 0cb7 0A       		.byte	0xa
 1949 0cb8 3B       		.byte	0x3b
 1950 0cb9 A1040000 		.4byte	0x4a1
 1951 0cbd 24       		.byte	0x24
 1952 0cbe 12       		.uleb128 0x12
 1953 0cbf FE120000 		.4byte	.LASF311
 1954 0cc3 0A       		.byte	0xa
 1955 0cc4 3C       		.byte	0x3c
 1956 0cc5 570A0000 		.4byte	0xa57
 1957 0cc9 28       		.byte	0x28
 1958 0cca 12       		.uleb128 0x12
 1959 0ccb 18050000 		.4byte	.LASF312
 1960 0ccf 0A       		.byte	0xa
 1961 0cd0 3E       		.byte	0x3e
 1962 0cd1 A1040000 		.4byte	0x4a1
 1963 0cd5 2C       		.byte	0x2c
 1964 0cd6 12       		.uleb128 0x12
 1965 0cd7 08110000 		.4byte	.LASF331
 1966 0cdb 0A       		.byte	0xa
 1967 0cdc 3F       		.byte	0x3f
 1968 0cdd A1040000 		.4byte	0x4a1
 1969 0ce1 30       		.byte	0x30
 1970 0ce2 12       		.uleb128 0x12
 1971 0ce3 DF070000 		.4byte	.LASF332
 1972 0ce7 0A       		.byte	0xa
 1973 0ce8 40       		.byte	0x40
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 68


 1974 0ce9 A1040000 		.4byte	0x4a1
 1975 0ced 34       		.byte	0x34
 1976 0cee 12       		.uleb128 0x12
 1977 0cef F5120000 		.4byte	.LASF333
 1978 0cf3 0A       		.byte	0xa
 1979 0cf4 41       		.byte	0x41
 1980 0cf5 A1040000 		.4byte	0x4a1
 1981 0cf9 38       		.byte	0x38
 1982 0cfa 12       		.uleb128 0x12
 1983 0cfb 0F0E0000 		.4byte	.LASF334
 1984 0cff 0A       		.byte	0xa
 1985 0d00 42       		.byte	0x42
 1986 0d01 A1040000 		.4byte	0x4a1
 1987 0d05 3C       		.byte	0x3c
 1988 0d06 12       		.uleb128 0x12
 1989 0d07 88090000 		.4byte	.LASF335
 1990 0d0b 0A       		.byte	0xa
 1991 0d0c 44       		.byte	0x44
 1992 0d0d A1040000 		.4byte	0x4a1
 1993 0d11 40       		.byte	0x40
 1994 0d12 12       		.uleb128 0x12
 1995 0d13 2C0F0000 		.4byte	.LASF315
 1996 0d17 0A       		.byte	0xa
 1997 0d18 45       		.byte	0x45
 1998 0d19 A1040000 		.4byte	0x4a1
 1999 0d1d 44       		.byte	0x44
 2000 0d1e 12       		.uleb128 0x12
 2001 0d1f 73020000 		.4byte	.LASF316
 2002 0d23 0A       		.byte	0xa
 2003 0d24 47       		.byte	0x47
 2004 0d25 A1040000 		.4byte	0x4a1
 2005 0d29 48       		.byte	0x48
 2006 0d2a 12       		.uleb128 0x12
 2007 0d2b 00080000 		.4byte	.LASF317
 2008 0d2f 0A       		.byte	0xa
 2009 0d30 48       		.byte	0x48
 2010 0d31 A1040000 		.4byte	0x4a1
 2011 0d35 4C       		.byte	0x4c
 2012 0d36 12       		.uleb128 0x12
 2013 0d37 FE010000 		.4byte	.LASF318
 2014 0d3b 0A       		.byte	0xa
 2015 0d3c 4A       		.byte	0x4a
 2016 0d3d A1040000 		.4byte	0x4a1
 2017 0d41 50       		.byte	0x50
 2018 0d42 12       		.uleb128 0x12
 2019 0d43 EE080000 		.4byte	.LASF336
 2020 0d47 0A       		.byte	0xa
 2021 0d48 4B       		.byte	0x4b
 2022 0d49 A1040000 		.4byte	0x4a1
 2023 0d4d 54       		.byte	0x54
 2024 0d4e 12       		.uleb128 0x12
 2025 0d4f 1E010000 		.4byte	.LASF337
 2026 0d53 0A       		.byte	0xa
 2027 0d54 4D       		.byte	0x4d
 2028 0d55 A1040000 		.4byte	0x4a1
 2029 0d59 58       		.byte	0x58
 2030 0d5a 12       		.uleb128 0x12
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 69


 2031 0d5b 50130000 		.4byte	.LASF321
 2032 0d5f 0A       		.byte	0xa
 2033 0d60 4E       		.byte	0x4e
 2034 0d61 A1040000 		.4byte	0x4a1
 2035 0d65 5C       		.byte	0x5c
 2036 0d66 12       		.uleb128 0x12
 2037 0d67 6A180000 		.4byte	.LASF322
 2038 0d6b 0A       		.byte	0xa
 2039 0d6c 50       		.byte	0x50
 2040 0d6d A1040000 		.4byte	0x4a1
 2041 0d71 60       		.byte	0x60
 2042 0d72 00       		.byte	0
 2043 0d73 07       		.uleb128 0x7
 2044 0d74 62080000 		.4byte	.LASF338
 2045 0d78 0A       		.byte	0xa
 2046 0d79 51       		.byte	0x51
 2047 0d7a 3A0C0000 		.4byte	0xc3a
 2048 0d7e 1A       		.uleb128 0x1a
 2049 0d7f F7150000 		.4byte	.LASF367
 2050 0d83 01       		.byte	0x1
 2051 0d84 0D       		.byte	0xd
 2052 0d85 00000000 		.4byte	.LFB738
 2053 0d89 48010000 		.4byte	.LFE738-.LFB738
 2054 0d8d 01       		.uleb128 0x1
 2055 0d8e 9C       		.byte	0x9c
 2056 0d8f CF0D0000 		.4byte	0xdcf
 2057 0d93 1B       		.uleb128 0x1b
 2058 0d94 E60C0000 		.4byte	.LASF339
 2059 0d98 01       		.byte	0x1
 2060 0d99 0E       		.byte	0xe
 2061 0d9a A1040000 		.4byte	0x4a1
 2062 0d9e 00000000 		.4byte	.LLST0
 2063 0da2 1C       		.uleb128 0x1c
 2064 0da3 3C160000 		.4byte	.LASF368
 2065 0da7 01       		.byte	0x1
 2066 0da8 11       		.byte	0x11
 2067 0da9 25000000 		.4byte	0x25
 2068 0dad 1B       		.uleb128 0x1b
 2069 0dae 76160000 		.4byte	.LASF340
 2070 0db2 01       		.byte	0x1
 2071 0db3 12       		.byte	0x12
 2072 0db4 25000000 		.4byte	0x25
 2073 0db8 29000000 		.4byte	.LLST1
 2074 0dbc 1D       		.uleb128 0x1d
 2075 0dbd 0A000000 		.4byte	.LVL0
 2076 0dc1 810F0000 		.4byte	0xf81
 2077 0dc5 1E       		.uleb128 0x1e
 2078 0dc6 0C010000 		.4byte	.LVL12
 2079 0dca 8D0F0000 		.4byte	0xf8d
 2080 0dce 00       		.byte	0
 2081 0dcf 1F       		.uleb128 0x1f
 2082 0dd0 5F1A0000 		.4byte	.LASF369
 2083 0dd4 02       		.byte	0x2
 2084 0dd5 E606     		.2byte	0x6e6
 2085 0dd7 03       		.byte	0x3
 2086 0dd8 E90D0000 		.4byte	0xde9
 2087 0ddc 20       		.uleb128 0x20
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 70


 2088 0ddd 61110000 		.4byte	.LASF370
 2089 0de1 02       		.byte	0x2
 2090 0de2 E606     		.2byte	0x6e6
 2091 0de4 FB030000 		.4byte	0x3fb
 2092 0de8 00       		.byte	0
 2093 0de9 21       		.uleb128 0x21
 2094 0dea 2B070000 		.4byte	.LASF341
 2095 0dee 01       		.byte	0x1
 2096 0def 2B       		.byte	0x2b
 2097 0df0 00000000 		.4byte	.LFB739
 2098 0df4 34000000 		.4byte	.LFE739-.LFB739
 2099 0df8 01       		.uleb128 0x1
 2100 0df9 9C       		.byte	0x9c
 2101 0dfa 180E0000 		.4byte	0xe18
 2102 0dfe 22       		.uleb128 0x22
 2103 0dff CF0D0000 		.4byte	0xdcf
 2104 0e03 06000000 		.4byte	.LBB4
 2105 0e07 18000000 		.4byte	.LBE4-.LBB4
 2106 0e0b 01       		.byte	0x1
 2107 0e0c 2C       		.byte	0x2c
 2108 0e0d 23       		.uleb128 0x23
 2109 0e0e DC0D0000 		.4byte	0xddc
 2110 0e12 57000000 		.4byte	.LLST2
 2111 0e16 00       		.byte	0
 2112 0e17 00       		.byte	0
 2113 0e18 21       		.uleb128 0x21
 2114 0e19 E7050000 		.4byte	.LASF342
 2115 0e1d 01       		.byte	0x1
 2116 0e1e 30       		.byte	0x30
 2117 0e1f 00000000 		.4byte	.LFB740
 2118 0e23 34000000 		.4byte	.LFE740-.LFB740
 2119 0e27 01       		.uleb128 0x1
 2120 0e28 9C       		.byte	0x9c
 2121 0e29 470E0000 		.4byte	0xe47
 2122 0e2d 22       		.uleb128 0x22
 2123 0e2e CF0D0000 		.4byte	0xdcf
 2124 0e32 06000000 		.4byte	.LBB8
 2125 0e36 18000000 		.4byte	.LBE8-.LBB8
 2126 0e3a 01       		.byte	0x1
 2127 0e3b 31       		.byte	0x31
 2128 0e3c 23       		.uleb128 0x23
 2129 0e3d DC0D0000 		.4byte	0xddc
 2130 0e41 6A000000 		.4byte	.LLST3
 2131 0e45 00       		.byte	0
 2132 0e46 00       		.byte	0
 2133 0e47 24       		.uleb128 0x24
 2134 0e48 43130000 		.4byte	.LASF343
 2135 0e4c 02       		.byte	0x2
 2136 0e4d F907     		.2byte	0x7f9
 2137 0e4f 530E0000 		.4byte	0xe53
 2138 0e53 0E       		.uleb128 0xe
 2139 0e54 96040000 		.4byte	0x496
 2140 0e58 25       		.uleb128 0x25
 2141 0e59 66000000 		.4byte	.LASF344
 2142 0e5d 06       		.byte	0x6
 2143 0e5e A7       		.byte	0xa7
 2144 0e5f 630E0000 		.4byte	0xe63
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 71


 2145 0e63 15       		.uleb128 0x15
 2146 0e64 04       		.byte	0x4
 2147 0e65 690E0000 		.4byte	0xe69
 2148 0e69 26       		.uleb128 0x26
 2149 0e6a 0C0A0000 		.4byte	0xa0c
 2150 0e6e 25       		.uleb128 0x25
 2151 0e6f BD190000 		.4byte	.LASF345
 2152 0e73 0B       		.byte	0xb
 2153 0e74 2B       		.byte	0x2b
 2154 0e75 790E0000 		.4byte	0xe79
 2155 0e79 26       		.uleb128 0x26
 2156 0e7a 490A0000 		.4byte	0xa49
 2157 0e7e 25       		.uleb128 0x25
 2158 0e7f 15150000 		.4byte	.LASF346
 2159 0e83 0B       		.byte	0xb
 2160 0e84 2E       		.byte	0x2e
 2161 0e85 790E0000 		.4byte	0xe79
 2162 0e89 25       		.uleb128 0x25
 2163 0e8a A00A0000 		.4byte	.LASF347
 2164 0e8e 0C       		.byte	0xc
 2165 0e8f 87       		.byte	0x87
 2166 0e90 320B0000 		.4byte	0xb32
 2167 0e94 25       		.uleb128 0x25
 2168 0e95 6A010000 		.4byte	.LASF348
 2169 0e99 0D       		.byte	0xd
 2170 0e9a 1F       		.byte	0x1f
 2171 0e9b 9F0E0000 		.4byte	0xe9f
 2172 0e9f 26       		.uleb128 0x26
 2173 0ea0 2F0C0000 		.4byte	0xc2f
 2174 0ea4 25       		.uleb128 0x25
 2175 0ea5 1D0E0000 		.4byte	.LASF349
 2176 0ea9 0E       		.byte	0xe
 2177 0eaa 1F       		.byte	0x1f
 2178 0eab AF0E0000 		.4byte	0xeaf
 2179 0eaf 26       		.uleb128 0x26
 2180 0eb0 730D0000 		.4byte	0xd73
 2181 0eb4 25       		.uleb128 0x25
 2182 0eb5 22120000 		.4byte	.LASF350
 2183 0eb9 0F       		.byte	0xf
 2184 0eba 1F       		.byte	0x1f
 2185 0ebb AF0E0000 		.4byte	0xeaf
 2186 0ebf 25       		.uleb128 0x25
 2187 0ec0 A6180000 		.4byte	.LASF351
 2188 0ec4 10       		.byte	0x10
 2189 0ec5 1F       		.byte	0x1f
 2190 0ec6 9F0E0000 		.4byte	0xe9f
 2191 0eca 25       		.uleb128 0x25
 2192 0ecb 62020000 		.4byte	.LASF352
 2193 0ecf 11       		.byte	0x11
 2194 0ed0 1F       		.byte	0x1f
 2195 0ed1 9F0E0000 		.4byte	0xe9f
 2196 0ed5 25       		.uleb128 0x25
 2197 0ed6 56170000 		.4byte	.LASF353
 2198 0eda 12       		.byte	0x12
 2199 0edb 1F       		.byte	0x1f
 2200 0edc 9F0E0000 		.4byte	0xe9f
 2201 0ee0 25       		.uleb128 0x25
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 72


 2202 0ee1 C3000000 		.4byte	.LASF354
 2203 0ee5 13       		.byte	0x13
 2204 0ee6 0A       		.byte	0xa
 2205 0ee7 EB0E0000 		.4byte	0xeeb
 2206 0eeb 0E       		.uleb128 0xe
 2207 0eec 2C000000 		.4byte	0x2c
 2208 0ef0 25       		.uleb128 0x25
 2209 0ef1 E6000000 		.4byte	.LASF355
 2210 0ef5 13       		.byte	0x13
 2211 0ef6 0B       		.byte	0xb
 2212 0ef7 EB0E0000 		.4byte	0xeeb
 2213 0efb 25       		.uleb128 0x25
 2214 0efc A8130000 		.4byte	.LASF356
 2215 0f00 13       		.byte	0x13
 2216 0f01 0C       		.byte	0xc
 2217 0f02 2C000000 		.4byte	0x2c
 2218 0f06 27       		.uleb128 0x27
 2219 0f07 765F5200 		.ascii	"v_R\000"
 2220 0f0b 13       		.byte	0x13
 2221 0f0c 10       		.byte	0x10
 2222 0f0d 110F0000 		.4byte	0xf11
 2223 0f11 0E       		.uleb128 0xe
 2224 0f12 25000000 		.4byte	0x25
 2225 0f16 27       		.uleb128 0x27
 2226 0f17 765F4C00 		.ascii	"v_L\000"
 2227 0f1b 13       		.byte	0x13
 2228 0f1c 12       		.byte	0x12
 2229 0f1d 110F0000 		.4byte	0xf11
 2230 0f21 25       		.uleb128 0x25
 2231 0f22 710C0000 		.4byte	.LASF357
 2232 0f26 13       		.byte	0x13
 2233 0f27 13       		.byte	0x13
 2234 0f28 110F0000 		.4byte	0xf11
 2235 0f2c 25       		.uleb128 0x25
 2236 0f2d 9C0E0000 		.4byte	.LASF358
 2237 0f31 13       		.byte	0x13
 2238 0f32 14       		.byte	0x14
 2239 0f33 110F0000 		.4byte	0xf11
 2240 0f37 27       		.uleb128 0x27
 2241 0f38 5200     		.ascii	"R\000"
 2242 0f3a 13       		.byte	0x13
 2243 0f3b 32       		.byte	0x32
 2244 0f3c 25000000 		.4byte	0x25
 2245 0f40 27       		.uleb128 0x27
 2246 0f41 6600     		.ascii	"f\000"
 2247 0f43 13       		.byte	0x13
 2248 0f44 36       		.byte	0x36
 2249 0f45 25000000 		.4byte	0x25
 2250 0f49 28       		.uleb128 0x28
 2251 0f4a BC160000 		.4byte	.LASF359
 2252 0f4e 01       		.byte	0x1
 2253 0f4f 09       		.byte	0x9
 2254 0f50 25000000 		.4byte	0x25
 2255 0f54 05       		.uleb128 0x5
 2256 0f55 03       		.byte	0x3
 2257 0f56 00000000 		.4byte	filtered_u_L
 2258 0f5a 28       		.uleb128 0x28
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 73


 2259 0f5b 03170000 		.4byte	.LASF360
 2260 0f5f 01       		.byte	0x1
 2261 0f60 0A       		.byte	0xa
 2262 0f61 25000000 		.4byte	0x25
 2263 0f65 05       		.uleb128 0x5
 2264 0f66 03       		.byte	0x3
 2265 0f67 00000000 		.4byte	filtered_u_R
 2266 0f6b 28       		.uleb128 0x28
 2267 0f6c 54080000 		.4byte	.LASF361
 2268 0f70 01       		.byte	0x1
 2269 0f71 0B       		.byte	0xb
 2270 0f72 7C0F0000 		.4byte	0xf7c
 2271 0f76 05       		.uleb128 0x5
 2272 0f77 03       		.byte	0x3
 2273 0f78 00000000 		.4byte	encoder_alpha
 2274 0f7c 26       		.uleb128 0x26
 2275 0f7d 25000000 		.4byte	0x25
 2276 0f81 29       		.uleb128 0x29
 2277 0f82 FD0B0000 		.4byte	.LASF362
 2278 0f86 FD0B0000 		.4byte	.LASF362
 2279 0f8a 14       		.byte	0x14
 2280 0f8b B203     		.2byte	0x3b2
 2281 0f8d 29       		.uleb128 0x29
 2282 0f8e A90F0000 		.4byte	.LASF363
 2283 0f92 A90F0000 		.4byte	.LASF363
 2284 0f96 14       		.byte	0x14
 2285 0f97 C103     		.2byte	0x3c1
 2286 0f99 00       		.byte	0
 2287              		.section	.debug_abbrev,"",%progbits
 2288              	.Ldebug_abbrev0:
 2289 0000 01       		.uleb128 0x1
 2290 0001 11       		.uleb128 0x11
 2291 0002 01       		.byte	0x1
 2292 0003 25       		.uleb128 0x25
 2293 0004 0E       		.uleb128 0xe
 2294 0005 13       		.uleb128 0x13
 2295 0006 0B       		.uleb128 0xb
 2296 0007 03       		.uleb128 0x3
 2297 0008 0E       		.uleb128 0xe
 2298 0009 1B       		.uleb128 0x1b
 2299 000a 0E       		.uleb128 0xe
 2300 000b 55       		.uleb128 0x55
 2301 000c 17       		.uleb128 0x17
 2302 000d 11       		.uleb128 0x11
 2303 000e 01       		.uleb128 0x1
 2304 000f 10       		.uleb128 0x10
 2305 0010 17       		.uleb128 0x17
 2306 0011 00       		.byte	0
 2307 0012 00       		.byte	0
 2308 0013 02       		.uleb128 0x2
 2309 0014 24       		.uleb128 0x24
 2310 0015 00       		.byte	0
 2311 0016 0B       		.uleb128 0xb
 2312 0017 0B       		.uleb128 0xb
 2313 0018 3E       		.uleb128 0x3e
 2314 0019 0B       		.uleb128 0xb
 2315 001a 03       		.uleb128 0x3
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 74


 2316 001b 0E       		.uleb128 0xe
 2317 001c 00       		.byte	0
 2318 001d 00       		.byte	0
 2319 001e 03       		.uleb128 0x3
 2320 001f 24       		.uleb128 0x24
 2321 0020 00       		.byte	0
 2322 0021 0B       		.uleb128 0xb
 2323 0022 0B       		.uleb128 0xb
 2324 0023 3E       		.uleb128 0x3e
 2325 0024 0B       		.uleb128 0xb
 2326 0025 03       		.uleb128 0x3
 2327 0026 08       		.uleb128 0x8
 2328 0027 00       		.byte	0
 2329 0028 00       		.byte	0
 2330 0029 04       		.uleb128 0x4
 2331 002a 04       		.uleb128 0x4
 2332 002b 01       		.byte	0x1
 2333 002c 0B       		.uleb128 0xb
 2334 002d 0B       		.uleb128 0xb
 2335 002e 49       		.uleb128 0x49
 2336 002f 13       		.uleb128 0x13
 2337 0030 3A       		.uleb128 0x3a
 2338 0031 0B       		.uleb128 0xb
 2339 0032 3B       		.uleb128 0x3b
 2340 0033 0B       		.uleb128 0xb
 2341 0034 01       		.uleb128 0x1
 2342 0035 13       		.uleb128 0x13
 2343 0036 00       		.byte	0
 2344 0037 00       		.byte	0
 2345 0038 05       		.uleb128 0x5
 2346 0039 28       		.uleb128 0x28
 2347 003a 00       		.byte	0
 2348 003b 03       		.uleb128 0x3
 2349 003c 0E       		.uleb128 0xe
 2350 003d 1C       		.uleb128 0x1c
 2351 003e 0D       		.uleb128 0xd
 2352 003f 00       		.byte	0
 2353 0040 00       		.byte	0
 2354 0041 06       		.uleb128 0x6
 2355 0042 28       		.uleb128 0x28
 2356 0043 00       		.byte	0
 2357 0044 03       		.uleb128 0x3
 2358 0045 0E       		.uleb128 0xe
 2359 0046 1C       		.uleb128 0x1c
 2360 0047 0B       		.uleb128 0xb
 2361 0048 00       		.byte	0
 2362 0049 00       		.byte	0
 2363 004a 07       		.uleb128 0x7
 2364 004b 16       		.uleb128 0x16
 2365 004c 00       		.byte	0
 2366 004d 03       		.uleb128 0x3
 2367 004e 0E       		.uleb128 0xe
 2368 004f 3A       		.uleb128 0x3a
 2369 0050 0B       		.uleb128 0xb
 2370 0051 3B       		.uleb128 0x3b
 2371 0052 0B       		.uleb128 0xb
 2372 0053 49       		.uleb128 0x49
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 75


 2373 0054 13       		.uleb128 0x13
 2374 0055 00       		.byte	0
 2375 0056 00       		.byte	0
 2376 0057 08       		.uleb128 0x8
 2377 0058 13       		.uleb128 0x13
 2378 0059 01       		.byte	0x1
 2379 005a 0B       		.uleb128 0xb
 2380 005b 05       		.uleb128 0x5
 2381 005c 3A       		.uleb128 0x3a
 2382 005d 0B       		.uleb128 0xb
 2383 005e 3B       		.uleb128 0x3b
 2384 005f 05       		.uleb128 0x5
 2385 0060 01       		.uleb128 0x1
 2386 0061 13       		.uleb128 0x13
 2387 0062 00       		.byte	0
 2388 0063 00       		.byte	0
 2389 0064 09       		.uleb128 0x9
 2390 0065 0D       		.uleb128 0xd
 2391 0066 00       		.byte	0
 2392 0067 03       		.uleb128 0x3
 2393 0068 0E       		.uleb128 0xe
 2394 0069 3A       		.uleb128 0x3a
 2395 006a 0B       		.uleb128 0xb
 2396 006b 3B       		.uleb128 0x3b
 2397 006c 05       		.uleb128 0x5
 2398 006d 49       		.uleb128 0x49
 2399 006e 13       		.uleb128 0x13
 2400 006f 38       		.uleb128 0x38
 2401 0070 0B       		.uleb128 0xb
 2402 0071 00       		.byte	0
 2403 0072 00       		.byte	0
 2404 0073 0A       		.uleb128 0xa
 2405 0074 0D       		.uleb128 0xd
 2406 0075 00       		.byte	0
 2407 0076 03       		.uleb128 0x3
 2408 0077 0E       		.uleb128 0xe
 2409 0078 3A       		.uleb128 0x3a
 2410 0079 0B       		.uleb128 0xb
 2411 007a 3B       		.uleb128 0x3b
 2412 007b 05       		.uleb128 0x5
 2413 007c 49       		.uleb128 0x49
 2414 007d 13       		.uleb128 0x13
 2415 007e 38       		.uleb128 0x38
 2416 007f 05       		.uleb128 0x5
 2417 0080 00       		.byte	0
 2418 0081 00       		.byte	0
 2419 0082 0B       		.uleb128 0xb
 2420 0083 0D       		.uleb128 0xd
 2421 0084 00       		.byte	0
 2422 0085 03       		.uleb128 0x3
 2423 0086 08       		.uleb128 0x8
 2424 0087 3A       		.uleb128 0x3a
 2425 0088 0B       		.uleb128 0xb
 2426 0089 3B       		.uleb128 0x3b
 2427 008a 05       		.uleb128 0x5
 2428 008b 49       		.uleb128 0x49
 2429 008c 13       		.uleb128 0x13
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 76


 2430 008d 38       		.uleb128 0x38
 2431 008e 05       		.uleb128 0x5
 2432 008f 00       		.byte	0
 2433 0090 00       		.byte	0
 2434 0091 0C       		.uleb128 0xc
 2435 0092 01       		.uleb128 0x1
 2436 0093 01       		.byte	0x1
 2437 0094 49       		.uleb128 0x49
 2438 0095 13       		.uleb128 0x13
 2439 0096 01       		.uleb128 0x1
 2440 0097 13       		.uleb128 0x13
 2441 0098 00       		.byte	0
 2442 0099 00       		.byte	0
 2443 009a 0D       		.uleb128 0xd
 2444 009b 21       		.uleb128 0x21
 2445 009c 00       		.byte	0
 2446 009d 49       		.uleb128 0x49
 2447 009e 13       		.uleb128 0x13
 2448 009f 2F       		.uleb128 0x2f
 2449 00a0 0B       		.uleb128 0xb
 2450 00a1 00       		.byte	0
 2451 00a2 00       		.byte	0
 2452 00a3 0E       		.uleb128 0xe
 2453 00a4 35       		.uleb128 0x35
 2454 00a5 00       		.byte	0
 2455 00a6 49       		.uleb128 0x49
 2456 00a7 13       		.uleb128 0x13
 2457 00a8 00       		.byte	0
 2458 00a9 00       		.byte	0
 2459 00aa 0F       		.uleb128 0xf
 2460 00ab 21       		.uleb128 0x21
 2461 00ac 00       		.byte	0
 2462 00ad 49       		.uleb128 0x49
 2463 00ae 13       		.uleb128 0x13
 2464 00af 2F       		.uleb128 0x2f
 2465 00b0 05       		.uleb128 0x5
 2466 00b1 00       		.byte	0
 2467 00b2 00       		.byte	0
 2468 00b3 10       		.uleb128 0x10
 2469 00b4 16       		.uleb128 0x16
 2470 00b5 00       		.byte	0
 2471 00b6 03       		.uleb128 0x3
 2472 00b7 0E       		.uleb128 0xe
 2473 00b8 3A       		.uleb128 0x3a
 2474 00b9 0B       		.uleb128 0xb
 2475 00ba 3B       		.uleb128 0x3b
 2476 00bb 05       		.uleb128 0x5
 2477 00bc 49       		.uleb128 0x49
 2478 00bd 13       		.uleb128 0x13
 2479 00be 00       		.byte	0
 2480 00bf 00       		.byte	0
 2481 00c0 11       		.uleb128 0x11
 2482 00c1 13       		.uleb128 0x13
 2483 00c2 01       		.byte	0x1
 2484 00c3 0B       		.uleb128 0xb
 2485 00c4 0B       		.uleb128 0xb
 2486 00c5 3A       		.uleb128 0x3a
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 77


 2487 00c6 0B       		.uleb128 0xb
 2488 00c7 3B       		.uleb128 0x3b
 2489 00c8 0B       		.uleb128 0xb
 2490 00c9 01       		.uleb128 0x1
 2491 00ca 13       		.uleb128 0x13
 2492 00cb 00       		.byte	0
 2493 00cc 00       		.byte	0
 2494 00cd 12       		.uleb128 0x12
 2495 00ce 0D       		.uleb128 0xd
 2496 00cf 00       		.byte	0
 2497 00d0 03       		.uleb128 0x3
 2498 00d1 0E       		.uleb128 0xe
 2499 00d2 3A       		.uleb128 0x3a
 2500 00d3 0B       		.uleb128 0xb
 2501 00d4 3B       		.uleb128 0x3b
 2502 00d5 0B       		.uleb128 0xb
 2503 00d6 49       		.uleb128 0x49
 2504 00d7 13       		.uleb128 0x13
 2505 00d8 38       		.uleb128 0x38
 2506 00d9 0B       		.uleb128 0xb
 2507 00da 00       		.byte	0
 2508 00db 00       		.byte	0
 2509 00dc 13       		.uleb128 0x13
 2510 00dd 13       		.uleb128 0x13
 2511 00de 01       		.byte	0x1
 2512 00df 0B       		.uleb128 0xb
 2513 00e0 0B       		.uleb128 0xb
 2514 00e1 3A       		.uleb128 0x3a
 2515 00e2 0B       		.uleb128 0xb
 2516 00e3 3B       		.uleb128 0x3b
 2517 00e4 05       		.uleb128 0x5
 2518 00e5 01       		.uleb128 0x1
 2519 00e6 13       		.uleb128 0x13
 2520 00e7 00       		.byte	0
 2521 00e8 00       		.byte	0
 2522 00e9 14       		.uleb128 0x14
 2523 00ea 0F       		.uleb128 0xf
 2524 00eb 00       		.byte	0
 2525 00ec 0B       		.uleb128 0xb
 2526 00ed 0B       		.uleb128 0xb
 2527 00ee 00       		.byte	0
 2528 00ef 00       		.byte	0
 2529 00f0 15       		.uleb128 0x15
 2530 00f1 0F       		.uleb128 0xf
 2531 00f2 00       		.byte	0
 2532 00f3 0B       		.uleb128 0xb
 2533 00f4 0B       		.uleb128 0xb
 2534 00f5 49       		.uleb128 0x49
 2535 00f6 13       		.uleb128 0x13
 2536 00f7 00       		.byte	0
 2537 00f8 00       		.byte	0
 2538 00f9 16       		.uleb128 0x16
 2539 00fa 15       		.uleb128 0x15
 2540 00fb 01       		.byte	0x1
 2541 00fc 27       		.uleb128 0x27
 2542 00fd 19       		.uleb128 0x19
 2543 00fe 01       		.uleb128 0x1
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 78


 2544 00ff 13       		.uleb128 0x13
 2545 0100 00       		.byte	0
 2546 0101 00       		.byte	0
 2547 0102 17       		.uleb128 0x17
 2548 0103 05       		.uleb128 0x5
 2549 0104 00       		.byte	0
 2550 0105 49       		.uleb128 0x49
 2551 0106 13       		.uleb128 0x13
 2552 0107 00       		.byte	0
 2553 0108 00       		.byte	0
 2554 0109 18       		.uleb128 0x18
 2555 010a 13       		.uleb128 0x13
 2556 010b 01       		.byte	0x1
 2557 010c 03       		.uleb128 0x3
 2558 010d 0E       		.uleb128 0xe
 2559 010e 0B       		.uleb128 0xb
 2560 010f 0B       		.uleb128 0xb
 2561 0110 3A       		.uleb128 0x3a
 2562 0111 0B       		.uleb128 0xb
 2563 0112 3B       		.uleb128 0x3b
 2564 0113 05       		.uleb128 0x5
 2565 0114 01       		.uleb128 0x1
 2566 0115 13       		.uleb128 0x13
 2567 0116 00       		.byte	0
 2568 0117 00       		.byte	0
 2569 0118 19       		.uleb128 0x19
 2570 0119 13       		.uleb128 0x13
 2571 011a 01       		.byte	0x1
 2572 011b 03       		.uleb128 0x3
 2573 011c 0E       		.uleb128 0xe
 2574 011d 0B       		.uleb128 0xb
 2575 011e 0B       		.uleb128 0xb
 2576 011f 3A       		.uleb128 0x3a
 2577 0120 0B       		.uleb128 0xb
 2578 0121 3B       		.uleb128 0x3b
 2579 0122 0B       		.uleb128 0xb
 2580 0123 01       		.uleb128 0x1
 2581 0124 13       		.uleb128 0x13
 2582 0125 00       		.byte	0
 2583 0126 00       		.byte	0
 2584 0127 1A       		.uleb128 0x1a
 2585 0128 2E       		.uleb128 0x2e
 2586 0129 01       		.byte	0x1
 2587 012a 3F       		.uleb128 0x3f
 2588 012b 19       		.uleb128 0x19
 2589 012c 03       		.uleb128 0x3
 2590 012d 0E       		.uleb128 0xe
 2591 012e 3A       		.uleb128 0x3a
 2592 012f 0B       		.uleb128 0xb
 2593 0130 3B       		.uleb128 0x3b
 2594 0131 0B       		.uleb128 0xb
 2595 0132 11       		.uleb128 0x11
 2596 0133 01       		.uleb128 0x1
 2597 0134 12       		.uleb128 0x12
 2598 0135 06       		.uleb128 0x6
 2599 0136 40       		.uleb128 0x40
 2600 0137 18       		.uleb128 0x18
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 79


 2601 0138 9642     		.uleb128 0x2116
 2602 013a 19       		.uleb128 0x19
 2603 013b 01       		.uleb128 0x1
 2604 013c 13       		.uleb128 0x13
 2605 013d 00       		.byte	0
 2606 013e 00       		.byte	0
 2607 013f 1B       		.uleb128 0x1b
 2608 0140 34       		.uleb128 0x34
 2609 0141 00       		.byte	0
 2610 0142 03       		.uleb128 0x3
 2611 0143 0E       		.uleb128 0xe
 2612 0144 3A       		.uleb128 0x3a
 2613 0145 0B       		.uleb128 0xb
 2614 0146 3B       		.uleb128 0x3b
 2615 0147 0B       		.uleb128 0xb
 2616 0148 49       		.uleb128 0x49
 2617 0149 13       		.uleb128 0x13
 2618 014a 02       		.uleb128 0x2
 2619 014b 17       		.uleb128 0x17
 2620 014c 00       		.byte	0
 2621 014d 00       		.byte	0
 2622 014e 1C       		.uleb128 0x1c
 2623 014f 34       		.uleb128 0x34
 2624 0150 00       		.byte	0
 2625 0151 03       		.uleb128 0x3
 2626 0152 0E       		.uleb128 0xe
 2627 0153 3A       		.uleb128 0x3a
 2628 0154 0B       		.uleb128 0xb
 2629 0155 3B       		.uleb128 0x3b
 2630 0156 0B       		.uleb128 0xb
 2631 0157 49       		.uleb128 0x49
 2632 0158 13       		.uleb128 0x13
 2633 0159 00       		.byte	0
 2634 015a 00       		.byte	0
 2635 015b 1D       		.uleb128 0x1d
 2636 015c 898201   		.uleb128 0x4109
 2637 015f 00       		.byte	0
 2638 0160 11       		.uleb128 0x11
 2639 0161 01       		.uleb128 0x1
 2640 0162 31       		.uleb128 0x31
 2641 0163 13       		.uleb128 0x13
 2642 0164 00       		.byte	0
 2643 0165 00       		.byte	0
 2644 0166 1E       		.uleb128 0x1e
 2645 0167 898201   		.uleb128 0x4109
 2646 016a 00       		.byte	0
 2647 016b 11       		.uleb128 0x11
 2648 016c 01       		.uleb128 0x1
 2649 016d 9542     		.uleb128 0x2115
 2650 016f 19       		.uleb128 0x19
 2651 0170 31       		.uleb128 0x31
 2652 0171 13       		.uleb128 0x13
 2653 0172 00       		.byte	0
 2654 0173 00       		.byte	0
 2655 0174 1F       		.uleb128 0x1f
 2656 0175 2E       		.uleb128 0x2e
 2657 0176 01       		.byte	0x1
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 80


 2658 0177 03       		.uleb128 0x3
 2659 0178 0E       		.uleb128 0xe
 2660 0179 3A       		.uleb128 0x3a
 2661 017a 0B       		.uleb128 0xb
 2662 017b 3B       		.uleb128 0x3b
 2663 017c 05       		.uleb128 0x5
 2664 017d 27       		.uleb128 0x27
 2665 017e 19       		.uleb128 0x19
 2666 017f 20       		.uleb128 0x20
 2667 0180 0B       		.uleb128 0xb
 2668 0181 01       		.uleb128 0x1
 2669 0182 13       		.uleb128 0x13
 2670 0183 00       		.byte	0
 2671 0184 00       		.byte	0
 2672 0185 20       		.uleb128 0x20
 2673 0186 05       		.uleb128 0x5
 2674 0187 00       		.byte	0
 2675 0188 03       		.uleb128 0x3
 2676 0189 0E       		.uleb128 0xe
 2677 018a 3A       		.uleb128 0x3a
 2678 018b 0B       		.uleb128 0xb
 2679 018c 3B       		.uleb128 0x3b
 2680 018d 05       		.uleb128 0x5
 2681 018e 49       		.uleb128 0x49
 2682 018f 13       		.uleb128 0x13
 2683 0190 00       		.byte	0
 2684 0191 00       		.byte	0
 2685 0192 21       		.uleb128 0x21
 2686 0193 2E       		.uleb128 0x2e
 2687 0194 01       		.byte	0x1
 2688 0195 3F       		.uleb128 0x3f
 2689 0196 19       		.uleb128 0x19
 2690 0197 03       		.uleb128 0x3
 2691 0198 0E       		.uleb128 0xe
 2692 0199 3A       		.uleb128 0x3a
 2693 019a 0B       		.uleb128 0xb
 2694 019b 3B       		.uleb128 0x3b
 2695 019c 0B       		.uleb128 0xb
 2696 019d 27       		.uleb128 0x27
 2697 019e 19       		.uleb128 0x19
 2698 019f 11       		.uleb128 0x11
 2699 01a0 01       		.uleb128 0x1
 2700 01a1 12       		.uleb128 0x12
 2701 01a2 06       		.uleb128 0x6
 2702 01a3 40       		.uleb128 0x40
 2703 01a4 18       		.uleb128 0x18
 2704 01a5 9742     		.uleb128 0x2117
 2705 01a7 19       		.uleb128 0x19
 2706 01a8 01       		.uleb128 0x1
 2707 01a9 13       		.uleb128 0x13
 2708 01aa 00       		.byte	0
 2709 01ab 00       		.byte	0
 2710 01ac 22       		.uleb128 0x22
 2711 01ad 1D       		.uleb128 0x1d
 2712 01ae 01       		.byte	0x1
 2713 01af 31       		.uleb128 0x31
 2714 01b0 13       		.uleb128 0x13
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 81


 2715 01b1 11       		.uleb128 0x11
 2716 01b2 01       		.uleb128 0x1
 2717 01b3 12       		.uleb128 0x12
 2718 01b4 06       		.uleb128 0x6
 2719 01b5 58       		.uleb128 0x58
 2720 01b6 0B       		.uleb128 0xb
 2721 01b7 59       		.uleb128 0x59
 2722 01b8 0B       		.uleb128 0xb
 2723 01b9 00       		.byte	0
 2724 01ba 00       		.byte	0
 2725 01bb 23       		.uleb128 0x23
 2726 01bc 05       		.uleb128 0x5
 2727 01bd 00       		.byte	0
 2728 01be 31       		.uleb128 0x31
 2729 01bf 13       		.uleb128 0x13
 2730 01c0 02       		.uleb128 0x2
 2731 01c1 17       		.uleb128 0x17
 2732 01c2 00       		.byte	0
 2733 01c3 00       		.byte	0
 2734 01c4 24       		.uleb128 0x24
 2735 01c5 34       		.uleb128 0x34
 2736 01c6 00       		.byte	0
 2737 01c7 03       		.uleb128 0x3
 2738 01c8 0E       		.uleb128 0xe
 2739 01c9 3A       		.uleb128 0x3a
 2740 01ca 0B       		.uleb128 0xb
 2741 01cb 3B       		.uleb128 0x3b
 2742 01cc 05       		.uleb128 0x5
 2743 01cd 49       		.uleb128 0x49
 2744 01ce 13       		.uleb128 0x13
 2745 01cf 3F       		.uleb128 0x3f
 2746 01d0 19       		.uleb128 0x19
 2747 01d1 3C       		.uleb128 0x3c
 2748 01d2 19       		.uleb128 0x19
 2749 01d3 00       		.byte	0
 2750 01d4 00       		.byte	0
 2751 01d5 25       		.uleb128 0x25
 2752 01d6 34       		.uleb128 0x34
 2753 01d7 00       		.byte	0
 2754 01d8 03       		.uleb128 0x3
 2755 01d9 0E       		.uleb128 0xe
 2756 01da 3A       		.uleb128 0x3a
 2757 01db 0B       		.uleb128 0xb
 2758 01dc 3B       		.uleb128 0x3b
 2759 01dd 0B       		.uleb128 0xb
 2760 01de 49       		.uleb128 0x49
 2761 01df 13       		.uleb128 0x13
 2762 01e0 3F       		.uleb128 0x3f
 2763 01e1 19       		.uleb128 0x19
 2764 01e2 3C       		.uleb128 0x3c
 2765 01e3 19       		.uleb128 0x19
 2766 01e4 00       		.byte	0
 2767 01e5 00       		.byte	0
 2768 01e6 26       		.uleb128 0x26
 2769 01e7 26       		.uleb128 0x26
 2770 01e8 00       		.byte	0
 2771 01e9 49       		.uleb128 0x49
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 82


 2772 01ea 13       		.uleb128 0x13
 2773 01eb 00       		.byte	0
 2774 01ec 00       		.byte	0
 2775 01ed 27       		.uleb128 0x27
 2776 01ee 34       		.uleb128 0x34
 2777 01ef 00       		.byte	0
 2778 01f0 03       		.uleb128 0x3
 2779 01f1 08       		.uleb128 0x8
 2780 01f2 3A       		.uleb128 0x3a
 2781 01f3 0B       		.uleb128 0xb
 2782 01f4 3B       		.uleb128 0x3b
 2783 01f5 0B       		.uleb128 0xb
 2784 01f6 49       		.uleb128 0x49
 2785 01f7 13       		.uleb128 0x13
 2786 01f8 3F       		.uleb128 0x3f
 2787 01f9 19       		.uleb128 0x19
 2788 01fa 3C       		.uleb128 0x3c
 2789 01fb 19       		.uleb128 0x19
 2790 01fc 00       		.byte	0
 2791 01fd 00       		.byte	0
 2792 01fe 28       		.uleb128 0x28
 2793 01ff 34       		.uleb128 0x34
 2794 0200 00       		.byte	0
 2795 0201 03       		.uleb128 0x3
 2796 0202 0E       		.uleb128 0xe
 2797 0203 3A       		.uleb128 0x3a
 2798 0204 0B       		.uleb128 0xb
 2799 0205 3B       		.uleb128 0x3b
 2800 0206 0B       		.uleb128 0xb
 2801 0207 49       		.uleb128 0x49
 2802 0208 13       		.uleb128 0x13
 2803 0209 3F       		.uleb128 0x3f
 2804 020a 19       		.uleb128 0x19
 2805 020b 02       		.uleb128 0x2
 2806 020c 18       		.uleb128 0x18
 2807 020d 00       		.byte	0
 2808 020e 00       		.byte	0
 2809 020f 29       		.uleb128 0x29
 2810 0210 2E       		.uleb128 0x2e
 2811 0211 00       		.byte	0
 2812 0212 3F       		.uleb128 0x3f
 2813 0213 19       		.uleb128 0x19
 2814 0214 3C       		.uleb128 0x3c
 2815 0215 19       		.uleb128 0x19
 2816 0216 6E       		.uleb128 0x6e
 2817 0217 0E       		.uleb128 0xe
 2818 0218 03       		.uleb128 0x3
 2819 0219 0E       		.uleb128 0xe
 2820 021a 3A       		.uleb128 0x3a
 2821 021b 0B       		.uleb128 0xb
 2822 021c 3B       		.uleb128 0x3b
 2823 021d 05       		.uleb128 0x5
 2824 021e 00       		.byte	0
 2825 021f 00       		.byte	0
 2826 0220 00       		.byte	0
 2827              		.section	.debug_loc,"",%progbits
 2828              	.Ldebug_loc0:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 83


 2829              	.LLST0:
 2830 0000 40000000 		.4byte	.LVL1
 2831 0004 8A000000 		.4byte	.LVL4
 2832 0008 0100     		.2byte	0x1
 2833 000a 50       		.byte	0x50
 2834 000b 8A000000 		.4byte	.LVL4
 2835 000f 08010000 		.4byte	.LVL11
 2836 0013 0100     		.2byte	0x1
 2837 0015 55       		.byte	0x55
 2838 0016 08010000 		.4byte	.LVL11
 2839 001a 0B010000 		.4byte	.LVL12-1
 2840 001e 0100     		.2byte	0x1
 2841 0020 50       		.byte	0x50
 2842 0021 00000000 		.4byte	0
 2843 0025 00000000 		.4byte	0
 2844              	.LLST1:
 2845 0029 40000000 		.4byte	.LVL1
 2846 002d 54000000 		.4byte	.LVL2
 2847 0031 1000     		.2byte	0x10
 2848 0033 92       		.byte	0x92
 2849 0034 4B       		.uleb128 0x4b
 2850 0035 00       		.sleb128 0
 2851 0036 F7       		.byte	0xf7
 2852 0037 2C       		.uleb128 0x2c
 2853 0038 F7       		.byte	0xf7
 2854 0039 25       		.uleb128 0x25
 2855 003a F5       		.byte	0xf5
 2856 003b 4D       		.uleb128 0x4d
 2857 003c 25       		.uleb128 0x25
 2858 003d 1B       		.byte	0x1b
 2859 003e F5       		.byte	0xf5
 2860 003f 49       		.uleb128 0x49
 2861 0040 25       		.uleb128 0x25
 2862 0041 1E       		.byte	0x1e
 2863 0042 9F       		.byte	0x9f
 2864 0043 6C000000 		.4byte	.LVL3
 2865 0047 8D000000 		.4byte	.LVL5-1
 2866 004b 0200     		.2byte	0x2
 2867 004d 90       		.byte	0x90
 2868 004e 4D       		.uleb128 0x4d
 2869 004f 00000000 		.4byte	0
 2870 0053 00000000 		.4byte	0
 2871              	.LLST2:
 2872 0057 06000000 		.4byte	.LVL13
 2873 005b 12000000 		.4byte	.LVL14
 2874 005f 0100     		.2byte	0x1
 2875 0061 53       		.byte	0x53
 2876 0062 00000000 		.4byte	0
 2877 0066 00000000 		.4byte	0
 2878              	.LLST3:
 2879 006a 06000000 		.4byte	.LVL16
 2880 006e 12000000 		.4byte	.LVL17
 2881 0072 0100     		.2byte	0x1
 2882 0074 53       		.byte	0x53
 2883 0075 00000000 		.4byte	0
 2884 0079 00000000 		.4byte	0
 2885              		.section	.debug_aranges,"",%progbits
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 84


 2886 0000 2C000000 		.4byte	0x2c
 2887 0004 0200     		.2byte	0x2
 2888 0006 00000000 		.4byte	.Ldebug_info0
 2889 000a 04       		.byte	0x4
 2890 000b 00       		.byte	0
 2891 000c 0000     		.2byte	0
 2892 000e 0000     		.2byte	0
 2893 0010 00000000 		.4byte	.LFB738
 2894 0014 48010000 		.4byte	.LFE738-.LFB738
 2895 0018 00000000 		.4byte	.LFB739
 2896 001c 34000000 		.4byte	.LFE739-.LFB739
 2897 0020 00000000 		.4byte	.LFB740
 2898 0024 34000000 		.4byte	.LFE740-.LFB740
 2899 0028 00000000 		.4byte	0
 2900 002c 00000000 		.4byte	0
 2901              		.section	.debug_ranges,"",%progbits
 2902              	.Ldebug_ranges0:
 2903 0000 00000000 		.4byte	.LFB738
 2904 0004 48010000 		.4byte	.LFE738
 2905 0008 00000000 		.4byte	.LFB739
 2906 000c 34000000 		.4byte	.LFE739
 2907 0010 00000000 		.4byte	.LFB740
 2908 0014 34000000 		.4byte	.LFE740
 2909 0018 00000000 		.4byte	0
 2910 001c 00000000 		.4byte	0
 2911              		.section	.debug_line,"",%progbits
 2912              	.Ldebug_line0:
 2913 0000 1C040000 		.section	.debug_str,"MS",%progbits,1
 2913      0200A003 
 2913      00000201 
 2913      FB0E0D00 
 2913      01010101 
 2914              	.LASF237:
 2915 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2915      6843746C 
 2915      4D61696E 
 2915      57733146 
 2915      72657100 
 2916              	.LASF285:
 2917 0014 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2917      74635F73 
 2917      7973696E 
 2917      745F7400 
 2918              	.LASF26:
 2919 0024 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2919      5F696E74 
 2919      65727275 
 2919      70745F67 
 2919      70696F5F 
 2920              	.LASF124:
 2921 003d 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2921      6D5F315F 
 2921      696E7465 
 2921      72727570 
 2921      74735F31 
 2922              	.LASF319:
 2923 0058 73746F70 		.ascii	"stopInputMode\000"
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 85


 2923      496E7075 
 2923      744D6F64 
 2923      6500
 2924              	.LASF344:
 2925 0066 63795F64 		.ascii	"cy_device\000"
 2925      65766963 
 2925      6500
 2926              	.LASF143:
 2927 0070 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2927      696E7465 
 2927      72727570 
 2927      74735F31 
 2927      305F4952 
 2928              	.LASF288:
 2929 0087 74785374 		.ascii	"txStatus\000"
 2929      61747573 
 2929      00
 2930              	.LASF264:
 2931 0090 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2931      73436D30 
 2931      436C6F63 
 2931      6B43746C 
 2931      4F666673 
 2932              	.LASF68:
 2933 00a7 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2933      735F696E 
 2933      74657272 
 2933      75707473 
 2933      5F647730 
 2934              	.LASF354:
 2935 00c3 7469636B 		.ascii	"tick_L\000"
 2935      5F4C00
 2936              	.LASF37:
 2937 00ca 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2937      735F696E 
 2937      74657272 
 2937      75707473 
 2937      5F697063 
 2938              	.LASF355:
 2939 00e6 7469636B 		.ascii	"tick_R\000"
 2939      5F5200
 2940              	.LASF55:
 2941 00ed 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2941      335F696E 
 2941      74657272 
 2941      7570745F 
 2941      4952516E 
 2942              	.LASF85:
 2943 0102 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2943      735F696E 
 2943      74657272 
 2943      75707473 
 2943      5F647731 
 2944              	.LASF337:
 2945 011e 6B696C6C 		.ascii	"killInput\000"
 2945      496E7075 
 2945      7400
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 86


 2946              	.LASF91:
 2947 0128 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2947      735F696E 
 2947      74657272 
 2947      75707473 
 2947      5F647731 
 2948              	.LASF196:
 2949 0145 70657269 		.ascii	"periBase\000"
 2949      42617365 
 2949      00
 2950              	.LASF63:
 2951 014e 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2951      735F696E 
 2951      74657272 
 2951      75707473 
 2951      5F647730 
 2952              	.LASF348:
 2953 016a 436F756E 		.ascii	"Counter_1_config\000"
 2953      7465725F 
 2953      315F636F 
 2953      6E666967 
 2953      00
 2954              	.LASF272:
 2955 017b 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2955      73436D30 
 2955      4E6D6943 
 2955      746C4F66 
 2955      66736574 
 2956              	.LASF242:
 2957 0190 64774368 		.ascii	"dwChSize\000"
 2957      53697A65 
 2957      00
 2958              	.LASF365:
 2959 0199 656E636F 		.ascii	"encoder.c\000"
 2959      6465722E 
 2959      6300
 2960              	.LASF47:
 2961 01a3 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2961      735F696E 
 2961      74657272 
 2961      75707473 
 2961      5F697063 
 2962              	.LASF224:
 2963 01c0 736D6966 		.ascii	"smifDeviceNr\000"
 2963      44657669 
 2963      63654E72 
 2963      00
 2964              	.LASF254:
 2965 01cd 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2965      44697643 
 2965      6D645061 
 2965      54797065 
 2965      53656C50 
 2966              	.LASF116:
 2967 01e4 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2967      6D5F315F 
 2967      696E7465 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 87


 2967      72727570 
 2967      74735F37 
 2968              	.LASF318:
 2969 01fe 73746172 		.ascii	"startInput\000"
 2969      74496E70 
 2969      757400
 2970              	.LASF34:
 2971 0209 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2971      5F696E74 
 2971      65727275 
 2971      70745F63 
 2971      7462735F 
 2972              	.LASF220:
 2973 0222 73727373 		.ascii	"srssNumClkpath\000"
 2973      4E756D43 
 2973      6C6B7061 
 2973      746800
 2974              	.LASF194:
 2975 0231 63707573 		.ascii	"cpussBase\000"
 2975      73426173 
 2975      6500
 2976              	.LASF218:
 2977 023b 63707573 		.ascii	"cpussFmIrq\000"
 2977      73466D49 
 2977      727100
 2978              	.LASF31:
 2979 0246 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2979      5F696E74 
 2979      65727275 
 2979      70745F6D 
 2979      63776474 
 2980              	.LASF352:
 2981 0262 436F756E 		.ascii	"Counter_4_config\000"
 2981      7465725F 
 2981      345F636F 
 2981      6E666967 
 2981      00
 2982              	.LASF316:
 2983 0273 72656C6F 		.ascii	"reloadInput\000"
 2983      6164496E 
 2983      70757400 
 2984              	.LASF13:
 2985 027f 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2985      5F696E74 
 2985      65727275 
 2985      7074735F 
 2985      6770696F 
 2986              	.LASF219:
 2987 029b 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2987      734E6F74 
 2987      436F6E6E 
 2987      65637465 
 2987      64497271 
 2988              	.LASF74:
 2989 02b0 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2989      735F696E 
 2989      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 88


 2989      75707473 
 2989      5F647730 
 2990              	.LASF159:
 2991 02cd 73686F72 		.ascii	"short int\000"
 2991      7420696E 
 2991      7400
 2992              	.LASF291:
 2993 02d7 72785269 		.ascii	"rxRingBufSize\000"
 2993      6E674275 
 2993      6653697A 
 2993      6500
 2994              	.LASF132:
 2995 02e5 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2995      6D5F315F 
 2995      696E7465 
 2995      72727570 
 2995      74735F32 
 2996              	.LASF366:
 2997 0300 433A5C55 		.ascii	"C:\\Users\\mcfdo\\OneDrive\\Documents\\PSoC Creator"
 2997      73657273 
 2997      5C6D6366 
 2997      646F5C4F 
 2997      6E654472 
 2998 032e 5C576F72 		.ascii	"\\Workspace_prog1\\Mario_mobile_robot_Copy_01_Copy_"
 2998      6B737061 
 2998      63655F70 
 2998      726F6731 
 2998      5C4D6172 
 2999 035f 30312E63 		.ascii	"01.cydsn\000"
 2999      7964736E 
 2999      00
 3000              	.LASF130:
 3001 0368 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3001      6D5F315F 
 3001      696E7465 
 3001      72727570 
 3001      74735F32 
 3002              	.LASF325:
 3003 0383 70776D4D 		.ascii	"pwmMode\000"
 3003      6F646500 
 3004              	.LASF250:
 3005 038b 70657269 		.ascii	"periTrGrSize\000"
 3005      54724772 
 3005      53697A65 
 3005      00
 3006              	.LASF108:
 3007 0398 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3007      6D5F305F 
 3007      696E7465 
 3007      72727570 
 3007      74735F37 
 3008              	.LASF253:
 3009 03b2 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3009      44697643 
 3009      6D645061 
 3009      44697653 
 3009      656C506F 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 89


 3010              	.LASF230:
 3011 03c8 63727970 		.ascii	"cryptoMemSize\000"
 3011      746F4D65 
 3011      6D53697A 
 3011      6500
 3012              	.LASF276:
 3013 03d6 63707573 		.ascii	"cpussRam1Ctl0\000"
 3013      7352616D 
 3013      3143746C 
 3013      3000
 3014              	.LASF77:
 3015 03e4 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3015      735F696E 
 3015      74657272 
 3015      75707473 
 3015      5F647731 
 3016              	.LASF147:
 3017 0400 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3017      696E7465 
 3017      72727570 
 3017      74735F31 
 3017      345F4952 
 3018              	.LASF103:
 3019 0417 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3019      6D5F305F 
 3019      696E7465 
 3019      72727570 
 3019      74735F32 
 3020              	.LASF9:
 3021 0431 50656E64 		.ascii	"PendSV_IRQn\000"
 3021      53565F49 
 3021      52516E00 
 3022              	.LASF309:
 3023 043d 636F6D70 		.ascii	"compare0\000"
 3023      61726530 
 3023      00
 3024              	.LASF310:
 3025 0446 636F6D70 		.ascii	"compare1\000"
 3025      61726531 
 3025      00
 3026              	.LASF212:
 3027 044f 70726F74 		.ascii	"protVersion\000"
 3027      56657273 
 3027      696F6E00 
 3028              	.LASF175:
 3029 045b 696E7431 		.ascii	"int16_t\000"
 3029      365F7400 
 3030              	.LASF324:
 3031 0463 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config\000"
 3031      74635F74 
 3031      6370776D 
 3031      5F70776D 
 3031      5F636F6E 
 3032              	.LASF252:
 3033 047b 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3033      44697643 
 3033      6D645479 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 90


 3033      70655365 
 3033      6C506F73 
 3034              	.LASF269:
 3035 0490 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3035      73547269 
 3035      6D52616D 
 3035      43746C4F 
 3035      66667365 
 3036              	.LASF140:
 3037 04a6 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3037      696E7465 
 3037      72727570 
 3037      74735F37 
 3037      5F495251 
 3038              	.LASF29:
 3039 04bc 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3039      385F696E 
 3039      74657272 
 3039      7570745F 
 3039      4952516E 
 3040              	.LASF4:
 3041 04d1 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3041      72794D61 
 3041      6E616765 
 3041      6D656E74 
 3041      5F495251 
 3042              	.LASF126:
 3043 04e7 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3043      6D5F315F 
 3043      696E7465 
 3043      72727570 
 3043      74735F31 
 3044              	.LASF135:
 3045 0502 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3045      696E7465 
 3045      72727570 
 3045      74735F32 
 3045      5F495251 
 3046              	.LASF312:
 3047 0518 696E7465 		.ascii	"interruptSources\000"
 3047      72727570 
 3047      74536F75 
 3047      72636573 
 3047      00
 3048              	.LASF178:
 3049 0529 75696E74 		.ascii	"uint32_t\000"
 3049      33325F74 
 3049      00
 3050              	.LASF330:
 3051 0532 656E6162 		.ascii	"enablePeriodSwap\000"
 3051      6C655065 
 3051      72696F64 
 3051      53776170 
 3051      00
 3052              	.LASF121:
 3053 0543 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3053      6D5F315F 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 91


 3053      696E7465 
 3053      72727570 
 3053      74735F31 
 3054              	.LASF18:
 3055 055e 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3055      5F696E74 
 3055      65727275 
 3055      7074735F 
 3055      6770696F 
 3056              	.LASF24:
 3057 057a 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3057      5F696E74 
 3057      65727275 
 3057      7074735F 
 3057      6770696F 
 3058              	.LASF148:
 3059 0597 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3059      696E7465 
 3059      72727570 
 3059      74735F31 
 3059      355F4952 
 3060              	.LASF262:
 3061 05ae 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3061      50727443 
 3061      66674F75 
 3061      744F6666 
 3061      73657400 
 3062              	.LASF179:
 3063 05c2 49534552 		.ascii	"ISER\000"
 3063      00
 3064              	.LASF98:
 3065 05c7 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3065      735F696E 
 3065      74657272 
 3065      75707473 
 3065      5F636D30 
 3066              	.LASF342:
 3067 05e7 656E636F 		.ascii	"encoder_R_IRQ_Handler\000"
 3067      6465725F 
 3067      525F4952 
 3067      515F4861 
 3067      6E646C65 
 3068              	.LASF205:
 3069 05fd 63727970 		.ascii	"cryptoVersion\000"
 3069      746F5665 
 3069      7273696F 
 3069      6E00
 3070              	.LASF301:
 3071 060b 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 3071      74635F73 
 3071      63625F75 
 3071      6172745F 
 3071      636F6E74 
 3072              	.LASF234:
 3073 0625 666C6173 		.ascii	"flashProgramDelay\000"
 3073      6850726F 
 3073      6772616D 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 92


 3073      44656C61 
 3073      7900
 3074              	.LASF56:
 3075 0637 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3075      345F696E 
 3075      74657272 
 3075      7570745F 
 3075      4952516E 
 3076              	.LASF182:
 3077 064c 52534552 		.ascii	"RSERVED1\000"
 3077      56454431 
 3077      00
 3078              	.LASF302:
 3079 0655 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 3079      74635F73 
 3079      63625F75 
 3079      6172745F 
 3079      636F6E74 
 3080              	.LASF195:
 3081 066d 666C6173 		.ascii	"flashcBase\000"
 3081      68634261 
 3081      736500
 3082              	.LASF82:
 3083 0678 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3083      735F696E 
 3083      74657272 
 3083      75707473 
 3083      5F647731 
 3084              	.LASF261:
 3085 0694 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3085      50727443 
 3085      6667496E 
 3085      4F666673 
 3085      657400
 3086              	.LASF88:
 3087 06a7 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3087      735F696E 
 3087      74657272 
 3087      75707473 
 3087      5F647731 
 3088              	.LASF155:
 3089 06c4 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3089      696E7465 
 3089      72727570 
 3089      745F6D65 
 3089      645F4952 
 3090              	.LASF233:
 3091 06db 666C6173 		.ascii	"flashWriteDelay\000"
 3091      68577269 
 3091      74654465 
 3091      6C617900 
 3092              	.LASF172:
 3093 06eb 6C6F6E67 		.ascii	"long long unsigned int\000"
 3093      206C6F6E 
 3093      6720756E 
 3093      7369676E 
 3093      65642069 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 93


 3094              	.LASF258:
 3095 0702 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3095      44697632 
 3095      345F3543 
 3095      746C4F66 
 3095      66736574 
 3096              	.LASF263:
 3097 0717 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3097      50727443 
 3097      66675369 
 3097      6F4F6666 
 3097      73657400 
 3098              	.LASF341:
 3099 072b 656E636F 		.ascii	"encoder_L_IRQ_Handler\000"
 3099      6465725F 
 3099      4C5F4952 
 3099      515F4861 
 3099      6E646C65 
 3100              	.LASF49:
 3101 0741 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3101      735F696E 
 3101      74657272 
 3101      75707473 
 3101      5F697063 
 3102              	.LASF217:
 3103 075e 63707573 		.ascii	"cpussIpc0Irq\000"
 3103      73497063 
 3103      30497271 
 3103      00
 3104              	.LASF32:
 3105 076b 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3105      5F696E74 
 3105      65727275 
 3105      70745F62 
 3105      61636B75 
 3106              	.LASF296:
 3107 0786 72784275 		.ascii	"rxBufIdx\000"
 3107      66496478 
 3107      00
 3108              	.LASF118:
 3109 078f 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3109      6D5F315F 
 3109      696E7465 
 3109      72727570 
 3109      74735F39 
 3110              	.LASF165:
 3111 07a9 5F5F7569 		.ascii	"__uint16_t\000"
 3111      6E743136 
 3111      5F7400
 3112              	.LASF7:
 3113 07b4 53564361 		.ascii	"SVCall_IRQn\000"
 3113      6C6C5F49 
 3113      52516E00 
 3114              	.LASF281:
 3115 07c0 63686172 		.ascii	"char\000"
 3115      00
 3116              	.LASF113:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 94


 3117 07c5 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3117      6D5F315F 
 3117      696E7465 
 3117      72727570 
 3117      74735F34 
 3118              	.LASF332:
 3119 07df 696E7665 		.ascii	"invertPWMOutN\000"
 3119      72745057 
 3119      4D4F7574 
 3119      4E00
 3120              	.LASF60:
 3121 07ed 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3121      696E7465 
 3121      72727570 
 3121      745F4952 
 3121      516E00
 3122              	.LASF317:
 3123 0800 73746172 		.ascii	"startInputMode\000"
 3123      74496E70 
 3123      75744D6F 
 3123      646500
 3124              	.LASF152:
 3125 080f 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3125      696C655F 
 3125      696E7465 
 3125      72727570 
 3125      745F4952 
 3126              	.LASF313:
 3127 0826 63617074 		.ascii	"captureInputMode\000"
 3127      75726549 
 3127      6E707574 
 3127      4D6F6465 
 3127      00
 3128              	.LASF22:
 3129 0837 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3129      5F696E74 
 3129      65727275 
 3129      7074735F 
 3129      6770696F 
 3130              	.LASF361:
 3131 0854 656E636F 		.ascii	"encoder_alpha\000"
 3131      6465725F 
 3131      616C7068 
 3131      6100
 3132              	.LASF338:
 3133 0862 63795F73 		.ascii	"cy_stc_tcpwm_pwm_config_t\000"
 3133      74635F74 
 3133      6370776D 
 3133      5F70776D 
 3133      5F636F6E 
 3134              	.LASF44:
 3135 087c 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3135      735F696E 
 3135      74657272 
 3135      75707473 
 3135      5F697063 
 3136              	.LASF289:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 95


 3137 0898 72785374 		.ascii	"rxStatus\000"
 3137      61747573 
 3137      00
 3138              	.LASF294:
 3139 08a1 72784275 		.ascii	"rxBuf\000"
 3139      6600
 3140              	.LASF93:
 3141 08a7 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3141      735F696E 
 3141      74657272 
 3141      75707473 
 3141      5F666175 
 3142              	.LASF239:
 3143 08c5 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3143      6843746C 
 3143      4D61696E 
 3143      57733346 
 3143      72657100 
 3144              	.LASF161:
 3145 08d9 4952516E 		.ascii	"IRQn_Type\000"
 3145      5F547970 
 3145      6500
 3146              	.LASF221:
 3147 08e3 73727373 		.ascii	"srssNumPll\000"
 3147      4E756D50 
 3147      6C6C00
 3148              	.LASF336:
 3149 08ee 6B696C6C 		.ascii	"killInputMode\000"
 3149      496E7075 
 3149      744D6F64 
 3149      6500
 3150              	.LASF144:
 3151 08fc 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3151      696E7465 
 3151      72727570 
 3151      74735F31 
 3151      315F4952 
 3152              	.LASF38:
 3153 0913 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3153      735F696E 
 3153      74657272 
 3153      75707473 
 3153      5F697063 
 3154              	.LASF105:
 3155 092f 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3155      6D5F305F 
 3155      696E7465 
 3155      72727570 
 3155      74735F34 
 3156              	.LASF232:
 3157 0949 666C6173 		.ascii	"flashPipeRequired\000"
 3157      68506970 
 3157      65526571 
 3157      75697265 
 3157      6400
 3158              	.LASF300:
 3159 095b 63624576 		.ascii	"cbEvents\000"
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 96


 3159      656E7473 
 3159      00
 3160              	.LASF286:
 3161 0964 5F426F6F 		.ascii	"_Bool\000"
 3161      6C00
 3162              	.LASF298:
 3163 096a 74784275 		.ascii	"txBufSize\000"
 3163      6653697A 
 3163      6500
 3164              	.LASF236:
 3165 0974 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3165      6843746C 
 3165      4D61696E 
 3165      57733046 
 3165      72657100 
 3166              	.LASF335:
 3167 0988 73776170 		.ascii	"swapInput\000"
 3167      496E7075 
 3167      7400
 3168              	.LASF150:
 3169 0992 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3169      6F73735F 
 3169      696E7465 
 3169      72727570 
 3169      745F6932 
 3170              	.LASF200:
 3171 09ad 6770696F 		.ascii	"gpioBase\000"
 3171      42617365 
 3171      00
 3172              	.LASF157:
 3173 09b6 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3173      5F696E74 
 3173      65727275 
 3173      70745F64 
 3173      6163735F 
 3174              	.LASF110:
 3175 09cf 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3175      6D5F315F 
 3175      696E7465 
 3175      72727570 
 3175      74735F31 
 3176              	.LASF137:
 3177 09e9 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3177      696E7465 
 3177      72727570 
 3177      74735F34 
 3177      5F495251 
 3178              	.LASF151:
 3179 09ff 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3179      6F73735F 
 3179      696E7465 
 3179      72727570 
 3179      745F7064 
 3180              	.LASF71:
 3181 0a1a 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3181      735F696E 
 3181      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 97


 3181      75707473 
 3181      5F647730 
 3182              	.LASF123:
 3183 0a37 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3183      6D5F315F 
 3183      696E7465 
 3183      72727570 
 3183      74735F31 
 3184              	.LASF20:
 3185 0a52 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3185      5F696E74 
 3185      65727275 
 3185      7074735F 
 3185      6770696F 
 3186              	.LASF271:
 3187 0a6e 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3187      73537973 
 3187      5469636B 
 3187      43746C4F 
 3187      66667365 
 3188              	.LASF227:
 3189 0a84 75646250 		.ascii	"udbPresent\000"
 3189      72657365 
 3189      6E7400
 3190              	.LASF245:
 3191 0a8f 64775374 		.ascii	"dwStatusChIdxPos\000"
 3191      61747573 
 3191      43684964 
 3191      78506F73 
 3191      00
 3192              	.LASF347:
 3193 0aa0 55415254 		.ascii	"UART_1_context\000"
 3193      5F315F63 
 3193      6F6E7465 
 3193      787400
 3194              	.LASF67:
 3195 0aaf 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3195      735F696E 
 3195      74657272 
 3195      75707473 
 3195      5F647730 
 3196              	.LASF125:
 3197 0acb 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3197      6D5F315F 
 3197      696E7465 
 3197      72727570 
 3197      74735F31 
 3198              	.LASF21:
 3199 0ae6 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3199      5F696E74 
 3199      65727275 
 3199      7074735F 
 3199      6770696F 
 3200              	.LASF76:
 3201 0b03 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3201      735F696E 
 3201      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 98


 3201      75707473 
 3201      5F647730 
 3202              	.LASF33:
 3203 0b20 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3203      5F696E74 
 3203      65727275 
 3203      70745F49 
 3203      52516E00 
 3204              	.LASF216:
 3205 0b34 63707573 		.ascii	"cpussFlashPaSize\000"
 3205      73466C61 
 3205      73685061 
 3205      53697A65 
 3205      00
 3206              	.LASF314:
 3207 0b45 63617074 		.ascii	"captureInput\000"
 3207      75726549 
 3207      6E707574 
 3207      00
 3208              	.LASF84:
 3209 0b52 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3209      735F696E 
 3209      74657272 
 3209      75707473 
 3209      5F647731 
 3210              	.LASF90:
 3211 0b6e 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3211      735F696E 
 3211      74657272 
 3211      75707473 
 3211      5F647731 
 3212              	.LASF62:
 3213 0b8b 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3213      735F696E 
 3213      74657272 
 3213      75707473 
 3213      5F647730 
 3214              	.LASF293:
 3215 0ba7 72785269 		.ascii	"rxRingBufTail\000"
 3215      6E674275 
 3215      66546169 
 3215      6C00
 3216              	.LASF167:
 3217 0bb5 5F5F696E 		.ascii	"__int32_t\000"
 3217      7433325F 
 3217      7400
 3218              	.LASF158:
 3219 0bbf 756E636F 		.ascii	"unconnected_IRQn\000"
 3219      6E6E6563 
 3219      7465645F 
 3219      4952516E 
 3219      00
 3220              	.LASF79:
 3221 0bd0 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3221      735F696E 
 3221      74657272 
 3221      75707473 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 99


 3221      5F647731 
 3222              	.LASF228:
 3223 0bec 73797350 		.ascii	"sysPmSimoPresent\000"
 3223      6D53696D 
 3223      6F507265 
 3223      73656E74 
 3223      00
 3224              	.LASF362:
 3225 0bfd 43795F53 		.ascii	"Cy_SysLib_EnterCriticalSection\000"
 3225      79734C69 
 3225      625F456E 
 3225      74657243 
 3225      72697469 
 3226              	.LASF308:
 3227 0c1c 636F6D70 		.ascii	"compareOrCapture\000"
 3227      6172654F 
 3227      72436170 
 3227      74757265 
 3227      00
 3228              	.LASF305:
 3229 0c2d 636C6F63 		.ascii	"clockPrescaler\000"
 3229      6B507265 
 3229      7363616C 
 3229      657200
 3230              	.LASF46:
 3231 0c3c 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3231      735F696E 
 3231      74657272 
 3231      75707473 
 3231      5F697063 
 3232              	.LASF96:
 3233 0c59 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3233      735F696E 
 3233      74657272 
 3233      7570745F 
 3233      666D5F49 
 3234              	.LASF357:
 3235 0c71 765F525F 		.ascii	"v_R_des\000"
 3235      64657300 
 3236              	.LASF173:
 3237 0c79 756E7369 		.ascii	"unsigned int\000"
 3237      676E6564 
 3237      20696E74 
 3237      00
 3238              	.LASF115:
 3239 0c86 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3239      6D5F315F 
 3239      696E7465 
 3239      72727570 
 3239      74735F36 
 3240              	.LASF142:
 3241 0ca0 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3241      696E7465 
 3241      72727570 
 3241      74735F39 
 3241      5F495251 
 3242              	.LASF246:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 100


 3243 0cb6 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3243      61747573 
 3243      43684964 
 3243      784D736B 
 3243      00
 3244              	.LASF146:
 3245 0cc7 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3245      696E7465 
 3245      72727570 
 3245      74735F31 
 3245      335F4952 
 3246              	.LASF174:
 3247 0cde 75696E74 		.ascii	"uint8_t\000"
 3247      385F7400 
 3248              	.LASF339:
 3249 0ce6 73746174 		.ascii	"status\000"
 3249      757300
 3250              	.LASF128:
 3251 0ced 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3251      6D5F315F 
 3251      696E7465 
 3251      72727570 
 3251      74735F31 
 3252              	.LASF283:
 3253 0d08 696E7472 		.ascii	"intrSrc\000"
 3253      53726300 
 3254              	.LASF251:
 3255 0d10 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3255      44697643 
 3255      6D644469 
 3255      7653656C 
 3255      4D736B00 
 3256              	.LASF30:
 3257 0d24 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3257      5F696E74 
 3257      65727275 
 3257      70745F6D 
 3257      63776474 
 3258              	.LASF259:
 3259 0d40 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3259      50727449 
 3259      6E747243 
 3259      66674F66 
 3259      66736574 
 3260              	.LASF28:
 3261 0d55 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3261      6D705F69 
 3261      6E746572 
 3261      72757074 
 3261      5F495251 
 3262              	.LASF41:
 3263 0d6b 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3263      735F696E 
 3263      74657272 
 3263      75707473 
 3263      5F697063 
 3264              	.LASF287:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 101


 3265 0d87 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 3265      625F7363 
 3265      625F7561 
 3265      72745F68 
 3265      616E646C 
 3266              	.LASF275:
 3267 0da6 63707573 		.ascii	"cpussRam0Ctl0\000"
 3267      7352616D 
 3267      3043746C 
 3267      3000
 3268              	.LASF171:
 3269 0db4 6C6F6E67 		.ascii	"long long int\000"
 3269      206C6F6E 
 3269      6720696E 
 3269      7400
 3270              	.LASF202:
 3271 0dc2 69706342 		.ascii	"ipcBase\000"
 3271      61736500 
 3272              	.LASF243:
 3273 0dca 64774368 		.ascii	"dwChCtlPrioPos\000"
 3273      43746C50 
 3273      72696F50 
 3273      6F7300
 3274              	.LASF203:
 3275 0dd9 63727970 		.ascii	"cryptoBase\000"
 3275      746F4261 
 3275      736500
 3276              	.LASF327:
 3277 0de4 64656164 		.ascii	"deadTimeClocks\000"
 3277      54696D65 
 3277      436C6F63 
 3277      6B7300
 3278              	.LASF36:
 3279 0df3 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3279      735F696E 
 3279      74657272 
 3279      75707473 
 3279      5F697063 
 3280              	.LASF334:
 3281 0e0f 73776170 		.ascii	"swapInputMode\000"
 3281      496E7075 
 3281      744D6F64 
 3281      6500
 3282              	.LASF349:
 3283 0e1d 50574D5F 		.ascii	"PWM_L_config\000"
 3283      4C5F636F 
 3283      6E666967 
 3283      00
 3284              	.LASF102:
 3285 0e2a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3285      6D5F305F 
 3285      696E7465 
 3285      72727570 
 3285      74735F31 
 3286              	.LASF57:
 3287 0e44 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3287      355F696E 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 102


 3287      74657272 
 3287      7570745F 
 3287      4952516E 
 3288              	.LASF328:
 3289 0e59 70657269 		.ascii	"period0\000"
 3289      6F643000 
 3290              	.LASF329:
 3291 0e61 70657269 		.ascii	"period1\000"
 3291      6F643100 
 3292              	.LASF51:
 3293 0e69 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3293      735F696E 
 3293      74657272 
 3293      75707473 
 3293      5F697063 
 3294              	.LASF164:
 3295 0e86 5F5F696E 		.ascii	"__int16_t\000"
 3295      7431365F 
 3295      7400
 3296              	.LASF223:
 3297 0e90 70657269 		.ascii	"periClockNr\000"
 3297      436C6F63 
 3297      6B4E7200 
 3298              	.LASF358:
 3299 0e9c 765F4C5F 		.ascii	"v_L_des\000"
 3299      64657300 
 3300              	.LASF199:
 3301 0ea4 6873696F 		.ascii	"hsiomBase\000"
 3301      6D426173 
 3301      6500
 3302              	.LASF112:
 3303 0eae 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3303      6D5F315F 
 3303      696E7465 
 3303      72727570 
 3303      74735F33 
 3304              	.LASF5:
 3305 0ec8 42757346 		.ascii	"BusFault_IRQn\000"
 3305      61756C74 
 3305      5F495251 
 3305      6E00
 3306              	.LASF265:
 3307 0ed6 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3307      73436D34 
 3307      436C6F63 
 3307      6B43746C 
 3307      4F666673 
 3308              	.LASF249:
 3309 0eed 70657269 		.ascii	"periTrGrOffset\000"
 3309      54724772 
 3309      4F666673 
 3309      657400
 3310              	.LASF134:
 3311 0efc 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3311      696E7465 
 3311      72727570 
 3311      74735F31 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 103


 3311      5F495251 
 3312              	.LASF292:
 3313 0f12 72785269 		.ascii	"rxRingBufHead\000"
 3313      6E674275 
 3313      66486561 
 3313      6400
 3314              	.LASF215:
 3315 0f20 63707573 		.ascii	"cpussDwChNr\000"
 3315      73447743 
 3315      684E7200 
 3316              	.LASF315:
 3317 0f2c 72656C6F 		.ascii	"reloadInputMode\000"
 3317      6164496E 
 3317      7075744D 
 3317      6F646500 
 3318              	.LASF154:
 3319 0f3c 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3319      696E7465 
 3319      72727570 
 3319      745F6869 
 3319      5F495251 
 3320              	.LASF53:
 3321 0f52 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3321      315F696E 
 3321      74657272 
 3321      7570745F 
 3321      4952516E 
 3322              	.LASF120:
 3323 0f67 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3323      6D5F315F 
 3323      696E7465 
 3323      72727570 
 3323      74735F31 
 3324              	.LASF17:
 3325 0f82 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3325      5F696E74 
 3325      65727275 
 3325      7074735F 
 3325      6770696F 
 3326              	.LASF213:
 3327 0f9e 63707573 		.ascii	"cpussIpcNr\000"
 3327      73497063 
 3327      4E7200
 3328              	.LASF363:
 3329 0fa9 43795F53 		.ascii	"Cy_SysLib_ExitCriticalSection\000"
 3329      79734C69 
 3329      625F4578 
 3329      69744372 
 3329      69746963 
 3330              	.LASF266:
 3331 0fc7 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3331      73436D34 
 3331      53746174 
 3331      75734F66 
 3331      66736574 
 3332              	.LASF97:
 3333 0fdc 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 104


 3333      735F696E 
 3333      74657272 
 3333      75707473 
 3333      5F636D30 
 3334              	.LASF86:
 3335 0ffc 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3335      735F696E 
 3335      74657272 
 3335      75707473 
 3335      5F647731 
 3336              	.LASF70:
 3337 1018 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3337      735F696E 
 3337      74657272 
 3337      75707473 
 3337      5F647730 
 3338              	.LASF64:
 3339 1034 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3339      735F696E 
 3339      74657272 
 3339      75707473 
 3339      5F647730 
 3340              	.LASF277:
 3341 1050 63707573 		.ascii	"cpussRam2Ctl0\000"
 3341      7352616D 
 3341      3243746C 
 3341      3000
 3342              	.LASF12:
 3343 105e 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3343      5F696E74 
 3343      65727275 
 3343      7074735F 
 3343      6770696F 
 3344              	.LASF185:
 3345 107a 49435052 		.ascii	"ICPR\000"
 3345      00
 3346              	.LASF73:
 3347 107f 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3347      735F696E 
 3347      74657272 
 3347      75707473 
 3347      5F647730 
 3348              	.LASF81:
 3349 109c 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3349      735F696E 
 3349      74657272 
 3349      75707473 
 3349      5F647731 
 3350              	.LASF87:
 3351 10b8 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3351      735F696E 
 3351      74657272 
 3351      75707473 
 3351      5F647731 
 3352              	.LASF107:
 3353 10d5 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3353      6D5F305F 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 105


 3353      696E7465 
 3353      72727570 
 3353      74735F36 
 3354              	.LASF297:
 3355 10ef 74784275 		.ascii	"txBuf\000"
 3355      6600
 3356              	.LASF256:
 3357 10f5 70657269 		.ascii	"periDiv16CtlOffset\000"
 3357      44697631 
 3357      3643746C 
 3357      4F666673 
 3357      657400
 3358              	.LASF331:
 3359 1108 696E7665 		.ascii	"invertPWMOut\000"
 3359      72745057 
 3359      4D4F7574 
 3359      00
 3360              	.LASF117:
 3361 1115 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3361      6D5F315F 
 3361      696E7465 
 3361      72727570 
 3361      74735F38 
 3362              	.LASF166:
 3363 112f 73686F72 		.ascii	"short unsigned int\000"
 3363      7420756E 
 3363      7369676E 
 3363      65642069 
 3363      6E7400
 3364              	.LASF290:
 3365 1142 72785269 		.ascii	"rxRingBuf\000"
 3365      6E674275 
 3365      6600
 3366              	.LASF193:
 3367 114c 6C6F6E67 		.ascii	"long double\000"
 3367      20646F75 
 3367      626C6500 
 3368              	.LASF176:
 3369 1158 75696E74 		.ascii	"uint16_t\000"
 3369      31365F74 
 3369      00
 3370              	.LASF370:
 3371 1161 4952516E 		.ascii	"IRQn\000"
 3371      00
 3372              	.LASF306:
 3373 1166 72756E4D 		.ascii	"runMode\000"
 3373      6F646500 
 3374              	.LASF248:
 3375 116e 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3375      5472436D 
 3375      64477253 
 3375      656C4D73 
 3375      6B00
 3376              	.LASF100:
 3377 1180 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3377      735F696E 
 3377      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 106


 3377      75707473 
 3377      5F636D34 
 3378              	.LASF59:
 3379 11a0 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3379      375F696E 
 3379      74657272 
 3379      7570745F 
 3379      4952516E 
 3380              	.LASF139:
 3381 11b5 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3381      696E7465 
 3381      72727570 
 3381      74735F36 
 3381      5F495251 
 3382              	.LASF190:
 3383 11cb 53544952 		.ascii	"STIR\000"
 3383      00
 3384              	.LASF222:
 3385 11d0 73727373 		.ascii	"srssNumHfroot\000"
 3385      4E756D48 
 3385      66726F6F 
 3385      7400
 3386              	.LASF323:
 3387 11de 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 3387      74635F74 
 3387      6370776D 
 3387      5F636F75 
 3387      6E746572 
 3388              	.LASF15:
 3389 11fc 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3389      5F696E74 
 3389      65727275 
 3389      7074735F 
 3389      6770696F 
 3390              	.LASF206:
 3391 1218 64775665 		.ascii	"dwVersion\000"
 3391      7273696F 
 3391      6E00
 3392              	.LASF350:
 3393 1222 50574D5F 		.ascii	"PWM_R_config\000"
 3393      525F636F 
 3393      6E666967 
 3393      00
 3394              	.LASF43:
 3395 122f 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3395      735F696E 
 3395      74657272 
 3395      75707473 
 3395      5F697063 
 3396              	.LASF138:
 3397 124b 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3397      696E7465 
 3397      72727570 
 3397      74735F35 
 3397      5F495251 
 3398              	.LASF191:
 3399 1261 73697A65 		.ascii	"sizetype\000"
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 107


 3399      74797065 
 3399      00
 3400              	.LASF273:
 3401 126a 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3401      73436D34 
 3401      4E6D6943 
 3401      746C4F66 
 3401      66736574 
 3402              	.LASF180:
 3403 127f 52455345 		.ascii	"RESERVED0\000"
 3403      52564544 
 3403      3000
 3404              	.LASF255:
 3405 1289 70657269 		.ascii	"periDiv8CtlOffset\000"
 3405      44697638 
 3405      43746C4F 
 3405      66667365 
 3405      7400
 3406              	.LASF184:
 3407 129b 52455345 		.ascii	"RESERVED2\000"
 3407      52564544 
 3407      3200
 3408              	.LASF186:
 3409 12a5 52455345 		.ascii	"RESERVED3\000"
 3409      52564544 
 3409      3300
 3410              	.LASF188:
 3411 12af 52455345 		.ascii	"RESERVED4\000"
 3411      52564544 
 3411      3400
 3412              	.LASF189:
 3413 12b9 52455345 		.ascii	"RESERVED5\000"
 3413      52564544 
 3413      3500
 3414              	.LASF23:
 3415 12c3 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3415      5F696E74 
 3415      65727275 
 3415      7074735F 
 3415      6770696F 
 3416              	.LASF35:
 3417 12e0 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3417      735F696E 
 3417      74657272 
 3417      7570745F 
 3417      4952516E 
 3418              	.LASF333:
 3419 12f5 6B696C6C 		.ascii	"killMode\000"
 3419      4D6F6465 
 3419      00
 3420              	.LASF311:
 3421 12fe 656E6162 		.ascii	"enableCompareSwap\000"
 3421      6C65436F 
 3421      6D706172 
 3421      65537761 
 3421      7000
 3422              	.LASF168:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 108


 3423 1310 6C6F6E67 		.ascii	"long int\000"
 3423      20696E74 
 3423      00
 3424              	.LASF92:
 3425 1319 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3425      735F696E 
 3425      74657272 
 3425      75707473 
 3425      5F647731 
 3426              	.LASF204:
 3427 1336 63707573 		.ascii	"cpussVersion\000"
 3427      73566572 
 3427      73696F6E 
 3427      00
 3428              	.LASF343:
 3429 1343 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3429      52784275 
 3429      66666572 
 3429      00
 3430              	.LASF321:
 3431 1350 636F756E 		.ascii	"countInputMode\000"
 3431      74496E70 
 3431      75744D6F 
 3431      646500
 3432              	.LASF208:
 3433 135f 6770696F 		.ascii	"gpioVersion\000"
 3433      56657273 
 3433      696F6E00 
 3434              	.LASF2:
 3435 136b 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3435      61736B61 
 3435      626C6549 
 3435      6E745F49 
 3435      52516E00 
 3436              	.LASF129:
 3437 137f 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3437      6D5F315F 
 3437      696E7465 
 3437      72727570 
 3437      74735F32 
 3438              	.LASF207:
 3439 139a 666C6173 		.ascii	"flashcVersion\000"
 3439      68635665 
 3439      7273696F 
 3439      6E00
 3440              	.LASF356:
 3441 13a8 5469636B 		.ascii	"Tick_max\000"
 3441      5F6D6178 
 3441      00
 3442              	.LASF198:
 3443 13b1 70726F74 		.ascii	"protBase\000"
 3443      42617365 
 3443      00
 3444              	.LASF58:
 3445 13ba 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3445      365F696E 
 3445      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 109


 3445      7570745F 
 3445      4952516E 
 3446              	.LASF307:
 3447 13cf 636F756E 		.ascii	"countDirection\000"
 3447      74446972 
 3447      65637469 
 3447      6F6E00
 3448              	.LASF299:
 3449 13de 74784C65 		.ascii	"txLeftToTransmit\000"
 3449      6674546F 
 3449      5472616E 
 3449      736D6974 
 3449      00
 3450              	.LASF364:
 3451 13ef 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3451      43313120 
 3451      352E342E 
 3451      31203230 
 3451      31363036 
 3452 1422 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3452      20726576 
 3452      6973696F 
 3452      6E203233 
 3452      37373135 
 3453 1455 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Os -ffunction-s"
 3453      70202D6D 
 3453      6670753D 
 3453      66707634 
 3453      2D73702D 
 3454 1488 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3454      6F6E7320 
 3454      2D666661 
 3454      742D6C74 
 3454      6F2D6F62 
 3455              	.LASF48:
 3456 14a2 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3456      735F696E 
 3456      74657272 
 3456      75707473 
 3456      5F697063 
 3457              	.LASF25:
 3458 14bf 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3458      5F696E74 
 3458      65727275 
 3458      7074735F 
 3458      6770696F 
 3459              	.LASF42:
 3460 14dc 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3460      735F696E 
 3460      74657272 
 3460      75707473 
 3460      5F697063 
 3461              	.LASF89:
 3462 14f8 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3462      735F696E 
 3462      74657272 
 3462      75707473 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 110


 3462      5F647731 
 3463              	.LASF346:
 3464 1515 656E636F 		.ascii	"encoder_R_int_cfg\000"
 3464      6465725F 
 3464      525F696E 
 3464      745F6366 
 3464      6700
 3465              	.LASF326:
 3466 1527 70776D41 		.ascii	"pwmAlignment\000"
 3466      6C69676E 
 3466      6D656E74 
 3466      00
 3467              	.LASF19:
 3468 1534 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3468      5F696E74 
 3468      65727275 
 3468      7074735F 
 3468      6770696F 
 3469              	.LASF156:
 3470 1550 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3470      696E7465 
 3470      72727570 
 3470      745F6C6F 
 3470      5F495251 
 3471              	.LASF268:
 3472 1566 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3472      73436D34 
 3472      50777243 
 3472      746C4F66 
 3472      66736574 
 3473              	.LASF153:
 3474 157b 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3474      5F696E74 
 3474      65727275 
 3474      70745F49 
 3474      52516E00 
 3475              	.LASF54:
 3476 158f 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3476      325F696E 
 3476      74657272 
 3476      7570745F 
 3476      4952516E 
 3477              	.LASF192:
 3478 15a4 4E564943 		.ascii	"NVIC_Type\000"
 3478      5F547970 
 3478      6500
 3479              	.LASF14:
 3480 15ae 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3480      5F696E74 
 3480      65727275 
 3480      7074735F 
 3480      6770696F 
 3481              	.LASF75:
 3482 15ca 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3482      735F696E 
 3482      74657272 
 3482      75707473 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 111


 3482      5F647730 
 3483              	.LASF225:
 3484 15e7 70617373 		.ascii	"passSarChannels\000"
 3484      53617243 
 3484      68616E6E 
 3484      656C7300 
 3485              	.LASF367:
 3486 15f7 656E636F 		.ascii	"encoder_speed\000"
 3486      6465725F 
 3486      73706565 
 3486      6400
 3487              	.LASF83:
 3488 1605 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3488      735F696E 
 3488      74657272 
 3488      75707473 
 3488      5F647731 
 3489              	.LASF131:
 3490 1621 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3490      6D5F315F 
 3490      696E7465 
 3490      72727570 
 3490      74735F32 
 3491              	.LASF368:
 3492 163c 7261775F 		.ascii	"raw_u_L\000"
 3492      755F4C00 
 3493              	.LASF61:
 3494 1644 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3494      735F696E 
 3494      74657272 
 3494      75707473 
 3494      5F647730 
 3495              	.LASF270:
 3496 1660 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3496      73547269 
 3496      6D526F6D 
 3496      43746C4F 
 3496      66667365 
 3497              	.LASF340:
 3498 1676 7261775F 		.ascii	"raw_u_R\000"
 3498      755F5200 
 3499              	.LASF284:
 3500 167e 696E7472 		.ascii	"intrPriority\000"
 3500      5072696F 
 3500      72697479 
 3500      00
 3501              	.LASF145:
 3502 168b 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3502      696E7465 
 3502      72727570 
 3502      74735F31 
 3502      325F4952 
 3503              	.LASF10:
 3504 16a2 53797354 		.ascii	"SysTick_IRQn\000"
 3504      69636B5F 
 3504      4952516E 
 3504      00
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 112


 3505              	.LASF209:
 3506 16af 6873696F 		.ascii	"hsiomVersion\000"
 3506      6D566572 
 3506      73696F6E 
 3506      00
 3507              	.LASF359:
 3508 16bc 66696C74 		.ascii	"filtered_u_L\000"
 3508      65726564 
 3508      5F755F4C 
 3508      00
 3509              	.LASF278:
 3510 16c9 69706353 		.ascii	"ipcStructSize\000"
 3510      74727563 
 3510      7453697A 
 3510      6500
 3511              	.LASF170:
 3512 16d7 6C6F6E67 		.ascii	"long unsigned int\000"
 3512      20756E73 
 3512      69676E65 
 3512      6420696E 
 3512      7400
 3513              	.LASF104:
 3514 16e9 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3514      6D5F305F 
 3514      696E7465 
 3514      72727570 
 3514      74735F33 
 3515              	.LASF360:
 3516 1703 66696C74 		.ascii	"filtered_u_R\000"
 3516      65726564 
 3516      5F755F52 
 3516      00
 3517              	.LASF274:
 3518 1710 63707573 		.ascii	"cpussRomCtl\000"
 3518      73526F6D 
 3518      43746C00 
 3519              	.LASF65:
 3520 171c 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3520      735F696E 
 3520      74657272 
 3520      75707473 
 3520      5F647730 
 3521              	.LASF0:
 3522 1738 666C6F61 		.ascii	"float\000"
 3522      7400
 3523              	.LASF177:
 3524 173e 696E7433 		.ascii	"int32_t\000"
 3524      325F7400 
 3525              	.LASF280:
 3526 1746 63795F73 		.ascii	"cy_stc_device_t\000"
 3526      74635F64 
 3526      65766963 
 3526      655F7400 
 3527              	.LASF353:
 3528 1756 436F756E 		.ascii	"Counter_3_config\000"
 3528      7465725F 
 3528      335F636F 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 113


 3528      6E666967 
 3528      00
 3529              	.LASF114:
 3530 1767 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3530      6D5F315F 
 3530      696E7465 
 3530      72727570 
 3530      74735F35 
 3531              	.LASF141:
 3532 1781 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3532      696E7465 
 3532      72727570 
 3532      74735F38 
 3532      5F495251 
 3533              	.LASF197:
 3534 1797 75646242 		.ascii	"udbBase\000"
 3534      61736500 
 3535              	.LASF267:
 3536 179f 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3536      73436D30 
 3536      53746174 
 3536      75734F66 
 3536      66736574 
 3537              	.LASF78:
 3538 17b4 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3538      735F696E 
 3538      74657272 
 3538      75707473 
 3538      5F647731 
 3539              	.LASF127:
 3540 17d0 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3540      6D5F315F 
 3540      696E7465 
 3540      72727570 
 3540      74735F31 
 3541              	.LASF8:
 3542 17eb 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3542      674D6F6E 
 3542      69746F72 
 3542      5F495251 
 3542      6E00
 3543              	.LASF6:
 3544 17fd 55736167 		.ascii	"UsageFault_IRQn\000"
 3544      65466175 
 3544      6C745F49 
 3544      52516E00 
 3545              	.LASF109:
 3546 180d 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3546      6D5F315F 
 3546      696E7465 
 3546      72727570 
 3546      74735F30 
 3547              	.LASF136:
 3548 1827 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3548      696E7465 
 3548      72727570 
 3548      74735F33 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 114


 3548      5F495251 
 3549              	.LASF163:
 3550 183d 756E7369 		.ascii	"unsigned char\000"
 3550      676E6564 
 3550      20636861 
 3550      7200
 3551              	.LASF169:
 3552 184b 5F5F7569 		.ascii	"__uint32_t\000"
 3552      6E743332 
 3552      5F7400
 3553              	.LASF279:
 3554 1856 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3554      6F636B53 
 3554      74617475 
 3554      734F6666 
 3554      73657400 
 3555              	.LASF322:
 3556 186a 636F756E 		.ascii	"countInput\000"
 3556      74496E70 
 3556      757400
 3557              	.LASF52:
 3558 1875 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3558      305F696E 
 3558      74657272 
 3558      7570745F 
 3558      4952516E 
 3559              	.LASF40:
 3560 188a 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3560      735F696E 
 3560      74657272 
 3560      75707473 
 3560      5F697063 
 3561              	.LASF351:
 3562 18a6 436F756E 		.ascii	"Counter_2_config\000"
 3562      7465725F 
 3562      325F636F 
 3562      6E666967 
 3562      00
 3563              	.LASF320:
 3564 18b7 73746F70 		.ascii	"stopInput\000"
 3564      496E7075 
 3564      7400
 3565              	.LASF235:
 3566 18c1 666C6173 		.ascii	"flashEraseDelay\000"
 3566      68457261 
 3566      73654465 
 3566      6C617900 
 3567              	.LASF66:
 3568 18d1 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3568      735F696E 
 3568      74657272 
 3568      75707473 
 3568      5F647730 
 3569              	.LASF241:
 3570 18ed 64774368 		.ascii	"dwChOffset\000"
 3570      4F666673 
 3570      657400
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 115


 3571              	.LASF181:
 3572 18f8 49434552 		.ascii	"ICER\000"
 3572      00
 3573              	.LASF187:
 3574 18fd 49414252 		.ascii	"IABR\000"
 3574      00
 3575              	.LASF27:
 3576 1902 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3576      5F696E74 
 3576      65727275 
 3576      70745F76 
 3576      64645F49 
 3577              	.LASF229:
 3578 191a 70726F74 		.ascii	"protBusMasterMask\000"
 3578      4275734D 
 3578      61737465 
 3578      724D6173 
 3578      6B00
 3579              	.LASF162:
 3580 192c 5F5F7569 		.ascii	"__uint8_t\000"
 3580      6E74385F 
 3580      7400
 3581              	.LASF50:
 3582 1936 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3582      735F696E 
 3582      74657272 
 3582      75707473 
 3582      5F697063 
 3583              	.LASF257:
 3584 1953 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3584      44697631 
 3584      365F3543 
 3584      746C4F66 
 3584      66736574 
 3585              	.LASF1:
 3586 1968 52657365 		.ascii	"Reset_IRQn\000"
 3586      745F4952 
 3586      516E00
 3587              	.LASF231:
 3588 1973 666C6173 		.ascii	"flashRwwRequired\000"
 3588      68527777 
 3588      52657175 
 3588      69726564 
 3588      00
 3589              	.LASF260:
 3590 1984 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3590      50727443 
 3590      66674F66 
 3590      66736574 
 3590      00
 3591              	.LASF226:
 3592 1995 65704D6F 		.ascii	"epMonitorNr\000"
 3592      6E69746F 
 3592      724E7200 
 3593              	.LASF69:
 3594 19a1 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3594      735F696E 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 116


 3594      74657272 
 3594      75707473 
 3594      5F647730 
 3595              	.LASF345:
 3596 19bd 656E636F 		.ascii	"encoder_L_int_cfg\000"
 3596      6465725F 
 3596      4C5F696E 
 3596      745F6366 
 3596      6700
 3597              	.LASF3:
 3598 19cf 48617264 		.ascii	"HardFault_IRQn\000"
 3598      4661756C 
 3598      745F4952 
 3598      516E00
 3599              	.LASF160:
 3600 19de 7369676E 		.ascii	"signed char\000"
 3600      65642063 
 3600      68617200 
 3601              	.LASF304:
 3602 19ea 70657269 		.ascii	"period\000"
 3602      6F6400
 3603              	.LASF149:
 3604 19f1 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3604      5F696E74 
 3604      65727275 
 3604      70745F73 
 3604      61725F49 
 3605              	.LASF133:
 3606 1a09 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3606      696E7465 
 3606      72727570 
 3606      74735F30 
 3606      5F495251 
 3607              	.LASF214:
 3608 1a1f 63707573 		.ascii	"cpussIpcIrqNr\000"
 3608      73497063 
 3608      4972714E 
 3608      7200
 3609              	.LASF303:
 3610 1a2d 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 3610      74635F74 
 3610      6370776D 
 3610      5F636F75 
 3610      6E746572 
 3611              	.LASF244:
 3612 1a49 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3612      43746C50 
 3612      7265656D 
 3612      70746162 
 3612      6C65506F 
 3613              	.LASF369:
 3614 1a5f 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 3614      49435F43 
 3614      6C656172 
 3614      50656E64 
 3614      696E6749 
 3615              	.LASF119:
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 117


 3616 1a76 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3616      6D5F315F 
 3616      696E7465 
 3616      72727570 
 3616      74735F31 
 3617              	.LASF16:
 3618 1a91 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3618      5F696E74 
 3618      65727275 
 3618      7074735F 
 3618      6770696F 
 3619              	.LASF45:
 3620 1aad 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3620      735F696E 
 3620      74657272 
 3620      75707473 
 3620      5F697063 
 3621              	.LASF183:
 3622 1ac9 49535052 		.ascii	"ISPR\000"
 3622      00
 3623              	.LASF211:
 3624 1ace 70657269 		.ascii	"periVersion\000"
 3624      56657273 
 3624      696F6E00 
 3625              	.LASF94:
 3626 1ada 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3626      735F696E 
 3626      74657272 
 3626      75707473 
 3626      5F666175 
 3627              	.LASF282:
 3628 1af8 646F7562 		.ascii	"double\000"
 3628      6C6500
 3629              	.LASF201:
 3630 1aff 70617373 		.ascii	"passBase\000"
 3630      42617365 
 3630      00
 3631              	.LASF238:
 3632 1b08 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3632      6843746C 
 3632      4D61696E 
 3632      57733246 
 3632      72657100 
 3633              	.LASF11:
 3634 1b1c 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3634      5F696E74 
 3634      65727275 
 3634      7074735F 
 3634      6770696F 
 3635              	.LASF72:
 3636 1b38 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3636      735F696E 
 3636      74657272 
 3636      75707473 
 3636      5F647730 
 3637              	.LASF240:
 3638 1b55 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 118


 3638      6843746C 
 3638      4D61696E 
 3638      57733446 
 3638      72657100 
 3639              	.LASF80:
 3640 1b69 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3640      735F696E 
 3640      74657272 
 3640      75707473 
 3640      5F647731 
 3641              	.LASF106:
 3642 1b85 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3642      6D5F305F 
 3642      696E7465 
 3642      72727570 
 3642      74735F35 
 3643              	.LASF122:
 3644 1b9f 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3644      6D5F315F 
 3644      696E7465 
 3644      72727570 
 3644      74735F31 
 3645              	.LASF95:
 3646 1bba 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3646      735F696E 
 3646      74657272 
 3646      7570745F 
 3646      63727970 
 3647              	.LASF101:
 3648 1bd6 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3648      6D5F305F 
 3648      696E7465 
 3648      72727570 
 3648      74735F30 
 3649              	.LASF210:
 3650 1bf0 69706356 		.ascii	"ipcVersion\000"
 3650      65727369 
 3650      6F6E00
 3651              	.LASF39:
 3652 1bfb 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3652      735F696E 
 3652      74657272 
 3652      75707473 
 3652      5F697063 
 3653              	.LASF247:
 3654 1c17 70657269 		.ascii	"periTrCmdOffset\000"
 3654      5472436D 
 3654      644F6666 
 3654      73657400 
 3655              	.LASF295:
 3656 1c27 72784275 		.ascii	"rxBufSize\000"
 3656      6653697A 
 3656      6500
 3657              	.LASF99:
 3658 1c31 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3658      735F696E 
 3658      74657272 
ARM GAS  C:\Users\mcfdo\AppData\Local\Temp\ccZgLTJj.s 			page 119


 3658      75707473 
 3658      5F636D34 
 3659              	.LASF111:
 3660 1c51 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3660      6D5F315F 
 3660      696E7465 
 3660      72727570 
 3660      74735F32 
 3661              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
