#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  6 14:02:43 2023
# Process ID: 22544
# Current directory: C:/Users/tvh10/Desktop/MIPSlearn/project_last
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24032 C:\Users\tvh10\Desktop\MIPSlearn\project_last\project_1.xpr
# Log file: C:/Users/tvh10/Desktop/MIPSlearn/project_last/vivado.log
# Journal file: C:/Users/tvh10/Desktop/MIPSlearn/project_last\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tvh10/Desktop/MIPSlearn/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinix2/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  6 14:03:12 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 850.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 850.812 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/openmips_min_sopc0/openmips0}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 870.070 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/stall}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/branch_flag_i}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/branch_target_address_i}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/pc}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/if_id0/if_inst}} {{/testbench/openmips_min_sopc0/openmips0/if_id0/if_pc}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/id0/pc_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/inst_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/ex_wreg_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/ex_wdata_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/ex_wd_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/mem_wreg_i}} {{/testbench/openmips_min_sopc0/openmips0/id0/reg1_read_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/reg2_read_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/reg1_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/reg2_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/next_inst_in_delayslot_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/branch_flag_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/branch_target_address_o}} {{/testbench/openmips_min_sopc0/openmips0/id0/imm}} {{/testbench/openmips_min_sopc0/openmips0/id0/pc_plus_8}} {{/testbench/openmips_min_sopc0/openmips0/id0/pc_plus_4}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/regfile1/re1}} {{/testbench/openmips_min_sopc0/openmips0/regfile1/rdata1}} {{/testbench/openmips_min_sopc0/openmips0/regfile1/re2}} {{/testbench/openmips_min_sopc0/openmips0/regfile1/raddr2}} {{/testbench/openmips_min_sopc0/openmips0/regfile1/rdata2}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/stall}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/branch_flag_i}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/branch_target_address_i}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/pc}} {{/testbench/openmips_min_sopc0/openmips0/pc_reg0/ce}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/openmips_min_sopc0/openmips0/if_id0/stall}} {{/testbench/openmips_min_sopc0/openmips0/if_id0/if_inst}} {{/testbench/openmips_min_sopc0/openmips0/if_id0/id_inst}} {{/testbench/openmips_min_sopc0/openmips0/if_id0/if_pc}} {{/testbench/openmips_min_sopc0/openmips0/if_id0/id_pc}} 
save_wave_config {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
set_property xsim.view C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 1195 ns : File "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" Line 40
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 928.430 ; gain = 6.879
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 931.156 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 931.156 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 931.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1069.184 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1069.184 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1069.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.680 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1187.680 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1187.680 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" Line 32
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.680 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.680 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1187.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.152 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1195.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.152 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1195.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1195.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/div.v] -no_script -reset -force -quiet
remove_files  C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/div.v
export_ip_user_files -of_objects  [get_files C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/hilo_reg.v] -no_script -reset -force -quiet
remove_files  C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/hilo_reg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
ERROR: [VRFC 10-2989] 'whilo_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:59]
ERROR: [VRFC 10-2989] 'hi_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:60]
ERROR: [VRFC 10-2989] 'lo_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:61]
ERROR: [VRFC 10-2989] 'LLbit_we_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:67]
ERROR: [VRFC 10-2989] 'LLbit_value_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:68]
ERROR: [VRFC 10-2989] 'whilo_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:74]
ERROR: [VRFC 10-2989] 'hi_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:75]
ERROR: [VRFC 10-2989] 'lo_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:76]
ERROR: [VRFC 10-2989] 'LLbit_we_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:82]
ERROR: [VRFC 10-2989] 'LLbit_value_o' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:83]
ERROR: [VRFC 10-2865] module 'mem' ignored due to previous errors [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
ERROR: [VRFC 10-2989] 'wb_whilo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:46]
ERROR: [VRFC 10-2989] 'wb_hi' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:47]
ERROR: [VRFC 10-2989] 'wb_lo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:48]
ERROR: [VRFC 10-2989] 'wb_LLbit_we' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:49]
ERROR: [VRFC 10-2989] 'wb_LLbit_value' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:50]
ERROR: [VRFC 10-2989] 'wb_whilo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:57]
ERROR: [VRFC 10-2989] 'wb_hi' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:58]
ERROR: [VRFC 10-2989] 'wb_lo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:59]
ERROR: [VRFC 10-2989] 'wb_LLbit_we' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:60]
ERROR: [VRFC 10-2989] 'wb_LLbit_value' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:61]
ERROR: [VRFC 10-2989] 'wb_whilo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:67]
ERROR: [VRFC 10-2989] 'wb_hi' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:68]
ERROR: [VRFC 10-2989] 'wb_lo' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:69]
ERROR: [VRFC 10-2989] 'wb_LLbit_we' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:70]
ERROR: [VRFC 10-2989] 'wb_LLbit_value' is not declared [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:71]
ERROR: [VRFC 10-2865] module 'mem_wb' ignored due to previous errors [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:300]
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:354]
ERROR: [VRFC 10-2865] module 'openmips' ignored due to previous errors [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:353]
ERROR: [VRFC 10-2865] module 'openmips' ignored due to previous errors [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/signed_div_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata1_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata2_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_start_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_result_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_ready_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/moveres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/HI was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/LO was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata1_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata2_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp1 was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_madd_msub was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_div was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mulres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_we_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_value_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_we_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_value_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_value was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_value was not found in the design.
open_wave_config: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.152 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1195.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/signed_div_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata1_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata2_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_start_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_result_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_ready_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/moveres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/HI was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/LO was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata1_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata2_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp1 was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_madd_msub was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_div was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mulres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_we_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_value_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_we_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_value_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_value was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_value was not found in the design.
open_wave_config: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.152 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1195.152 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1195.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 16:54:47 2023...
