==28165== Cachegrind, a cache and branch-prediction profiler
==28165== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28165== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28165== Command: ./mser .
==28165== 
--28165-- warning: L3 cache found, using its data for the LL simulation.
--28165-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28165-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28165== 
==28165== Process terminating with default action of signal 15 (SIGTERM)
==28165==    at 0x10CA40: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28165==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28165== 
==28165== I   refs:      1,631,050,780
==28165== I1  misses:            1,193
==28165== LLi misses:            1,189
==28165== I1  miss rate:          0.00%
==28165== LLi miss rate:          0.00%
==28165== 
==28165== D   refs:        699,206,136  (475,053,288 rd   + 224,152,848 wr)
==28165== D1  misses:          954,890  (    341,989 rd   +     612,901 wr)
==28165== LLd misses:          550,101  (      2,244 rd   +     547,857 wr)
==28165== D1  miss rate:           0.1% (        0.1%     +         0.3%  )
==28165== LLd miss rate:           0.1% (        0.0%     +         0.2%  )
==28165== 
==28165== LL refs:             956,083  (    343,182 rd   +     612,901 wr)
==28165== LL misses:           551,290  (      3,433 rd   +     547,857 wr)
==28165== LL miss rate:            0.0% (        0.0%     +         0.2%  )
