============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 19:52:57 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.291142s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (30.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 256 MB, peak memory is 283 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7834 instances
RUN-0007 : 5557 luts, 2044 seqs, 62 mslices, 42 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8273 nets
RUN-1001 : 4628 nets have 2 pins
RUN-1001 : 2682 nets have [3 - 5] pins
RUN-1001 : 462 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     253     
RUN-1001 :   No   |  No   |  Yes  |     285     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     706     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  59   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7832 instances, 5557 luts, 2044 seqs, 104 slices, 12 macros(104 instances: 62 mslices 42 lslices)
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.89263e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7832.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.42538e+06, overlap = 222.75
PHY-3002 : Step(2): len = 1.15123e+06, overlap = 235.438
PHY-3002 : Step(3): len = 739219, overlap = 301.094
PHY-3002 : Step(4): len = 598960, overlap = 354.156
PHY-3002 : Step(5): len = 501237, overlap = 390.844
PHY-3002 : Step(6): len = 446905, overlap = 432.281
PHY-3002 : Step(7): len = 356389, overlap = 463.875
PHY-3002 : Step(8): len = 349367, overlap = 472.594
PHY-3002 : Step(9): len = 302122, overlap = 472.125
PHY-3002 : Step(10): len = 297690, overlap = 475.781
PHY-3002 : Step(11): len = 276892, overlap = 483.188
PHY-3002 : Step(12): len = 267921, overlap = 492.281
PHY-3002 : Step(13): len = 260070, overlap = 515.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50852e-06
PHY-3002 : Step(14): len = 284923, overlap = 513
PHY-3002 : Step(15): len = 293725, overlap = 499.406
PHY-3002 : Step(16): len = 264729, overlap = 481.125
PHY-3002 : Step(17): len = 264564, overlap = 481.094
PHY-3002 : Step(18): len = 259123, overlap = 481.719
PHY-3002 : Step(19): len = 259674, overlap = 482.156
PHY-3002 : Step(20): len = 255380, overlap = 481.469
PHY-3002 : Step(21): len = 255574, overlap = 472.188
PHY-3002 : Step(22): len = 252850, overlap = 479.594
PHY-3002 : Step(23): len = 250739, overlap = 471.594
PHY-3002 : Step(24): len = 246958, overlap = 472.531
PHY-3002 : Step(25): len = 243811, overlap = 480.844
PHY-3002 : Step(26): len = 242278, overlap = 473.531
PHY-3002 : Step(27): len = 240767, overlap = 475.531
PHY-3002 : Step(28): len = 237902, overlap = 478.375
PHY-3002 : Step(29): len = 236986, overlap = 477.344
PHY-3002 : Step(30): len = 233416, overlap = 478.906
PHY-3002 : Step(31): len = 232493, overlap = 477.844
PHY-3002 : Step(32): len = 229826, overlap = 482.969
PHY-3002 : Step(33): len = 227774, overlap = 488.156
PHY-3002 : Step(34): len = 225382, overlap = 488.562
PHY-3002 : Step(35): len = 222659, overlap = 485.125
PHY-3002 : Step(36): len = 222325, overlap = 478.031
PHY-3002 : Step(37): len = 220083, overlap = 476.75
PHY-3002 : Step(38): len = 218800, overlap = 478.438
PHY-3002 : Step(39): len = 218019, overlap = 474.75
PHY-3002 : Step(40): len = 215106, overlap = 461.906
PHY-3002 : Step(41): len = 214440, overlap = 458.469
PHY-3002 : Step(42): len = 213312, overlap = 455.375
PHY-3002 : Step(43): len = 213374, overlap = 446.812
PHY-3002 : Step(44): len = 211963, overlap = 448
PHY-3002 : Step(45): len = 212018, overlap = 444.781
PHY-3002 : Step(46): len = 211914, overlap = 440.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01704e-06
PHY-3002 : Step(47): len = 215351, overlap = 426.281
PHY-3002 : Step(48): len = 215985, overlap = 430.406
PHY-3002 : Step(49): len = 219328, overlap = 407.844
PHY-3002 : Step(50): len = 220454, overlap = 406.375
PHY-3002 : Step(51): len = 223067, overlap = 386.938
PHY-3002 : Step(52): len = 226025, overlap = 383.906
PHY-3002 : Step(53): len = 231381, overlap = 374
PHY-3002 : Step(54): len = 236037, overlap = 367.625
PHY-3002 : Step(55): len = 240735, overlap = 364.625
PHY-3002 : Step(56): len = 244803, overlap = 357.875
PHY-3002 : Step(57): len = 246840, overlap = 358.219
PHY-3002 : Step(58): len = 246673, overlap = 350.625
PHY-3002 : Step(59): len = 246858, overlap = 340.438
PHY-3002 : Step(60): len = 248802, overlap = 339
PHY-3002 : Step(61): len = 250841, overlap = 325.625
PHY-3002 : Step(62): len = 252028, overlap = 328.188
PHY-3002 : Step(63): len = 251130, overlap = 327.062
PHY-3002 : Step(64): len = 250397, overlap = 328.469
PHY-3002 : Step(65): len = 250335, overlap = 320.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.00341e-05
PHY-3002 : Step(66): len = 254816, overlap = 326.344
PHY-3002 : Step(67): len = 256383, overlap = 330.625
PHY-3002 : Step(68): len = 259568, overlap = 321.438
PHY-3002 : Step(69): len = 261695, overlap = 319.688
PHY-3002 : Step(70): len = 264743, overlap = 314.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.62351e-05
PHY-3002 : Step(71): len = 268034, overlap = 309.969
PHY-3002 : Step(72): len = 268226, overlap = 309.844
PHY-3002 : Step(73): len = 267801, overlap = 307.969
PHY-3002 : Step(74): len = 268180, overlap = 310.469
PHY-3002 : Step(75): len = 280965, overlap = 283.406
PHY-3002 : Step(76): len = 303035, overlap = 253.844
PHY-3002 : Step(77): len = 302728, overlap = 239.656
PHY-3002 : Step(78): len = 303607, overlap = 250.031
PHY-3002 : Step(79): len = 305384, overlap = 238.219
PHY-3002 : Step(80): len = 306408, overlap = 230.062
PHY-3002 : Step(81): len = 306954, overlap = 225.75
PHY-3002 : Step(82): len = 305575, overlap = 229
PHY-3002 : Step(83): len = 305777, overlap = 223.375
PHY-3002 : Step(84): len = 307006, overlap = 215.656
PHY-3002 : Step(85): len = 307650, overlap = 219.125
PHY-3002 : Step(86): len = 308674, overlap = 208.812
PHY-3002 : Step(87): len = 309420, overlap = 199.969
PHY-3002 : Step(88): len = 309598, overlap = 195.719
PHY-3002 : Step(89): len = 310379, overlap = 198.125
PHY-3002 : Step(90): len = 311044, overlap = 197.281
PHY-3002 : Step(91): len = 311812, overlap = 199.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.02301e-05
PHY-3002 : Step(92): len = 314144, overlap = 181.625
PHY-3002 : Step(93): len = 315235, overlap = 181.469
PHY-3002 : Step(94): len = 318281, overlap = 183.594
PHY-3001 : Before Legalized: Len = 318281
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 346558, Over = 48.5938
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8273.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 439960, over cnt = 1708(4%), over = 9825, worst = 56
PHY-1001 : End global iterations;  0.474630s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.5%)

PHY-1001 : Congestion index: top1 = 113.43, top5 = 81.44, top10 = 66.84, top15 = 58.08.
PHY-3001 : End congestion estimation;  0.573079s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (49.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81701e-06
PHY-3002 : Step(95): len = 321419, overlap = 165.25
PHY-3002 : Step(96): len = 318354, overlap = 194.188
PHY-3002 : Step(97): len = 299126, overlap = 214.344
PHY-3002 : Step(98): len = 281536, overlap = 238.844
PHY-3002 : Step(99): len = 274135, overlap = 254.188
PHY-3002 : Step(100): len = 264617, overlap = 280.25
PHY-3002 : Step(101): len = 258390, overlap = 296.25
PHY-3002 : Step(102): len = 252283, overlap = 315.812
PHY-3002 : Step(103): len = 247091, overlap = 334.531
PHY-3002 : Step(104): len = 239771, overlap = 353.062
PHY-3002 : Step(105): len = 238781, overlap = 353.531
PHY-3002 : Step(106): len = 235734, overlap = 358
PHY-3002 : Step(107): len = 235090, overlap = 360.531
PHY-3002 : Step(108): len = 232146, overlap = 362
PHY-3002 : Step(109): len = 232150, overlap = 363.375
PHY-3002 : Step(110): len = 228362, overlap = 368.25
PHY-3002 : Step(111): len = 228515, overlap = 366.438
PHY-3002 : Step(112): len = 228310, overlap = 363.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.63402e-06
PHY-3002 : Step(113): len = 232744, overlap = 353.969
PHY-3002 : Step(114): len = 236697, overlap = 346.219
PHY-3002 : Step(115): len = 247714, overlap = 329.031
PHY-3002 : Step(116): len = 254037, overlap = 305.969
PHY-3002 : Step(117): len = 250470, overlap = 294.531
PHY-3002 : Step(118): len = 250541, overlap = 294.125
PHY-3002 : Step(119): len = 251538, overlap = 292.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.26804e-06
PHY-3002 : Step(120): len = 266038, overlap = 268.406
PHY-3002 : Step(121): len = 273080, overlap = 262.094
PHY-3002 : Step(122): len = 298334, overlap = 229.625
PHY-3002 : Step(123): len = 308752, overlap = 201.469
PHY-3002 : Step(124): len = 296672, overlap = 205.25
PHY-3002 : Step(125): len = 295948, overlap = 205.438
PHY-3002 : Step(126): len = 293092, overlap = 202.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.45361e-05
PHY-3002 : Step(127): len = 312397, overlap = 176.719
PHY-3002 : Step(128): len = 320865, overlap = 169.656
PHY-3002 : Step(129): len = 338271, overlap = 138.406
PHY-3002 : Step(130): len = 345004, overlap = 112.656
PHY-3002 : Step(131): len = 339066, overlap = 106.562
PHY-3002 : Step(132): len = 336660, overlap = 105.656
PHY-3002 : Step(133): len = 334700, overlap = 106
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.90722e-05
PHY-3002 : Step(134): len = 354068, overlap = 77.0312
PHY-3002 : Step(135): len = 368592, overlap = 56.5625
PHY-3002 : Step(136): len = 378029, overlap = 45.1875
PHY-3002 : Step(137): len = 379169, overlap = 28.6875
PHY-3002 : Step(138): len = 373266, overlap = 32.7812
PHY-3002 : Step(139): len = 372003, overlap = 30.9375
PHY-3002 : Step(140): len = 371859, overlap = 26.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.81443e-05
PHY-3002 : Step(141): len = 390458, overlap = 21.4688
PHY-3002 : Step(142): len = 400509, overlap = 20.1875
PHY-3002 : Step(143): len = 413114, overlap = 16.75
PHY-3002 : Step(144): len = 415253, overlap = 11.3438
PHY-3002 : Step(145): len = 411579, overlap = 9.84375
PHY-3002 : Step(146): len = 410319, overlap = 9.59375
PHY-3002 : Step(147): len = 411437, overlap = 8.625
PHY-3002 : Step(148): len = 411139, overlap = 9.46875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116289
PHY-3002 : Step(149): len = 426327, overlap = 9.71875
PHY-3002 : Step(150): len = 434518, overlap = 9.28125
PHY-3002 : Step(151): len = 440889, overlap = 6.375
PHY-3002 : Step(152): len = 441675, overlap = 5.4375
PHY-3002 : Step(153): len = 441850, overlap = 4.84375
PHY-3002 : Step(154): len = 439592, overlap = 3.96875
PHY-3002 : Step(155): len = 439708, overlap = 2.375
PHY-3002 : Step(156): len = 439946, overlap = 2.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/8273.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 563368, over cnt = 1505(4%), over = 6479, worst = 44
PHY-1001 : End global iterations;  0.507626s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (33.9%)

PHY-1001 : Congestion index: top1 = 75.04, top5 = 58.50, top10 = 49.89, top15 = 44.77.
PHY-3001 : End congestion estimation;  0.616610s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (38.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.67534e-05
PHY-3002 : Step(157): len = 439662, overlap = 25.0312
PHY-3002 : Step(158): len = 440323, overlap = 25.625
PHY-3002 : Step(159): len = 429598, overlap = 22.3125
PHY-3002 : Step(160): len = 415599, overlap = 20.1875
PHY-3002 : Step(161): len = 405269, overlap = 29.9688
PHY-3002 : Step(162): len = 392408, overlap = 37.2188
PHY-3002 : Step(163): len = 382819, overlap = 44.5625
PHY-3002 : Step(164): len = 379346, overlap = 47.7188
PHY-3002 : Step(165): len = 376448, overlap = 42.9375
PHY-3002 : Step(166): len = 373958, overlap = 37.7188
PHY-3002 : Step(167): len = 372849, overlap = 37.9062
PHY-3002 : Step(168): len = 371912, overlap = 36.8438
PHY-3002 : Step(169): len = 370981, overlap = 38.3125
PHY-3002 : Step(170): len = 370343, overlap = 39.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000153507
PHY-3002 : Step(171): len = 383025, overlap = 28.5312
PHY-3002 : Step(172): len = 389309, overlap = 26.1875
PHY-3002 : Step(173): len = 395776, overlap = 24.9375
PHY-3002 : Step(174): len = 398775, overlap = 21.0938
PHY-3002 : Step(175): len = 400171, overlap = 17.5312
PHY-3002 : Step(176): len = 400481, overlap = 16.9062
PHY-3002 : Step(177): len = 399134, overlap = 15.7812
PHY-3002 : Step(178): len = 398307, overlap = 15.4062
PHY-3002 : Step(179): len = 397809, overlap = 18.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307014
PHY-3002 : Step(180): len = 404465, overlap = 11.2812
PHY-3002 : Step(181): len = 407831, overlap = 10.3125
PHY-3002 : Step(182): len = 417869, overlap = 11.4062
PHY-3002 : Step(183): len = 420775, overlap = 11.3438
PHY-3002 : Step(184): len = 422861, overlap = 11.9688
PHY-3002 : Step(185): len = 425773, overlap = 10.375
PHY-3002 : Step(186): len = 425296, overlap = 11.1875
PHY-3002 : Step(187): len = 424657, overlap = 12.9375
PHY-3002 : Step(188): len = 424234, overlap = 12.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000601408
PHY-3002 : Step(189): len = 427471, overlap = 10.5
PHY-3002 : Step(190): len = 430697, overlap = 9.40625
PHY-3002 : Step(191): len = 435960, overlap = 9.78125
PHY-3002 : Step(192): len = 440811, overlap = 10.1875
PHY-3002 : Step(193): len = 444421, overlap = 7.90625
PHY-3002 : Step(194): len = 447449, overlap = 8
PHY-3002 : Step(195): len = 450030, overlap = 9.375
PHY-3002 : Step(196): len = 451816, overlap = 9.90625
PHY-3002 : Step(197): len = 453127, overlap = 10.125
PHY-3002 : Step(198): len = 453447, overlap = 9.3125
PHY-3002 : Step(199): len = 453394, overlap = 8.96875
PHY-3002 : Step(200): len = 452827, overlap = 7.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00120282
PHY-3002 : Step(201): len = 455647, overlap = 6.46875
PHY-3002 : Step(202): len = 457072, overlap = 6.75
PHY-3002 : Step(203): len = 459296, overlap = 6.21875
PHY-3002 : Step(204): len = 461809, overlap = 6.25
PHY-3002 : Step(205): len = 463792, overlap = 6.1875
PHY-3002 : Step(206): len = 465748, overlap = 6.125
PHY-3002 : Step(207): len = 467332, overlap = 5.09375
PHY-3002 : Step(208): len = 468789, overlap = 4.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00207488
PHY-3002 : Step(209): len = 469111, overlap = 4.625
PHY-3002 : Step(210): len = 470410, overlap = 4.1875
PHY-3002 : Step(211): len = 473063, overlap = 4.09375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 90.66 peak overflow 1.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 86/8273.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 626352, over cnt = 1502(4%), over = 5264, worst = 32
PHY-1001 : End global iterations;  0.580128s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 61.57, top5 = 49.66, top10 = 43.56, top15 = 39.94.
PHY-1001 : End incremental global routing;  0.683112s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (43.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 39028, tnet num: 8271, tinst num: 7832, tnode num: 46376, tedge num: 63622.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.379052s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (61.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.186654s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (50.0%)

OPT-1001 : Current memory(MB): used = 408, reserve = 396, peak = 408.
OPT-1001 : End physical optimization;  1.238125s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (50.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5557 LUT to BLE ...
SYN-4008 : Packed 5557 LUT and 774 SEQ to BLE.
SYN-4003 : Packing 1270 remaining SEQ's ...
SYN-4005 : Packed 1210 SEQ with LUT/SLICE
SYN-4006 : 3579 single LUT's are left
SYN-4006 : 60 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5617/5850 primitive instances ...
PHY-3001 : End packing;  0.342207s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (63.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3394 instances
RUN-1001 : 1633 mslices, 1632 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7674 nets
RUN-1001 : 3699 nets have 2 pins
RUN-1001 : 2889 nets have [3 - 5] pins
RUN-1001 : 556 nets have [6 - 10] pins
RUN-1001 : 287 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3392 instances, 3265 slices, 12 macros(104 instances: 62 mslices 42 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 489372, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3746/7674.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 647056, over cnt = 1324(3%), over = 3299, worst = 20
PHY-1002 : len = 659344, over cnt = 804(2%), over = 1782, worst = 12
PHY-1002 : len = 675176, over cnt = 302(0%), over = 575, worst = 11
PHY-1002 : len = 677744, over cnt = 203(0%), over = 375, worst = 9
PHY-1002 : len = 680992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.947960s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 52.56, top5 = 43.73, top10 = 39.80, top15 = 37.37.
PHY-3001 : End congestion estimation;  1.094794s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (50.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.37141e-05
PHY-3002 : Step(212): len = 469085, overlap = 23.75
PHY-3002 : Step(213): len = 447996, overlap = 42.75
PHY-3002 : Step(214): len = 436294, overlap = 45.25
PHY-3002 : Step(215): len = 429628, overlap = 49.25
PHY-3002 : Step(216): len = 422312, overlap = 50.75
PHY-3002 : Step(217): len = 416775, overlap = 58.25
PHY-3002 : Step(218): len = 412810, overlap = 62.75
PHY-3002 : Step(219): len = 409728, overlap = 58.25
PHY-3002 : Step(220): len = 408372, overlap = 62.5
PHY-3002 : Step(221): len = 406764, overlap = 63.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74282e-05
PHY-3002 : Step(222): len = 422671, overlap = 44.25
PHY-3002 : Step(223): len = 433012, overlap = 31.5
PHY-3002 : Step(224): len = 430012, overlap = 35.5
PHY-3002 : Step(225): len = 430028, overlap = 40.5
PHY-3002 : Step(226): len = 433695, overlap = 30
PHY-3002 : Step(227): len = 436720, overlap = 27.5
PHY-3002 : Step(228): len = 438924, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000173557
PHY-3002 : Step(229): len = 450392, overlap = 23.5
PHY-3002 : Step(230): len = 462891, overlap = 19.25
PHY-3002 : Step(231): len = 462935, overlap = 17.5
PHY-3002 : Step(232): len = 464078, overlap = 16.5
PHY-3002 : Step(233): len = 469236, overlap = 14
PHY-3002 : Step(234): len = 473489, overlap = 14
PHY-3002 : Step(235): len = 476590, overlap = 11.5
PHY-3002 : Step(236): len = 478140, overlap = 11.25
PHY-3002 : Step(237): len = 478851, overlap = 11
PHY-3002 : Step(238): len = 479255, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000328723
PHY-3002 : Step(239): len = 485344, overlap = 11.25
PHY-3002 : Step(240): len = 491164, overlap = 8.25
PHY-3002 : Step(241): len = 493348, overlap = 7.75
PHY-3002 : Step(242): len = 494510, overlap = 7.75
PHY-3002 : Step(243): len = 496031, overlap = 8.5
PHY-3002 : Step(244): len = 497356, overlap = 9.5
PHY-3002 : Step(245): len = 497489, overlap = 9.75
PHY-3002 : Step(246): len = 497654, overlap = 8.25
PHY-3002 : Step(247): len = 498750, overlap = 8.5
PHY-3002 : Step(248): len = 499966, overlap = 7.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00064601
PHY-3002 : Step(249): len = 503017, overlap = 7.25
PHY-3002 : Step(250): len = 506520, overlap = 7.5
PHY-3002 : Step(251): len = 509716, overlap = 7.75
PHY-3002 : Step(252): len = 509324, overlap = 7.5
PHY-3002 : Step(253): len = 508810, overlap = 7.5
PHY-3002 : Step(254): len = 508719, overlap = 7.75
PHY-3001 : Before Legalized: Len = 508719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.722259s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (13.0%)

PHY-3001 : After Legalized: Len = 525046, Over = 0
PHY-3001 : Trial Legalized: Len = 525046
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 74/7674.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 670456, over cnt = 1178(3%), over = 2272, worst = 11
PHY-1002 : len = 679488, over cnt = 616(1%), over = 1090, worst = 11
PHY-1002 : len = 689048, over cnt = 213(0%), over = 364, worst = 8
PHY-1002 : len = 692568, over cnt = 43(0%), over = 58, worst = 6
PHY-1002 : len = 693256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.064072s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (60.2%)

PHY-1001 : Congestion index: top1 = 52.26, top5 = 45.07, top10 = 41.30, top15 = 38.71.
PHY-3001 : End congestion estimation;  1.220874s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109681
PHY-3002 : Step(255): len = 498018, overlap = 7.75
PHY-3002 : Step(256): len = 487478, overlap = 12.75
PHY-3002 : Step(257): len = 481132, overlap = 13
PHY-3002 : Step(258): len = 476356, overlap = 13.25
PHY-3002 : Step(259): len = 473069, overlap = 15.75
PHY-3002 : Step(260): len = 471749, overlap = 17.25
PHY-3002 : Step(261): len = 469501, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000218815
PHY-3002 : Step(262): len = 478580, overlap = 14
PHY-3002 : Step(263): len = 487090, overlap = 7.25
PHY-3002 : Step(264): len = 487064, overlap = 10
PHY-3002 : Step(265): len = 486172, overlap = 12.25
PHY-3002 : Step(266): len = 486261, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000401282
PHY-3002 : Step(267): len = 491992, overlap = 8.5
PHY-3002 : Step(268): len = 497230, overlap = 6.25
PHY-3002 : Step(269): len = 501479, overlap = 5
PHY-3002 : Step(270): len = 500815, overlap = 6.5
PHY-3002 : Step(271): len = 500086, overlap = 7.5
PHY-3002 : Step(272): len = 500589, overlap = 8.5
PHY-3001 : Before Legalized: Len = 500589
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 508019, Over = 0
PHY-3001 : Legalized: Len = 508019, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015628s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-3001 : 14 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 508187, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1709/7674.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 666304, over cnt = 1099(3%), over = 1981, worst = 10
PHY-1002 : len = 673096, over cnt = 616(1%), over = 1068, worst = 10
PHY-1002 : len = 682624, over cnt = 183(0%), over = 285, worst = 8
PHY-1002 : len = 685024, over cnt = 45(0%), over = 78, worst = 8
PHY-1002 : len = 685928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.020366s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 48.17, top5 = 42.30, top10 = 38.78, top15 = 36.55.
PHY-1001 : End incremental global routing;  1.161873s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (47.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38280, tnet num: 7672, tinst num: 3392, tnode num: 44533, tedge num: 64498.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.579133s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (45.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.889893s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (46.3%)

OPT-1001 : Current memory(MB): used = 437, reserve = 426, peak = 437.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7155/7674.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 685928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061099s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.6%)

PHY-1001 : Congestion index: top1 = 48.17, top5 = 42.30, top10 = 38.78, top15 = 36.55.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.150877s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (44.3%)

RUN-1003 : finish command "place" in  13.950821s wall, 5.718750s user + 0.625000s system = 6.343750s CPU (45.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 376 MB, peak memory is 442 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.253002s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (67.3%)

RUN-1004 : used memory is 386 MB, reserved memory is 375 MB, peak memory is 518 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3394 instances
RUN-1001 : 1633 mslices, 1632 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7674 nets
RUN-1001 : 3699 nets have 2 pins
RUN-1001 : 2889 nets have [3 - 5] pins
RUN-1001 : 556 nets have [6 - 10] pins
RUN-1001 : 287 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38280, tnet num: 7672, tinst num: 3392, tnode num: 44533, tedge num: 64498.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1633 mslices, 1632 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7672 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3476 clock pins, and constraint 6230 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 654696, over cnt = 1136(3%), over = 2205, worst = 11
PHY-1002 : len = 663600, over cnt = 626(1%), over = 1095, worst = 11
PHY-1002 : len = 672216, over cnt = 229(0%), over = 407, worst = 9
PHY-1002 : len = 677408, over cnt = 5(0%), over = 14, worst = 7
PHY-1002 : len = 677632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.964387s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 48.06, top5 = 41.85, top10 = 38.26, top15 = 35.92.
PHY-1001 : End global routing;  1.109462s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (40.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 482, reserve = 474, peak = 518.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 743, reserve = 737, peak = 743.
PHY-1001 : End build detailed router design. 2.849722s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (36.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.486607s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.7%)

PHY-1001 : Current memory(MB): used = 777, reserve = 773, peak = 777.
PHY-1001 : End phase 1; 0.490624s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.20499e+06, over cnt = 723(0%), over = 726, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 787, reserve = 783, peak = 787.
PHY-1001 : End initial routed; 29.537934s wall, 14.343750s user + 0.265625s system = 14.609375s CPU (49.5%)

PHY-1001 : Current memory(MB): used = 787, reserve = 783, peak = 787.
PHY-1001 : End phase 2; 29.537964s wall, 14.343750s user + 0.265625s system = 14.609375s CPU (49.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.17954e+06, over cnt = 238(0%), over = 238, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.318058s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (51.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.17235e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.692050s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (47.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.17222e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.096033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.17216e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.073651s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 171 feed throughs used by 113 nets
PHY-1001 : End commit to database; 1.168606s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (37.4%)

PHY-1001 : Current memory(MB): used = 855, reserve = 854, peak = 855.
PHY-1001 : End phase 3; 3.493465s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (42.9%)

PHY-1003 : Routed, final wirelength = 2.17216e+06
PHY-1001 : Current memory(MB): used = 858, reserve = 856, peak = 858.
PHY-1001 : End export database. 0.022855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  36.591223s wall, 17.109375s user + 0.328125s system = 17.437500s CPU (47.7%)

RUN-1003 : finish command "route" in  38.581241s wall, 17.859375s user + 0.390625s system = 18.250000s CPU (47.3%)

RUN-1004 : used memory is 769 MB, reserved memory is 770 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                   15
  #output                  17
  #inout                    9

Utilization Statistics
#lut                     6195   out of  19600   31.61%
#reg                     2058   out of  19600   10.50%
#le                      6255
  #lut only              4197   out of   6255   67.10%
  #reg only                60   out of   6255    0.96%
  #lut&reg               1998   out of   6255   31.94%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1637
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              82
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    19


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance             |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                  |CortexM0_SoC         |6255   |6091    |104     |2069    |80      |3       |
|  Buzzer_Interface   |AHBlite_Buzzermusic  |356    |329     |19      |187     |0       |0       |
|    beat_cnt         |beat_cnt             |40     |32      |8       |26      |0       |0       |
|    tune_pwm         |tune_pwm             |124    |113     |11      |24      |0       |0       |
|  CortexM0           |cortexm0ds_logic     |5260   |5189    |65      |1451    |0       |3       |
|  GPIO_Interface     |AHBlite_GPIO         |145    |145     |0       |94      |0       |0       |
|  Interconncet       |AHBlite_Interconnect |6      |6       |0       |2       |0       |0       |
|    SlaveMUX         |AHBlite_SlaveMUX     |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface  |AHBlite_Block_RAM    |29     |28      |0       |17      |16      |0       |
|    RAM              |Block_RAM            |4      |4       |0       |1       |16      |0       |
|  RAMDATA_Interface  |AHBlite_Block_RAM    |49     |49      |0       |21      |64      |0       |
|    RAM              |Block_RAM            |2      |2       |0       |0       |64      |0       |
|  keyboard_Interface |AHBlite_keyboard     |396    |331     |20      |285     |0       |0       |
|    u_key_filter     |key_filter           |90     |74      |11      |60      |0       |0       |
|    u_keyboard_scan  |keyboard_scan        |67     |47      |9       |46      |0       |0       |
|    u_onehot2bin1ry  |onehot2bin1ry        |21     |21      |0       |5       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3658  
    #2          2       1859  
    #3          3       510   
    #4          4       520   
    #5        5-10      598   
    #6        11-50     430   
    #7       51-100      47   
    #8       101-500     5    
    #9        >500       1    
  Average     3.78            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.512002s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (49.6%)

RUN-1004 : used memory is 754 MB, reserved memory is 753 MB, peak memory is 859 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3392
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7674, pip num: 115959
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 171
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3070 valid insts, and 295098 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.432317s wall, 46.875000s user + 0.140625s system = 47.015625s CPU (557.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 783 MB, peak memory is 953 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_195257.log"
RUN-1001 : Backing up run's log file succeed.
