IP Generator (Version 2020.2-SP2-Beta3 build 59933)
Check out license ...
Start generating at 2020-08-06 14:24
Instance: DCACHE_SRAM2 (C:\Users\hspu\Desktop\pgr_ARM_Cortex_M1\pnr\ipcore\DCACHE_SRAM2\DCACHE_SRAM2.idf)
Model: Logos DRM Based Simple Dual Port RAM (1.5)
Part: Logos-PGL22G-FBG256--6
Create directory 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_5.v.xml' to 'rtl\ipml_sdpram_v1_5_DCACHE_SRAM2.v' ...
Copy 'ipml_sdpram_wrapper_v1_5.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_5.v.xml' to 'DCACHE_SRAM2.v' ...
Found top module 'DCACHE_SRAM2' in file 'DCACHE_SRAM2.v'.
Copy 'ipml_sdpram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_3_tb.v.xml' to 'DCACHE_SRAM2_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'DCACHE_SRAM2_tmpl.v' ...
Create template file 'DCACHE_SRAM2_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
