// Seed: 1856932250
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  input wire id_1;
  assign id_3[-1] = -1;
  wire _id_7;
  wire id_8;
  wire [1 : id_7] id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
