/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~celloutsig_1_6z;
  assign celloutsig_1_1z = ~in_data[188];
  assign celloutsig_1_19z = ~((celloutsig_1_14z | celloutsig_1_0z[6]) & celloutsig_1_3z[4]);
  assign celloutsig_0_19z = celloutsig_0_17z[0] | celloutsig_0_15z[0];
  assign celloutsig_1_6z = in_data[96] | celloutsig_1_5z;
  assign celloutsig_0_2z = { in_data[80:69], celloutsig_0_0z } / { 1'h1, in_data[16:5] };
  assign celloutsig_0_5z = celloutsig_0_2z[11:9] / { 1'h1, in_data[69:68] };
  assign celloutsig_0_0z = in_data[36:30] > in_data[40:34];
  assign celloutsig_1_4z = { celloutsig_1_3z[6:1], celloutsig_1_0z } > { celloutsig_1_0z[6:1], celloutsig_1_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_4z[0], celloutsig_0_4z, celloutsig_0_5z[2] };
  assign celloutsig_0_1z = in_data[23:12] * { in_data[68:59], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_6z } * { celloutsig_0_17z[1:0], celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[188:181] * { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_12z = - { celloutsig_0_1z, celloutsig_0_5z[2], celloutsig_0_3z };
  assign celloutsig_0_23z = - { celloutsig_0_12z[9:3], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_1_0z = - in_data[162:156];
  assign celloutsig_0_3z = { celloutsig_0_1z[1], celloutsig_0_1z, celloutsig_0_0z } !== in_data[78:65];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_2z, in_data[98] };
  assign celloutsig_0_13z = celloutsig_0_3z & celloutsig_0_9z[2];
  assign celloutsig_1_2z = in_data[100] & celloutsig_1_1z;
  assign celloutsig_1_14z = ~^ celloutsig_1_3z[3:0];
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[24:23], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[11:9], celloutsig_0_5z[2] } ^ { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_12z[5:3], celloutsig_0_7z, celloutsig_0_7z } ^ { in_data[51:48], celloutsig_0_5z[2] };
  assign celloutsig_0_17z = { celloutsig_0_12z[7:4], celloutsig_0_5z[2] } ^ celloutsig_0_12z[9:5];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 3'h0;
    else if (celloutsig_1_6z) celloutsig_0_6z = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
