Fitter report for uart
Fri Jun 06 10:57:45 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Clock Delay Control Summary
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Fri Jun 06 10:57:45 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; uart                                     ;
; Top-level Entity Name              ; top                                      ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5T144C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 1,148 / 4,608 ( 25 % )                   ;
;     Total combinational functions  ; 1,137 / 4,608 ( 25 % )                   ;
;     Dedicated logic registers      ; 149 / 4,608 ( 3 % )                      ;
; Total registers                    ; 149                                      ;
; Total pins                         ; 19 / 89 ( 21 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  11.1%      ;
+----------------------------+-------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1305 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1305 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1305    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/project/电压表与串口通信/project/uart.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 1,148 / 4,608 ( 25 % )                                                                                                                        ;
;     -- Combinational with no register       ; 999                                                                                                                                           ;
;     -- Register only                        ; 11                                                                                                                                            ;
;     -- Combinational with a register        ; 138                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                                                               ;
;     -- 4 input functions                    ; 259                                                                                                                                           ;
;     -- 3 input functions                    ; 278                                                                                                                                           ;
;     -- <=2 input functions                  ; 600                                                                                                                                           ;
;     -- Register only                        ; 11                                                                                                                                            ;
;                                             ;                                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                                               ;
;     -- normal mode                          ; 790                                                                                                                                           ;
;     -- arithmetic mode                      ; 347                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Total registers*                            ; 149 / 4,851 ( 3 % )                                                                                                                           ;
;     -- Dedicated logic registers            ; 149 / 4,608 ( 3 % )                                                                                                                           ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )                                                                                                                               ;
;                                             ;                                                                                                                                               ;
; Total LABs:  partially or completely used   ; 94 / 288 ( 33 % )                                                                                                                             ;
; User inserted logic elements                ; 0                                                                                                                                             ;
; Virtual pins                                ; 0                                                                                                                                             ;
; I/O pins                                    ; 19 / 89 ( 21 % )                                                                                                                              ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                                                                                ;
; Global signals                              ; 5                                                                                                                                             ;
; M4Ks                                        ; 0 / 26 ( 0 % )                                                                                                                                ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )                                                                                                                           ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )                                                                                                                                ;
; PLLs                                        ; 0 / 2 ( 0 % )                                                                                                                                 ;
; Global clocks                               ; 5 / 8 ( 63 % )                                                                                                                                ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                                 ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                                 ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                                 ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%                                                                                                                                  ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 7%                                                                                                                                  ;
; Maximum fan-out node                        ; clk~clkctrl                                                                                                                                   ;
; Maximum fan-out                             ; 57                                                                                                                                            ;
; Highest non-global fan-out signal           ; ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[15]~22 ;
; Highest non-global fan-out                  ; 41                                                                                                                                            ;
; Total fan-out                               ; 3460                                                                                                                                          ;
; Average fan-out                             ; 2.62                                                                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk     ; 17    ; 1        ; 0            ; 6            ; 0           ; 4                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; data    ; 58    ; 4        ; 12           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n ; 64    ; 4        ; 21           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; cs         ; 60    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ioclk      ; 55    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; led        ; 141   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segcs[0]   ; 115   ; 2        ; 24           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segcs[1]   ; 118   ; 2        ; 21           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segcs[2]   ; 119   ; 2        ; 21           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segcs[3]   ; 120   ; 2        ; 19           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[0] ; 136   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[1] ; 122   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[2] ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[3] ; 135   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[4] ; 137   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[5] ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[6] ; 125   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; segdata[7] ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; txd        ; 59    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 19 ( 16 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 23 ( 57 % ) ; 3.3V          ; --           ;
; 3        ; 1 / 23 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 5 / 24 ( 21 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 53         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; ioclk                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; data                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 63         ; 4        ; txd                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 64         ; 4        ; cs                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 76         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; segcs[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; segcs[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 135        ; 2        ; segcs[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 137        ; 2        ; segcs[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 138        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; segdata[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; segdata[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 145        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; segdata[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 154        ; 2        ; segdata[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; segdata[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 162        ; 2        ; segdata[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 163        ; 2        ; segdata[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 164        ; 2        ; segdata[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; led                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 167        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; Clock Delay Control Summary                                                                    ;
+------------------------+------------+-----------------+------------------+---------------------+
; Name                   ; Source I/O ; Location        ; Delay Chain Mode ; Delay Chain Setting ;
+------------------------+------------+-----------------+------------------+---------------------+
; reset_n~clk_delay_ctrl ; reset_n    ; CLKDELAYCTRL_G7 ; none             ; N/A                 ;
+------------------------+------------+-----------------+------------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 1148 (0)    ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 19   ; 0            ; 999 (0)      ; 11 (0)            ; 138 (0)          ; |top                                                                                                                  ; work         ;
;    |ADC_TLC549:inst2|                     ; 1060 (173)  ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 949 (71)     ; 11 (11)           ; 100 (75)         ; |top|ADC_TLC549:inst2                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 6 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_hem:auto_generated|  ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 6 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 161 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (0)      ; 0 (0)             ; 6 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_o2f:divider|    ; 161 (161)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 0 (0)             ; 6 (6)            ; |top|ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (0)      ; 0 (0)             ; 8 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_kem:auto_generated|  ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (0)      ; 0 (0)             ; 8 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ulh:divider| ; 202 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (0)      ; 0 (0)             ; 8 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider                       ; work         ;
;                |alt_u_div_u2f:divider|    ; 202 (202)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (194)    ; 0 (0)             ; 8 (8)            ; |top|ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_ufm:auto_generated|  ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_8nh:divider| ; 186 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                       ; work         ;
;                |alt_u_div_i5f:divider|    ; 186 (186)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_2gm:auto_generated|  ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_cnh:divider| ; 83 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (0)       ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                       ; work         ;
;                |alt_u_div_q5f:divider|    ; 83 (83)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 0 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_k6m:auto_generated|  ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 3 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_o2f:divider|    ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 3 (3)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_k6m:auto_generated|  ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod1|lpm_divide_k6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod1|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_o2f:divider|    ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 4 (4)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod1|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_k6m:auto_generated|  ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod2|lpm_divide_k6m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod2|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_o2f:divider|    ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 4 (4)            ; |top|ADC_TLC549:inst2|lpm_divide:Mod2|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ; work         ;
;    |uart:inst|                            ; 89 (89)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 39 (39)          ; |top|uart:inst                                                                                                        ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                 ;
+------------+----------+---------------+---------------+-----------------------+-----+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+------------+----------+---------------+---------------+-----------------------+-----+
; segdata[7] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[6] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[5] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[4] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[3] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[2] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[1] ; Output   ; --            ; --            ; --                    ; --  ;
; segdata[0] ; Output   ; --            ; --            ; --                    ; --  ;
; txd        ; Output   ; --            ; --            ; --                    ; --  ;
; ioclk      ; Output   ; --            ; --            ; --                    ; --  ;
; cs         ; Output   ; --            ; --            ; --                    ; --  ;
; led        ; Output   ; --            ; --            ; --                    ; --  ;
; segcs[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; segcs[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; segcs[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; segcs[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; reset_n    ; Input    ; 6             ; 6             ; --                    ; --  ;
; clk        ; Input    ; 0             ; 0             ; --                    ; --  ;
; data       ; Input    ; 6             ; 6             ; --                    ; --  ;
+------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                           ;
+--------------------------------------------+-------------------+---------+
; Source Pin / Fanout                        ; Pad To Core Index ; Setting ;
+--------------------------------------------+-------------------+---------+
; reset_n                                    ;                   ;         ;
;      - uart:inst|clkbaud8x                 ; 0                 ; 6       ;
;      - ADC_TLC549:inst2|voltage_data1[3]~8 ; 0                 ; 6       ;
;      - uart:inst|div_reg[15]~50            ; 0                 ; 6       ;
; clk                                        ;                   ;         ;
; data                                       ;                   ;         ;
;      - ADC_TLC549:inst2|dataout[0]         ; 0                 ; 6       ;
+--------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                            ;
+-------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                ; Location          ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; ADC_TLC549:inst2|LessThan0~4        ; LCCOMB_X9_Y7_N26  ; 17      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|LessThan1~7        ; LCCOMB_X9_Y5_N30  ; 26      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|clk1ms             ; LCFF_X9_Y7_N17    ; 23      ; Clock                   ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; ADC_TLC549:inst2|ioclk              ; LCFF_X9_Y7_N3     ; 45      ; Clock                   ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ADC_TLC549:inst2|number[2]          ; LCFF_X22_Y10_N29  ; 16      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segcs[3]~0         ; LCCOMB_X21_Y9_N2  ; 20      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[0]~en      ; LCFF_X21_Y9_N5    ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[1]~en      ; LCFF_X21_Y9_N27   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[2]~en      ; LCFF_X21_Y9_N15   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[3]~en      ; LCFF_X21_Y9_N29   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[4]~en      ; LCFF_X21_Y9_N19   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[5]~en      ; LCFF_X21_Y9_N25   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[6]~en      ; LCFF_X21_Y9_N23   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|segdata[7]~en      ; LCFF_X21_Y9_N21   ; 1       ; Output enable           ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|start              ; LCFF_X14_Y8_N9    ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|state.display      ; LCFF_X17_Y9_N11   ; 31      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ADC_TLC549:inst2|voltage_data1[3]~8 ; LCCOMB_X9_Y7_N20  ; 15      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; clk                                 ; PIN_17            ; 4       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; clk                                 ; PIN_17            ; 57      ; Clock                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; reset_n                             ; PIN_64            ; 4       ; Clock, Sync. clear      ; no     ; --                   ; --               ; --                        ;
; reset_n~clk_delay_ctrl              ; CLKDELAYCTRL_G7   ; 51      ; Async. clear            ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; uart:inst|clkbaud8x                 ; LCFF_X9_Y7_N5     ; 21      ; Clock                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; uart:inst|div_reg[15]~50            ; LCCOMB_X9_Y7_N14  ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; uart:inst|send_state[3]~13          ; LCCOMB_X17_Y8_N22 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:inst|txd_buf[0]~28             ; LCCOMB_X15_Y4_N4  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------+-------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                               ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                    ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; ADC_TLC549:inst2|clk1ms ; LCFF_X9_Y7_N17  ; 23      ; Global Clock         ; GCLK1            ; --                        ;
; ADC_TLC549:inst2|ioclk  ; LCFF_X9_Y7_N3   ; 45      ; Global Clock         ; GCLK0            ; --                        ;
; clk                     ; PIN_17          ; 57      ; Global Clock         ; GCLK2            ; --                        ;
; reset_n~clk_delay_ctrl  ; CLKDELAYCTRL_G7 ; 51      ; Global Clock         ; GCLK7            ; --                        ;
; uart:inst|clkbaud8x     ; LCFF_X9_Y7_N5   ; 21      ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[15]~22 ; 41      ;
; ADC_TLC549:inst2|state.display                                                                                                                ; 31      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~16 ; 31      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~16 ; 31      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~16 ; 31      ;
; ADC_TLC549:inst2|lpm_divide:Div3|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_15_result_int[15]~22 ; 30      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~16 ; 29      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~16 ; 28      ;
; ADC_TLC549:inst2|LessThan1~7                                                                                                                  ; 26      ;
; ADC_TLC549:inst2|number[0]                                                                                                                    ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_14_result_int[8]~12  ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_13_result_int[8]~12  ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_12_result_int[8]~12  ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_11_result_int[8]~12  ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_10_result_int[8]~12  ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_9_result_int[8]~12   ; 22      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_8_result_int[8]~12   ; 22      ;
; ADC_TLC549:inst2|number[1]                                                                                                                    ; 21      ;
; ADC_TLC549:inst2|segcs[3]~0                                                                                                                   ; 20      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_7_result_int[8]~12   ; 20      ;
; ADC_TLC549:inst2|lpm_divide:Div2|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~16 ; 18      ;
; ADC_TLC549:inst2|LessThan0~4                                                                                                                  ; 17      ;
; uart:inst|send_state[1]                                                                                                                       ; 17      ;
; uart:inst|div_reg[15]~50                                                                                                                      ; 16      ;
; ADC_TLC549:inst2|number[2]                                                                                                                    ; 16      ;
; ADC_TLC549:inst2|voltage_data1[3]~8                                                                                                           ; 15      ;
; ADC_TLC549:inst2|tenvalue[4]                                                                                                                  ; 15      ;
; ADC_TLC549:inst2|tenvalue[5]                                                                                                                  ; 15      ;
; ADC_TLC549:inst2|tenvalue[6]                                                                                                                  ; 15      ;
; uart:inst|send_state[2]                                                                                                                       ; 15      ;
; ADC_TLC549:inst2|tenvalue[7]                                                                                                                  ; 15      ;
; ADC_TLC549:inst2|tenvalue[8]                                                                                                                  ; 15      ;
; uart:inst|state_tras[3]                                                                                                                       ; 14      ;
; uart:inst|state_tras[1]                                                                                                                       ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8   ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8   ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8   ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8   ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8    ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8    ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8    ; 14      ;
; ADC_TLC549:inst2|lpm_divide:Div1|lpm_divide_kem:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_u2f:divider|add_sub_15_result_int[8]~12  ; 14      ;
; ADC_TLC549:inst2|tenvalue[9]                                                                                                                  ; 14      ;
; ADC_TLC549:inst2|tenvalue[10]                                                                                                                 ; 14      ;
; uart:inst|send_state[0]                                                                                                                       ; 13      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8   ; 13      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8    ; 13      ;
; ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8    ; 13      ;
; ADC_TLC549:inst2|tenvalue[11]                                                                                                                 ; 13      ;
; ADC_TLC549:inst2|tenvalue[12]                                                                                                                 ; 13      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,196 / 15,666 ( 8 % ) ;
; C16 interconnects          ; 2 / 812 ( < 1 % )      ;
; C4 interconnects           ; 469 / 11,424 ( 4 % )   ;
; Direct links               ; 381 / 15,666 ( 2 % )   ;
; Global clocks              ; 5 / 8 ( 63 % )         ;
; Local interconnects        ; 482 / 4,608 ( 10 % )   ;
; R24 interconnects          ; 8 / 652 ( 1 % )        ;
; R4 interconnects           ; 576 / 13,328 ( 4 % )   ;
+----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.21) ; Number of LABs  (Total = 94) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 13                           ;
; 2                                           ; 3                            ;
; 3                                           ; 1                            ;
; 4                                           ; 3                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 62                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.57) ; Number of LABs  (Total = 94) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 11                           ;
; 1 Clock                            ; 23                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 5                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.94) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 13                           ;
; 2                                            ; 4                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 7                            ;
; 15                                           ; 28                           ;
; 16                                           ; 10                           ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 3                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.96) ; Number of LABs  (Total = 94) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 18                           ;
; 2                                               ; 6                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 9                            ;
; 8                                               ; 12                           ;
; 9                                               ; 6                            ;
; 10                                              ; 5                            ;
; 11                                              ; 5                            ;
; 12                                              ; 7                            ;
; 13                                              ; 4                            ;
; 14                                              ; 2                            ;
; 15                                              ; 5                            ;
; 16                                              ; 7                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.33) ; Number of LABs  (Total = 94) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 6                            ;
; 3                                            ; 8                            ;
; 4                                            ; 6                            ;
; 5                                            ; 2                            ;
; 6                                            ; 3                            ;
; 7                                            ; 1                            ;
; 8                                            ; 3                            ;
; 9                                            ; 4                            ;
; 10                                           ; 3                            ;
; 11                                           ; 5                            ;
; 12                                           ; 6                            ;
; 13                                           ; 9                            ;
; 14                                           ; 5                            ;
; 15                                           ; 5                            ;
; 16                                           ; 3                            ;
; 17                                           ; 6                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 5                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jun 06 10:57:35 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C5T144C8 for design "uart"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ADC_TLC549:inst2|ioclk
        Info: Destination node uart:inst|clkbaud8x
        Info: Destination node ADC_TLC549:inst2|clk1ms
Info: Automatically promoted node ADC_TLC549:inst2|ioclk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ADC_TLC549:inst2|ioclk~0
        Info: Destination node ioclk
Info: Automatically promoted node ADC_TLC549:inst2|clk1ms 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ADC_TLC549:inst2|clk1ms~0
Info: Automatically promoted node uart:inst|clkbaud8x 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node uart:inst|clkbaud8x~2
Info: Automatically promoted node reset_n (placed in PIN 64 (LVDS46p, DPCLK4/DQS0B/CQ1B))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node uart:inst|clkbaud8x
        Info: Destination node ADC_TLC549:inst2|voltage_data1[3]~8
        Info: Destination node uart:inst|div_reg[15]~50
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -51.868 ns between source register "ADC_TLC549:inst2|tenvalue[13]" and destination register "ADC_TLC549:inst2|segdata[1]~reg0"
    Info: + Largest register to register requirement is 0.236 ns
    Info:   Shortest clock path from clock "clk" to destination register is 7.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.644 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ADC_TLC549:inst2|clk1ms'
        Info: 3: + IC(2.489 ns) + CELL(0.000 ns) = 5.957 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'ADC_TLC549:inst2|clk1ms~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.455 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ADC_TLC549:inst2|segdata[1]~reg0'
        Info: Total cell delay = 2.490 ns ( 33.40 % )
        Info: Total interconnect delay = 4.965 ns ( 66.60 % )
    Info:   Longest clock path from clock "clk" to destination register is 7.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.644 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'ADC_TLC549:inst2|clk1ms'
        Info: 3: + IC(2.489 ns) + CELL(0.000 ns) = 5.957 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'ADC_TLC549:inst2|clk1ms~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.455 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ADC_TLC549:inst2|segdata[1]~reg0'
        Info: Total cell delay = 2.490 ns ( 33.40 % )
        Info: Total interconnect delay = 4.965 ns ( 66.60 % )
    Info:   Shortest clock path from clock "clk" to source register is 7.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.644 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ADC_TLC549:inst2|ioclk'
        Info: 3: + IC(2.489 ns) + CELL(0.000 ns) = 5.957 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'ADC_TLC549:inst2|ioclk~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.455 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ADC_TLC549:inst2|tenvalue[13]'
        Info: Total cell delay = 2.490 ns ( 33.40 % )
        Info: Total interconnect delay = 4.965 ns ( 66.60 % )
    Info:   Longest clock path from clock "clk" to source register is 7.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.644 ns) + CELL(0.970 ns) = 3.468 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'ADC_TLC549:inst2|ioclk'
        Info: 3: + IC(2.489 ns) + CELL(0.000 ns) = 5.957 ns; Loc. = Unassigned; Fanout = 45; COMB Node = 'ADC_TLC549:inst2|ioclk~clkctrl'
        Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.455 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ADC_TLC549:inst2|tenvalue[13]'
        Info: Total cell delay = 2.490 ns ( 33.40 % )
        Info: Total interconnect delay = 4.965 ns ( 66.60 % )
    Info:   Micro clock to output delay of source is 0.304 ns
    Info:   Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 52.104 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 16; REG Node = 'ADC_TLC549:inst2|tenvalue[13]'
        Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8'
        Info: 7: + IC(0.494 ns) + CELL(0.624 ns) = 3.151 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122'
        Info: 8: + IC(0.885 ns) + CELL(0.621 ns) = 4.657 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.743 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 5.249 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8'
        Info: 11: + IC(1.321 ns) + CELL(0.206 ns) = 6.776 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297'
        Info: 12: + IC(1.250 ns) + CELL(0.621 ns) = 8.647 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 8.733 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.239 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8'
        Info: 15: + IC(0.859 ns) + CELL(0.624 ns) = 10.722 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[31]~103'
        Info: 16: + IC(0.885 ns) + CELL(0.621 ns) = 12.228 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[2]~3'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.314 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 12.400 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 12.906 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8'
        Info: 20: + IC(1.686 ns) + CELL(0.202 ns) = 14.794 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[35]~94'
        Info: 21: + IC(0.578 ns) + CELL(0.621 ns) = 15.993 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[1]~1'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.079 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.165 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 16.251 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 16.757 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8'
        Info: 26: + IC(0.467 ns) + CELL(0.651 ns) = 17.875 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[40]~84'
        Info: 27: + IC(0.578 ns) + CELL(0.621 ns) = 19.074 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[1]~1'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.160 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~3'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.246 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 19.332 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.838 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8'
        Info: 32: + IC(1.157 ns) + CELL(0.370 ns) = 21.365 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[46]~305'
        Info: 33: + IC(1.294 ns) + CELL(0.621 ns) = 23.280 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 23.366 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 23.452 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7'
        Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 23.958 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8'
        Info: 37: + IC(1.157 ns) + CELL(0.370 ns) = 25.485 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306'
        Info: 38: + IC(0.885 ns) + CELL(0.621 ns) = 26.991 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 27.077 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5'
        Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 27.163 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7'
        Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 27.669 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8'
        Info: 42: + IC(0.748 ns) + CELL(0.370 ns) = 28.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[56]~307'
        Info: 43: + IC(0.885 ns) + CELL(0.621 ns) = 30.293 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~3'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 30.379 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 30.465 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 30.971 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8'
        Info: 47: + IC(1.166 ns) + CELL(0.370 ns) = 32.507 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[61]~308'
        Info: 48: + IC(0.885 ns) + CELL(0.621 ns) = 34.013 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[2]~3'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 34.099 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 34.185 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 34.691 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8'
        Info: 52: + IC(1.321 ns) + CELL(0.202 ns) = 36.214 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[68]~36'
        Info: 53: + IC(1.321 ns) + CELL(0.596 ns) = 38.131 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7'
        Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 38.637 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8'
        Info: 55: + IC(0.832 ns) + CELL(0.651 ns) = 40.120 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[70]~24'
        Info: 56: + IC(0.578 ns) + CELL(0.621 ns) = 41.319 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[1]~1'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 41.405 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[2]~3'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 41.491 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 41.577 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7'
        Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 42.083 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8'
        Info: 61: + IC(1.157 ns) + CELL(0.370 ns) = 43.610 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[76]~311'
        Info: 62: + IC(1.293 ns) + CELL(0.621 ns) = 45.524 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 45.610 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~5'
        Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 45.696 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[4]~7'
        Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 46.202 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[5]~8'
        Info: 66: + IC(0.903 ns) + CELL(0.624 ns) = 47.729 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[82]~294'
        Info: 67: + IC(0.912 ns) + CELL(0.206 ns) = 48.847 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~5'
        Info: 68: + IC(1.321 ns) + CELL(0.206 ns) = 50.374 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~6'
        Info: 69: + IC(0.605 ns) + CELL(0.206 ns) = 51.185 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~7'
        Info: 70: + IC(0.187 ns) + CELL(0.624 ns) = 51.996 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~8'
        Info: 71: + IC(0.000 ns) + CELL(0.108 ns) = 52.104 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ADC_TLC549:inst2|segdata[1]~reg0'
        Info: Total cell delay = 23.846 ns ( 45.77 % )
        Info: Total interconnect delay = 28.258 ns ( 54.23 % )
Info: Estimated most critical path is register to register delay of 52.104 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y10; Fanout = 16; REG Node = 'ADC_TLC549:inst2|tenvalue[13]'
    Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[1]~1'
    Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[2]~3'
    Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[3]~5'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[4]~7'
    Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.033 ns; Loc. = LAB_X18_Y10; Fanout = 13; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_4_result_int[5]~8'
    Info: 7: + IC(0.494 ns) + CELL(0.624 ns) = 3.151 ns; Loc. = LAB_X17_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[22]~122'
    Info: 8: + IC(0.885 ns) + CELL(0.621 ns) = 4.657 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[3]~5'
    Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.743 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[4]~7'
    Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 5.249 ns; Loc. = LAB_X18_Y10; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_5_result_int[5]~8'
    Info: 11: + IC(1.321 ns) + CELL(0.206 ns) = 6.776 ns; Loc. = LAB_X19_Y11; Fanout = 3; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[27]~297'
    Info: 12: + IC(1.250 ns) + CELL(0.621 ns) = 8.647 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~5'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 8.733 ns; Loc. = LAB_X17_Y11; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~7'
    Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.239 ns; Loc. = LAB_X17_Y11; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~8'
    Info: 15: + IC(0.859 ns) + CELL(0.624 ns) = 10.722 ns; Loc. = LAB_X19_Y11; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[31]~103'
    Info: 16: + IC(0.885 ns) + CELL(0.621 ns) = 12.228 ns; Loc. = LAB_X18_Y11; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[2]~3'
    Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.314 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~5'
    Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 12.400 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~7'
    Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 12.906 ns; Loc. = LAB_X18_Y11; Fanout = 14; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Div0|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~8'
    Info: 20: + IC(1.686 ns) + CELL(0.202 ns) = 14.794 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[35]~94'
    Info: 21: + IC(0.578 ns) + CELL(0.621 ns) = 15.993 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[1]~1'
    Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 16.079 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~3'
    Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 16.165 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~5'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 16.251 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~7'
    Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 16.757 ns; Loc. = LAB_X20_Y10; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~8'
    Info: 26: + IC(0.467 ns) + CELL(0.651 ns) = 17.875 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[40]~84'
    Info: 27: + IC(0.578 ns) + CELL(0.621 ns) = 19.074 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[1]~1'
    Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.160 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~3'
    Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.246 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~5'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 19.332 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~7'
    Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 19.838 ns; Loc. = LAB_X19_Y10; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~8'
    Info: 32: + IC(1.157 ns) + CELL(0.370 ns) = 21.365 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[46]~305'
    Info: 33: + IC(1.294 ns) + CELL(0.621 ns) = 23.280 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~3'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 23.366 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~5'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 23.452 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~7'
    Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 23.958 ns; Loc. = LAB_X19_Y10; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~8'
    Info: 37: + IC(1.157 ns) + CELL(0.370 ns) = 25.485 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[51]~306'
    Info: 38: + IC(0.885 ns) + CELL(0.621 ns) = 26.991 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~3'
    Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 27.077 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~5'
    Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 27.163 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~7'
    Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 27.669 ns; Loc. = LAB_X20_Y9; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~8'
    Info: 42: + IC(0.748 ns) + CELL(0.370 ns) = 28.787 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[56]~307'
    Info: 43: + IC(0.885 ns) + CELL(0.621 ns) = 30.293 ns; Loc. = LAB_X20_Y9; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~3'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 30.379 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~5'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 30.465 ns; Loc. = LAB_X20_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~7'
    Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 30.971 ns; Loc. = LAB_X20_Y9; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~8'
    Info: 47: + IC(1.166 ns) + CELL(0.370 ns) = 32.507 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[61]~308'
    Info: 48: + IC(0.885 ns) + CELL(0.621 ns) = 34.013 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[2]~3'
    Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 34.099 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~5'
    Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 34.185 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~7'
    Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 34.691 ns; Loc. = LAB_X19_Y7; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~8'
    Info: 52: + IC(1.321 ns) + CELL(0.202 ns) = 36.214 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[68]~36'
    Info: 53: + IC(1.321 ns) + CELL(0.596 ns) = 38.131 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[4]~7'
    Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 38.637 ns; Loc. = LAB_X19_Y7; Fanout = 10; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_14_result_int[5]~8'
    Info: 55: + IC(0.832 ns) + CELL(0.651 ns) = 40.120 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[70]~24'
    Info: 56: + IC(0.578 ns) + CELL(0.621 ns) = 41.319 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[1]~1'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 41.405 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[2]~3'
    Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 41.491 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[3]~5'
    Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 41.577 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[4]~7'
    Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 42.083 ns; Loc. = LAB_X21_Y7; Fanout = 8; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_15_result_int[5]~8'
    Info: 61: + IC(1.157 ns) + CELL(0.370 ns) = 43.610 ns; Loc. = LAB_X22_Y8; Fanout = 4; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[76]~311'
    Info: 62: + IC(1.293 ns) + CELL(0.621 ns) = 45.524 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[2]~3'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 45.610 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[3]~5'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 45.696 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[4]~7'
    Info: 65: + IC(0.000 ns) + CELL(0.506 ns) = 46.202 ns; Loc. = LAB_X21_Y7; Fanout = 4; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_16_result_int[5]~8'
    Info: 66: + IC(0.903 ns) + CELL(0.624 ns) = 47.729 ns; Loc. = LAB_X22_Y8; Fanout = 8; COMB Node = 'ADC_TLC549:inst2|lpm_divide:Mod0|lpm_divide_k6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[82]~294'
    Info: 67: + IC(0.912 ns) + CELL(0.206 ns) = 48.847 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~5'
    Info: 68: + IC(1.321 ns) + CELL(0.206 ns) = 50.374 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~6'
    Info: 69: + IC(0.605 ns) + CELL(0.206 ns) = 51.185 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~7'
    Info: 70: + IC(0.187 ns) + CELL(0.624 ns) = 51.996 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'ADC_TLC549:inst2|Mux15~8'
    Info: 71: + IC(0.000 ns) + CELL(0.108 ns) = 52.104 ns; Loc. = LAB_X21_Y9; Fanout = 1; REG Node = 'ADC_TLC549:inst2|segdata[1]~reg0'
    Info: Total cell delay = 23.846 ns ( 45.77 % )
    Info: Total interconnect delay = 28.258 ns ( 54.23 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 16 output pins without output pin load capacitance assignment
    Info: Pin "segdata[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segdata[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "txd" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ioclk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "cs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segcs[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segcs[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segcs[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "segcs[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Generated suppressed messages file G:/project/电压表与串口通信/project/uart.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Fri Jun 06 10:57:47 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/project/电压表与串口通信/project/uart.fit.smsg.


