Source Block: serv/rtl/serv_mpram.v@68:78@HdlIdDef
   assign waddr[2:0] = wcnt_hi;

   wire 	     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);

   reg 		     trap_r;
   reg 		     trap_2r;
   reg 		     trap_3r;

   always @(posedge i_clk) begin
      trap_r <= i_trap;
      trap_2r <= trap_r;

Diff Content:
- 73    reg 		     trap_2r;

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_mpram.v@63:73

//   assign waddr[8] = wcnt_lo[1] | i_trap;
//   assign waddr[7:5] = (wcnt_lo[1] | i_trap) ? 3'b000 : rd_waddr[4:2];
//   assign waddr[4:3] = wcnt_lo[0] ? (i_trap ? CSR_MTVAL : rd_waddr[1:0]) :
//		                    (i_trap ? CSR_MEPC  : i_csr_addr);
   assign waddr[2:0] = wcnt_hi;

   wire 	     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);

   reg 		     trap_r;
   reg 		     trap_2r;

Clone Blocks 2:
serv/rtl/serv_mpram.v@67:77
//		                    (i_trap ? CSR_MEPC  : i_csr_addr);
   assign waddr[2:0] = wcnt_hi;

   wire 	     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);

   reg 		     trap_r;
   reg 		     trap_2r;
   reg 		     trap_3r;

   always @(posedge i_clk) begin
      trap_r <= i_trap;

Clone Blocks 3:
serv/rtl/serv_mpram.v@69:79

   wire 	     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);

   reg 		     trap_r;
   reg 		     trap_2r;
   reg 		     trap_3r;

   always @(posedge i_clk) begin
      trap_r <= i_trap;
      trap_2r <= trap_r;
      trap_3r <= trap_2r;

Clone Blocks 4:
serv/rtl/serv_mpram.v@65:75
//   assign waddr[7:5] = (wcnt_lo[1] | i_trap) ? 3'b000 : rd_waddr[4:2];
//   assign waddr[4:3] = wcnt_lo[0] ? (i_trap ? CSR_MTVAL : rd_waddr[1:0]) :
//		                    (i_trap ? CSR_MEPC  : i_csr_addr);
   assign waddr[2:0] = wcnt_hi;

   wire 	     wgo = !(|wcnt_lo) & ((i_run & (i_rd_wen | i_csr_en)) | i_trap);

   reg 		     trap_r;
   reg 		     trap_2r;
   reg 		     trap_3r;


