module EX_MEM_Reg(clk,);
input clk;
/*
control signals
branch address
ALU res
ZF
mem write data
reg dest
*/

always @(posedge clk) begin
PC_4_out <= PC_4_temp;
instruction_out <= instruction_temp;
end

always @(negedge clk) begin
PC_4_temp <= PC_4_in;
instruction_temp <= instruction_in;
end
endmodule