# Created from RP2040.svd (Rev 0)
'@schemaVersion': '1.1'
'@xmlns:xs': http://www.w3.org/2001/XMLSchema-instance
'@xs:noNamespaceSchemaLocation': CMSIS-SVD.xsd
vendor: Raspberry Pi
name: RP2040
series: RP
version: '0.1'
description: "Dual-core Arm Cortex-M0+ processor, flexible clock running up to 133
  MHz\n        264KB on-chip SRAM\n        2 x UART, 2 x SPI controllers, 2 x I2C
  controllers, 16 x PWM channels\n        1 x USB 1.1 controller and PHY, with host
  and device support\n        8 x Programmable I/O (PIO) state machines for custom
  peripheral support\n        Supported input power 1.8-5.5V DC\n        Operating
  temperature -20C to +85C\n        Drag-and-drop programming using mass storage over
  USB\n        Low-power sleep and dormant modes\n        Accurate on-chip clock\n\
  \        Temperature sensor\n        Accelerated integer and floating-point libraries
  on-chip"
width: 32
size: 32
resetMask: 4294967295
resetValue: 0
access: read-write
licenseText: "Copyright (c) 2024 Raspberry Pi Ltd.\n\n        SPDX-License-Identifier:
  BSD-3-Clause"
cpu:
  name: CM0PLUS
  revision: r0p1
  endian: little
  mpuPresent: true
  fpuPresent: true
  vtorPresent: '1'
  nvicPrioBits: 2
  vendorSystickConfig: true
  deviceNumInterrupts: '26'
addressUnitBits: 8
interruptOffset: 16
interrupts:
  16:
    - TIMER.TIMER_IRQ_0
  17:
    - TIMER.TIMER_IRQ_1
  18:
    - TIMER.TIMER_IRQ_2
  19:
    - TIMER.TIMER_IRQ_3
  20:
    - PWM.PWM_IRQ_WRAP
  21:
    - USB.USBCTRL_IRQ
  22:
    - XIP_CTRL.XIP_IRQ
  23:
    - PIO0.IRQ_0
  24:
    - PIO0.IRQ_1
  25:
    - PIO1.IRQ_0
  26:
    - PIO1.IRQ_1
  27:
    - DMA.DMA_IRQ_0
  28:
    - DMA.DMA_IRQ_1
  29:
    - IO_BANK0.IO_IRQ_BANK0
  30:
    - IO_QSPI.IO_IRQ_QSPI
  31:
    - SIO.SIO_IRQ_PROC0
  32:
    - SIO.SIO_IRQ_PROC1
  33:
    - CLOCKS.CLOCKS_IRQ
  34:
    - SPI0.IRQ
  35:
    - SPI1.IRQ
  36:
    - UART0.IRQ
  37:
    - UART1.IRQ
  38:
    - ADC.ADC_IRQ_FIFO
  39:
    - I2C0.IRQ
  40:
    - I2C1.IRQ
  41:
    - RTC.RTC_IRQ
instances:
  RESETS:
    id: 0
    baseAddress: 1073790976
    interrupts: []
    parameters: []
    model: RESETS
    version:
    description:
  PSM:
    id: 1
    baseAddress: 1073807360
    interrupts: []
    parameters: []
    model: PSM
    version:
    description:
  CLOCKS:
    id: 2
    baseAddress: 1073774592
    interrupts:
      - name: CLOCKS_IRQ
        value: 17
    parameters: []
    model: CLOCKS
    version:
    description:
  PADS_BANK0:
    id: 3
    baseAddress: 1073856512
    interrupts: []
    parameters: []
    model: PADS_BANK0
    version:
    description:
  PADS_QSPI:
    id: 4
    baseAddress: 1073872896
    interrupts: []
    parameters: []
    model: PADS_QSPI
    version:
    description:
  IO_QSPI:
    id: 5
    baseAddress: 1073840128
    interrupts:
      - name: IO_IRQ_QSPI
        value: 14
    parameters: []
    model: IO_QSPI
    version:
    description:
  IO_BANK0:
    id: 6
    baseAddress: 1073823744
    interrupts:
      - name: IO_IRQ_BANK0
        value: 13
    parameters: []
    model: IO_BANK0
    version:
    description:
  SYSINFO:
    id: 7
    baseAddress: 1073741824
    interrupts: []
    parameters: []
    model: SYSINFO
    version:
    description:
  PPB:
    id: 8
    baseAddress: 3758096384
    interrupts: []
    parameters: []
    model: PPB
    version:
    description:
  SSI:
    id: 9
    baseAddress: 402653184
    interrupts: []
    parameters: []
    model: SSI
    version:
    description: "DW_apb_ssi has the following features: \n            * APB interface
      – Allows for easy integration into a DesignWare Synthesizable Components for
      AMBA 2 implementation. \n            * APB3 and APB4 protocol support. \n  \
      \          * Scalable APB data bus width – Supports APB data bus widths of 8,
      16, and 32 bits. \n            * Serial-master or serial-slave operation – Enables
      serial communication with serial-master or serial-slave peripheral devices.\
      \ \n            * Programmable Dual/Quad/Octal SPI support in Master Mode. \n\
      \            * Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables
      the DW_apb_ssi master to perform operations with the device in DDR and RDS modes
      when working in Dual/Quad/Octal mode of operation. \n            * Data Mask
      Support - Enables the DW_apb_ssi to selectively update the bytes in the device.
      This feature is applicable only in enhanced SPI modes. \n            * eXecute-In-Place
      (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O
      and fetches the data from the device based on the APB read request. This feature
      is applicable only in enhanced SPI modes. \n            * DMA Controller Interface
      – Enables the DW_apb_ssi to interface to a DMA controller over the bus using
      a handshaking interface for transfer requests. \n            * Independent masking
      of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty,
      receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts
      can all be masked independently. \n            * Multi-master contention detection
      – Informs the processor of multiple serial-master accesses on the serial bus.\
      \ \n            * Bypass of meta-stability flip-flops for synchronous clocks
      – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous,
      meta-stable flip-flops are not used when transferring control signals across
      these clock domains. \n            * Programmable delay on the sample time of
      the received serial data bit (rxd); enables programmable control of routing
      delays resulting in higher serial data-bit rates. \n            * Programmable
      features: \n            - Serial interface operation – Choice of Motorola SPI,
      Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.\
      \ \n            - Clock bit-rate – Dynamic control of the serial bit rate of
      the data transfer; used in only serial-master mode of operation. \n        \
      \    - Data Item size (4 to 32 bits) – Item size of each data transfer under
      the control of the programmer. \n            * Configured features: \n     \
      \       - FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits. \n\
      \            - 1 slave select output. \n            - Hardware slave-select
      – Dedicated hardware slave-select line. \n            - Combined interrupt line
      - one combined interrupt line from the DW_apb_ssi to the interrupt controller.\
      \ \n            - Interrupt polarity – active high interrupt lines. \n     \
      \       - Serial clock polarity – low serial-clock polarity directly after reset.\
      \ \n            - Serial clock phase – capture on first edge of serial-clock
      directly after reset."
  XIP_CTRL:
    id: 10
    baseAddress: 335544320
    interrupts:
      - name: XIP_IRQ
        value: 6
    parameters: []
    model: XIP_CTRL
    version:
    description: QSPI flash execute-in-place block
  SYSCFG:
    id: 11
    baseAddress: 1073758208
    interrupts: []
    parameters: []
    model: SYSCFG
    version:
    description: Register block for various chip control signals
  XOSC:
    id: 12
    baseAddress: 1073889280
    interrupts: []
    parameters: []
    model: XOSC
    version:
    description: Controls the crystal oscillator
  PLL_SYS:
    id: 13
    baseAddress: 1073905664
    interrupts: []
    parameters: []
    model: PLL
    version:
    description:
  PLL_USB:
    id: 14
    baseAddress: 1073922048
    interrupts: []
    parameters: []
    model: PLL
    version:
    description:
  UART0:
    id: 15
    baseAddress: 1073954816
    interrupts:
      - name: IRQ
        value: 20
    parameters: []
    model: UART
    version:
    description:
  UART1:
    id: 16
    baseAddress: 1073971200
    interrupts:
      - name: IRQ
        value: 21
    parameters: []
    model: UART
    version:
    description:
  ROSC:
    id: 17
    baseAddress: 1074135040
    interrupts: []
    parameters: []
    model: ROSC
    version:
    description:
  WATCHDOG:
    id: 18
    baseAddress: 1074102272
    interrupts: []
    parameters: []
    model: WATCHDOG
    version:
    description:
  DMA:
    id: 19
    baseAddress: 1342177280
    interrupts:
      - name: DMA_IRQ_0
        value: 11
      - name: DMA_IRQ_1
        value: 12
    parameters: []
    model: DMA
    version:
    description: DMA with separate read and write masters
  TIMER:
    id: 20
    baseAddress: 1074085888
    interrupts:
      - name: TIMER_IRQ_0
        value: 0
      - name: TIMER_IRQ_1
        value: 1
      - name: TIMER_IRQ_2
        value: 2
      - name: TIMER_IRQ_3
        value: 3
    parameters: []
    model: TIMER
    version:
    description: "Controls time and alarms \n            time is a 64 bit value indicating
      the time in usec since power-on \n            timeh is the top 32 bits of time
      & timel is the bottom 32 bits \n            to change time write to timelw before
      timehw \n            to read time read from timelr before timehr \n        \
      \    An alarm is set by setting alarm_enable and writing to the corresponding
      alarm register \n            When an alarm is pending, the corresponding alarm_running
      signal will be high \n            An alarm can be cancelled before it has finished
      by clearing the alarm_enable \n            When an alarm fires, the corresponding
      alarm_irq is set and alarm_running is cleared \n            To clear the interrupt
      write a 1 to the corresponding alarm_irq"
  PWM:
    id: 21
    baseAddress: 1074069504
    interrupts:
      - name: PWM_IRQ_WRAP
        value: 4
    parameters: []
    model: PWM
    version:
    description: Simple PWM
  ADC:
    id: 22
    baseAddress: 1074053120
    interrupts:
      - name: ADC_IRQ_FIFO
        value: 22
    parameters: []
    model: ADC
    version:
    description: Control and data interface to SAR ADC
  I2C0:
    id: 23
    baseAddress: 1074020352
    interrupts:
      - name: IRQ
        value: 23
    parameters: []
    model: I2C
    version:
    description: "DW_apb_i2c address block\n\n            List of configuration constants
      for the Synopsys I2C hardware (you may see references to these in I2C register
      header; these are *fixed* values, set at hardware design time):\n\n        \
      \    IC_ULTRA_FAST_MODE ................ 0x0 \n            IC_UFM_TBUF_CNT_DEFAULT
      ........... 0x8 \n            IC_UFM_SCL_LOW_COUNT .............. 0x0008 \n\
      \            IC_UFM_SCL_HIGH_COUNT ............. 0x0006 \n            IC_TX_TL
      .......................... 0x0 \n            IC_TX_CMD_BLOCK ...................
      0x1 \n            IC_HAS_DMA ........................ 0x1 \n            IC_HAS_ASYNC_FIFO
      ................. 0x0 \n            IC_SMBUS_ARP ...................... 0x0\
      \ \n            IC_FIRST_DATA_BYTE_STATUS ......... 0x1 \n            IC_INTR_IO
      ........................ 0x1 \n            IC_MASTER_MODE ....................
      0x1 \n            IC_DEFAULT_ACK_GENERAL_CALL ....... 0x1 \n            IC_INTR_POL
      ....................... 0x1 \n            IC_OPTIONAL_SAR ...................
      0x0 \n            IC_DEFAULT_TAR_SLAVE_ADDR ......... 0x055 \n            IC_DEFAULT_SLAVE_ADDR
      ............. 0x055 \n            IC_DEFAULT_HS_SPKLEN .............. 0x1 \n\
      \            IC_FS_SCL_HIGH_COUNT .............. 0x0006 \n            IC_HS_SCL_LOW_COUNT
      ............... 0x0008 \n            IC_DEVICE_ID_VALUE ................ 0x0\
      \ \n            IC_10BITADDR_MASTER ............... 0x0 \n            IC_CLK_FREQ_OPTIMIZATION
      .......... 0x0 \n            IC_DEFAULT_FS_SPKLEN .............. 0x7 \n    \
      \        IC_ADD_ENCODED_PARAMS ............. 0x0 \n            IC_DEFAULT_SDA_HOLD
      ............... 0x000001 \n            IC_DEFAULT_SDA_SETUP .............. 0x64\
      \ \n            IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT . 0x0 \n            IC_CLOCK_PERIOD
      ................... 100 \n            IC_EMPTYFIFO_HOLD_MASTER_EN ....... 1\
      \ \n            IC_RESTART_EN ..................... 0x1 \n            IC_TX_CMD_BLOCK_DEFAULT
      ........... 0x0 \n            IC_BUS_CLEAR_FEATURE .............. 0x0 \n   \
      \         IC_CAP_LOADING .................... 100 \n            IC_FS_SCL_LOW_COUNT
      ............... 0x000d \n            APB_DATA_WIDTH .................... 32\
      \ \n            IC_SDA_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n          \
      \  IC_SLV_DATA_NACK_ONLY ............. 0x1 \n            IC_10BITADDR_SLAVE
      ................ 0x0 \n            IC_CLK_TYPE ....................... 0x0 \n\
      \            IC_SMBUS_UDID_MSB ................. 0x0 \n            IC_SMBUS_SUSPEND_ALERT
      ............ 0x0 \n            IC_HS_SCL_HIGH_COUNT .............. 0x0006 \n\
      \            IC_SLV_RESTART_DET_EN ............. 0x1 \n            IC_SMBUS
      .......................... 0x0 \n            IC_OPTIONAL_SAR_DEFAULT ...........
      0x0 \n            IC_PERSISTANT_SLV_ADDR_DEFAULT .... 0x0 \n            IC_USE_COUNTS
      ..................... 0x0 \n            IC_RX_BUFFER_DEPTH ................
      16 \n            IC_SCL_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n         \
      \   IC_RX_FULL_HLD_BUS_EN ............. 0x1 \n            IC_SLAVE_DISABLE ..................
      0x1 \n            IC_RX_TL .......................... 0x0 \n            IC_DEVICE_ID
      ...................... 0x0 \n            IC_HC_COUNT_VALUES ................
      0x0 \n            I2C_DYNAMIC_TAR_UPDATE ............ 0 \n            IC_SMBUS_CLK_LOW_MEXT_DEFAULT
      ..... 0xffffffff \n            IC_SMBUS_CLK_LOW_SEXT_DEFAULT ..... 0xffffffff\
      \ \n            IC_HS_MASTER_CODE ................. 0x1 \n            IC_SMBUS_RST_IDLE_CNT_DEFAULT
      ..... 0xffff \n            IC_SMBUS_UDID_LSB_DEFAULT ......... 0xffffffff \n\
      \            IC_SS_SCL_HIGH_COUNT .............. 0x0028 \n            IC_SS_SCL_LOW_COUNT
      ............... 0x002f \n            IC_MAX_SPEED_MODE ................. 0x2\
      \ \n            IC_STAT_FOR_CLK_STRETCH ........... 0x0 \n            IC_STOP_DET_IF_MASTER_ACTIVE
      ...... 0x0 \n            IC_DEFAULT_UFM_SPKLEN ............. 0x1 \n        \
      \    IC_TX_BUFFER_DEPTH ................ 16"
  I2C1:
    id: 24
    baseAddress: 1074036736
    interrupts:
      - name: IRQ
        value: 24
    parameters: []
    model: I2C
    version:
    description: "DW_apb_i2c address block\n\n            List of configuration constants
      for the Synopsys I2C hardware (you may see references to these in I2C register
      header; these are *fixed* values, set at hardware design time):\n\n        \
      \    IC_ULTRA_FAST_MODE ................ 0x0 \n            IC_UFM_TBUF_CNT_DEFAULT
      ........... 0x8 \n            IC_UFM_SCL_LOW_COUNT .............. 0x0008 \n\
      \            IC_UFM_SCL_HIGH_COUNT ............. 0x0006 \n            IC_TX_TL
      .......................... 0x0 \n            IC_TX_CMD_BLOCK ...................
      0x1 \n            IC_HAS_DMA ........................ 0x1 \n            IC_HAS_ASYNC_FIFO
      ................. 0x0 \n            IC_SMBUS_ARP ...................... 0x0\
      \ \n            IC_FIRST_DATA_BYTE_STATUS ......... 0x1 \n            IC_INTR_IO
      ........................ 0x1 \n            IC_MASTER_MODE ....................
      0x1 \n            IC_DEFAULT_ACK_GENERAL_CALL ....... 0x1 \n            IC_INTR_POL
      ....................... 0x1 \n            IC_OPTIONAL_SAR ...................
      0x0 \n            IC_DEFAULT_TAR_SLAVE_ADDR ......... 0x055 \n            IC_DEFAULT_SLAVE_ADDR
      ............. 0x055 \n            IC_DEFAULT_HS_SPKLEN .............. 0x1 \n\
      \            IC_FS_SCL_HIGH_COUNT .............. 0x0006 \n            IC_HS_SCL_LOW_COUNT
      ............... 0x0008 \n            IC_DEVICE_ID_VALUE ................ 0x0\
      \ \n            IC_10BITADDR_MASTER ............... 0x0 \n            IC_CLK_FREQ_OPTIMIZATION
      .......... 0x0 \n            IC_DEFAULT_FS_SPKLEN .............. 0x7 \n    \
      \        IC_ADD_ENCODED_PARAMS ............. 0x0 \n            IC_DEFAULT_SDA_HOLD
      ............... 0x000001 \n            IC_DEFAULT_SDA_SETUP .............. 0x64\
      \ \n            IC_AVOID_RX_FIFO_FLUSH_ON_TX_ABRT . 0x0 \n            IC_CLOCK_PERIOD
      ................... 100 \n            IC_EMPTYFIFO_HOLD_MASTER_EN ....... 1\
      \ \n            IC_RESTART_EN ..................... 0x1 \n            IC_TX_CMD_BLOCK_DEFAULT
      ........... 0x0 \n            IC_BUS_CLEAR_FEATURE .............. 0x0 \n   \
      \         IC_CAP_LOADING .................... 100 \n            IC_FS_SCL_LOW_COUNT
      ............... 0x000d \n            APB_DATA_WIDTH .................... 32\
      \ \n            IC_SDA_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n          \
      \  IC_SLV_DATA_NACK_ONLY ............. 0x1 \n            IC_10BITADDR_SLAVE
      ................ 0x0 \n            IC_CLK_TYPE ....................... 0x0 \n\
      \            IC_SMBUS_UDID_MSB ................. 0x0 \n            IC_SMBUS_SUSPEND_ALERT
      ............ 0x0 \n            IC_HS_SCL_HIGH_COUNT .............. 0x0006 \n\
      \            IC_SLV_RESTART_DET_EN ............. 0x1 \n            IC_SMBUS
      .......................... 0x0 \n            IC_OPTIONAL_SAR_DEFAULT ...........
      0x0 \n            IC_PERSISTANT_SLV_ADDR_DEFAULT .... 0x0 \n            IC_USE_COUNTS
      ..................... 0x0 \n            IC_RX_BUFFER_DEPTH ................
      16 \n            IC_SCL_STUCK_TIMEOUT_DEFAULT ...... 0xffffffff \n         \
      \   IC_RX_FULL_HLD_BUS_EN ............. 0x1 \n            IC_SLAVE_DISABLE ..................
      0x1 \n            IC_RX_TL .......................... 0x0 \n            IC_DEVICE_ID
      ...................... 0x0 \n            IC_HC_COUNT_VALUES ................
      0x0 \n            I2C_DYNAMIC_TAR_UPDATE ............ 0 \n            IC_SMBUS_CLK_LOW_MEXT_DEFAULT
      ..... 0xffffffff \n            IC_SMBUS_CLK_LOW_SEXT_DEFAULT ..... 0xffffffff\
      \ \n            IC_HS_MASTER_CODE ................. 0x1 \n            IC_SMBUS_RST_IDLE_CNT_DEFAULT
      ..... 0xffff \n            IC_SMBUS_UDID_LSB_DEFAULT ......... 0xffffffff \n\
      \            IC_SS_SCL_HIGH_COUNT .............. 0x0028 \n            IC_SS_SCL_LOW_COUNT
      ............... 0x002f \n            IC_MAX_SPEED_MODE ................. 0x2\
      \ \n            IC_STAT_FOR_CLK_STRETCH ........... 0x0 \n            IC_STOP_DET_IF_MASTER_ACTIVE
      ...... 0x0 \n            IC_DEFAULT_UFM_SPKLEN ............. 0x1 \n        \
      \    IC_TX_BUFFER_DEPTH ................ 16"
  SPI0:
    id: 25
    baseAddress: 1073987584
    interrupts:
      - name: IRQ
        value: 18
    parameters: []
    model: SPI
    version:
    description:
  SPI1:
    id: 26
    baseAddress: 1074003968
    interrupts:
      - name: IRQ
        value: 19
    parameters: []
    model: SPI
    version:
    description:
  PIO0:
    id: 27
    baseAddress: 1344274432
    interrupts:
      - name: IRQ_0
        value: 7
      - name: IRQ_1
        value: 8
    parameters: []
    model: PIO
    version:
    description: Programmable IO block
  PIO1:
    id: 28
    baseAddress: 1345323008
    interrupts:
      - name: IRQ_0
        value: 9
      - name: IRQ_1
        value: 10
    parameters: []
    model: PIO
    version:
    description: Programmable IO block
  BUSCTRL:
    id: 29
    baseAddress: 1073938432
    interrupts: []
    parameters: []
    model: BUSCTRL
    version:
    description: Register block for busfabric control signals and performance 
      counters
  SIO:
    id: 30
    baseAddress: 3489660928
    interrupts:
      - name: SIO_IRQ_PROC0
        value: 15
      - name: SIO_IRQ_PROC1
        value: 16
    parameters: []
    model: SIO
    version:
    description: "Single-cycle IO block \n            Provides core-local and inter-core
      hardware for the two processors, with single-cycle access."
  USB:
    id: 31
    baseAddress: 1343291392
    interrupts:
      - name: USBCTRL_IRQ
        value: 5
    parameters: []
    model: USB
    version:
    description: USB FS/LS controller device registers
  VREG_AND_CHIP_RESET:
    id: 32
    baseAddress: 1074151424
    interrupts: []
    parameters: []
    model: VREG_AND_CHIP_RESET
    version:
    description: control and status for on-chip voltage regulator and chip level
      reset subsystem
  TBMAN:
    id: 33
    baseAddress: 1074184192
    interrupts: []
    parameters: []
    model: TBMAN
    version:
    description: Testbench manager. Allows the programmer to know what platform 
      their software is running on.
  USB_DPRAM:
    id: 34
    baseAddress: 1343225856
    interrupts: []
    parameters: []
    model: USB_DPRAM
    version:
    description: DPRAM layout for USB device.
