TimeQuest Timing Analyzer report for orpsoc_top
Fri Jan 23 22:03:20 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Output Enable Times
 89. Minimum Output Enable Times
 90. Output Disable Times
 91. Minimum Output Disable Times
 92. Fast 1200mV 0C Model Metastability Report
 93. Multicorner Timing Analysis Summary
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Board Trace Model Assignments
 99. Input Transition Times
100. Signal Integrity Metrics (Slow 1200mv 0c Model)
101. Signal Integrity Metrics (Slow 1200mv 85c Model)
102. Signal Integrity Metrics (Fast 1200mv 0c Model)
103. Setup Transfers
104. Hold Transfers
105. Recovery Transfers
106. Removal Transfers
107. Report TCCS
108. Report RSKM
109. Unconstrained Paths
110. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; orpsoc_top                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.62        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; orpsoc_top.sdc ; OK     ; Fri Jan 23 22:03:00 2015 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { altera_reserved_tck }                                      ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk_pad_i ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0] ; { clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk_pad_i                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                            ; { sys_clk_pad_i }                                            ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 42.51 MHz  ; 42.51 MHz       ; altera_reserved_tck                                      ;      ;
; 51.9 MHz   ; 51.9 MHz        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 101.69 MHz ; 101.69 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.166  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.734  ; 0.000         ;
; altera_reserved_tck                                      ; 38.238 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.223 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.250 ; 0.000         ;
; altera_reserved_tck                                      ; 0.392 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.987  ; 0.000         ;
; altera_reserved_tck                                      ; 48.110 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.229 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.037 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.615  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.616  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.815  ; 0.000         ;
; altera_reserved_tck                                      ; 49.719 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.166 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.767      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.272 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.661      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.453      ;
; 0.648 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.665      ;
; 0.714 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 9.220      ;
; 0.740 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.180      ;
; 0.740 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.180      ;
; 0.740 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.180      ;
; 0.746 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.567      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.752 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.562      ;
; 0.754 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.559      ;
; 0.814 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 9.120      ;
; 0.820 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 9.114      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.831 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.104      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.074      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.074      ;
; 0.846 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 9.074      ;
; 0.852 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.461      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.858 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.456      ;
; 0.882 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 9.051      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.889 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.032      ;
; 0.920 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 9.014      ;
; 0.962 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.351      ;
; 0.988 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 8.945      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 0.995 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.926      ;
; 1.028 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.906      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.038 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.897      ;
; 1.054 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.866      ;
; 1.054 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.866      ;
; 1.054 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 8.866      ;
; 1.060 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 9.253      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.066 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 9.248      ;
; 1.128 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.806      ;
; 1.196 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 8.737      ;
; 1.202 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.733      ;
; 1.202 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.733      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.734 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.400     ; 18.864     ;
; 0.773 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 18.850     ;
; 0.897 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 18.726     ;
; 0.989 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 18.944     ;
; 1.010 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.351     ; 18.637     ;
; 1.012 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 18.921     ;
; 1.028 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.930     ;
; 1.051 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.907     ;
; 1.094 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 18.508     ;
; 1.109 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 18.484     ;
; 1.118 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 18.765     ;
; 1.147 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 18.497     ;
; 1.148 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.380     ; 18.470     ;
; 1.152 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.806     ;
; 1.153 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.357     ; 18.488     ;
; 1.157 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 18.751     ;
; 1.172 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.370     ; 18.456     ;
; 1.172 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 18.453     ;
; 1.175 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.783     ;
; 1.241 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.360     ; 18.397     ;
; 1.265 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 18.717     ;
; 1.272 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.380     ; 18.346     ;
; 1.281 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 18.627     ;
; 1.288 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 18.694     ;
; 1.325 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 18.298     ;
; 1.325 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.385     ; 18.288     ;
; 1.328 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 18.605     ;
; 1.349 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.027      ; 18.676     ;
; 1.349 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.588     ;
; 1.356 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.354     ; 18.288     ;
; 1.367 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.591     ;
; 1.372 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.565     ;
; 1.373 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 18.259     ;
; 1.373 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.377     ; 18.248     ;
; 1.385 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.356     ; 18.257     ;
; 1.391 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 18.211     ;
; 1.391 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.396     ; 18.211     ;
; 1.394 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 18.538     ;
; 1.401 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.377     ; 18.220     ;
; 1.402 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 18.577     ;
; 1.408 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 18.568     ;
; 1.413 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 18.212     ;
; 1.425 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 18.554     ;
; 1.427 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 18.536     ;
; 1.427 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 18.533     ;
; 1.431 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 18.545     ;
; 1.450 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 18.513     ;
; 1.450 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 18.510     ;
; 1.460 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 18.163     ;
; 1.467 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.373     ; 18.158     ;
; 1.469 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.401     ; 18.128     ;
; 1.474 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.360     ; 18.164     ;
; 1.478 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 18.409     ;
; 1.491 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.467     ;
; 1.496 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 18.477     ;
; 1.497 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 18.375     ;
; 1.519 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.025     ; 18.454     ;
; 1.522 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.359     ; 18.117     ;
; 1.528 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.362     ; 18.108     ;
; 1.531 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 18.398     ;
; 1.536 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 18.361     ;
; 1.537 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 18.389     ;
; 1.547 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.375     ; 18.076     ;
; 1.547 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.378     ; 18.073     ;
; 1.553 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 18.359     ;
; 1.556 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 18.357     ;
; 1.556 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 18.354     ;
; 1.567 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.362     ; 18.069     ;
; 1.580 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.378     ;
; 1.580 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 18.368     ;
; 1.585 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.357     ; 18.056     ;
; 1.592 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.345     ;
; 1.603 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 18.355     ;
; 1.603 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 18.345     ;
; 1.604 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 18.378     ;
; 1.604 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.362      ; 18.756     ;
; 1.611 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 18.368     ;
; 1.616 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.365     ; 18.017     ;
; 1.625 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 18.298     ;
; 1.627 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.362      ; 18.733     ;
; 1.628 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 18.339     ;
; 1.628 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 18.328     ;
; 1.634 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.019     ; 18.345     ;
; 1.646 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.291     ;
; 1.646 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.291     ;
; 1.647 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.377     ; 17.974     ;
; 1.651 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 18.316     ;
; 1.651 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 18.305     ;
; 1.656 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 18.300     ;
; 1.660 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 18.237     ;
; 1.668 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 18.292     ;
; 1.669 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.268     ;
; 1.669 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.268     ;
; 1.671 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 17.948     ;
; 1.671 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.379     ; 17.948     ;
; 1.677 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.357     ; 17.964     ;
; 1.679 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 18.277     ;
; 1.688 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 18.249     ;
; 1.691 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 18.269     ;
; 1.699 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.366     ; 17.933     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.238 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 11.671     ;
; 38.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 11.637     ;
; 38.479 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 11.442     ;
; 38.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 11.366     ;
; 38.587 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 11.341     ;
; 38.697 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 11.212     ;
; 38.715 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 11.206     ;
; 38.776 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 11.139     ;
; 38.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 11.139     ;
; 38.909 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 11.002     ;
; 38.958 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.953     ;
; 38.982 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.929     ;
; 38.984 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 10.937     ;
; 38.991 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 10.924     ;
; 39.098 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.835     ;
; 39.184 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.749     ;
; 39.204 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.707     ;
; 39.238 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.675     ;
; 39.265 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.646     ;
; 39.266 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.647     ;
; 39.280 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.631     ;
; 39.302 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.609     ;
; 39.334 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 10.581     ;
; 39.347 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.586     ;
; 39.380 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.529     ;
; 39.383 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.530     ;
; 39.392 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.541     ;
; 39.394 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.519     ;
; 39.401 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.512     ;
; 39.421 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.492     ;
; 39.458 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.455     ;
; 39.467 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.466     ;
; 39.482 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.429     ;
; 39.516 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 10.399     ;
; 39.526 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.383     ;
; 39.568 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 10.347     ;
; 39.587 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.326     ;
; 39.595 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.338     ;
; 39.597 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.336     ;
; 39.599 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.334     ;
; 39.600 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.311     ;
; 39.603 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.310     ;
; 39.641 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.268     ;
; 39.657 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 10.258     ;
; 39.718 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.193     ;
; 39.726 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.183     ;
; 39.762 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.171     ;
; 39.770 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.163     ;
; 39.789 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.120     ;
; 39.802 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 10.109     ;
; 39.839 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.074     ;
; 39.852 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.081     ;
; 39.867 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.042     ;
; 39.895 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.018     ;
; 39.913 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 10.000     ;
; 39.915 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 10.018     ;
; 39.926 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 10.006     ;
; 39.929 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 10.003     ;
; 39.933 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.976      ;
; 39.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.950      ;
; 39.966 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.949      ;
; 39.986 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 9.947      ;
; 40.004 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.924      ;
; 40.026 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 9.906      ;
; 40.055 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 9.868      ;
; 40.060 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 9.863      ;
; 40.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.766      ;
; 40.181 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.728      ;
; 40.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.722      ;
; 40.188 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.087     ; 9.723      ;
; 40.210 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 9.713      ;
; 40.216 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 9.716      ;
; 40.220 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.708      ;
; 40.238 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.671      ;
; 40.240 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 9.673      ;
; 40.271 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.644      ;
; 40.273 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.636      ;
; 40.299 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.629      ;
; 40.324 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.604      ;
; 40.326 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.604      ;
; 40.342 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.588      ;
; 40.351 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.577      ;
; 40.370 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 9.553      ;
; 40.422 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.493      ;
; 40.449 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 9.472      ;
; 40.460 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.470      ;
; 40.478 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.437      ;
; 40.512 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.397      ;
; 40.520 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.408      ;
; 40.554 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 9.378      ;
; 40.555 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.360      ;
; 40.592 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.338      ;
; 40.642 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 9.273      ;
; 40.668 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.260      ;
; 40.702 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 9.230      ;
; 40.875 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 9.053      ;
; 40.905 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.025      ;
; 40.917 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 9.013      ;
; 40.930 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 8.985      ;
; 40.940 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[5]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 8.983      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][776]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.914      ;
; 0.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][777]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.919      ;
; 0.232 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][557]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.922      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1492] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.907      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1380] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.917      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.919      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.911      ;
; 0.248 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][711]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.929      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][781]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.944      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][810]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.946      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][785]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.945      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][787]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.946      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][913]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.948      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.934      ;
; 0.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1379] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.941      ;
; 0.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.946      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1198] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.934      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1362] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.948      ;
; 0.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1254] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.936      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.941      ;
; 0.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][382]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.947      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.944      ;
; 0.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.949      ;
; 0.285 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1194]                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.715      ;
; 0.287 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[944]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.715      ;
; 0.288 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.716      ;
; 0.290 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[514]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.704      ;
; 0.290 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[470]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.705      ;
; 0.291 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[475]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.706      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.979      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][522]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.982      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][941]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.979      ;
; 0.292 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[475]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.707      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1051] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.979      ;
; 0.293 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[514]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.707      ;
; 0.294 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[962]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.723      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1223] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.982      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~porta_datain_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.985      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.979      ;
; 0.295 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[470]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.710      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][543]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.986      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.982      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.982      ;
; 0.297 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[17]                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[811]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.713      ;
; 0.297 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.714      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][745]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 0.992      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.982      ;
; 0.298 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[905]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.714      ;
; 0.298 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[126]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[804]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.714      ;
; 0.298 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.714      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.985      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.983      ;
; 0.299 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[421]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.713      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1050] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.986      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.988      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][944]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.984      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.987      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][346]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.983      ;
; 0.300 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[474]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.715      ;
; 0.300 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[121]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[799]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.717      ;
; 0.300 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.716      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][870]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.988      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][533]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.976      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][882]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.986      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][868]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 0.995      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1042] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.981      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1014] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.980      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][987]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.980      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.986      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1405] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.976      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1195] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.988      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1128] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.994      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1059] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.977      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1290] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.982      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][326]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.986      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][323]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.986      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][296]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.985      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.988      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.981      ;
; 0.303 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[393]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.719      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][546]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 0.992      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][971]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.983      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][319]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.987      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.981      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 0.998      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.991      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][567]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.989      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][549]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 0.995      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][958]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.984      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][829]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.990      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][831]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.978      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.988      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.983      ;
; 0.305 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[431]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.720      ;
; 0.305 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[488]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.720      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.979      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.995      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 0.990      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.989      ;
; 0.306 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[405]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.721      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.250 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.923      ;
; 0.275 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.692      ;
; 0.277 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.950      ;
; 0.278 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 0.691      ;
; 0.279 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 0.692      ;
; 0.286 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 0.692      ;
; 0.286 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 0.692      ;
; 0.306 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 0.967      ;
; 0.308 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 0.969      ;
; 0.310 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.207      ; 0.723      ;
; 0.310 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 0.971      ;
; 0.311 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.715      ;
; 0.312 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.986      ;
; 0.313 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 0.996      ;
; 0.316 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.000      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.990      ;
; 0.318 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.992      ;
; 0.319 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.992      ;
; 0.320 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 0.998      ;
; 0.321 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][24]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 0.992      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.995      ;
; 0.325 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 0.999      ;
; 0.326 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.000      ;
; 0.326 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 0.999      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.994      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.994      ;
; 0.328 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.004      ;
; 0.328 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.012      ;
; 0.329 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.003      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 0.998      ;
; 0.330 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 0.998      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.006      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.998      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.006      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 0.998      ;
; 0.332 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.016      ;
; 0.333 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][14]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.016      ;
; 0.333 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][27]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.003      ;
; 0.335 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][3]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.007      ;
; 0.335 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.013      ;
; 0.336 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][28]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.001      ;
; 0.338 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[3]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.017      ;
; 0.340 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.012      ;
; 0.340 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][20]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.018      ;
; 0.341 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.012      ;
; 0.342 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.025      ;
; 0.342 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][15]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.027      ;
; 0.342 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][25]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.015      ;
; 0.343 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][6]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.007      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.021      ;
; 0.346 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][19]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.030      ;
; 0.347 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.018      ;
; 0.347 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[13]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.025      ;
; 0.348 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.019      ;
; 0.348 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[2]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.027      ;
; 0.349 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.463      ; 1.034      ;
; 0.350 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.024      ;
; 0.352 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.028      ;
; 0.353 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][14]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.037      ;
; 0.354 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[3]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.025      ;
; 0.354 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][8]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.025      ;
; 0.357 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.024      ;
; 0.357 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 1.024      ;
; 0.358 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.034      ;
; 0.358 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.031      ;
; 0.360 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]                          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.036      ;
; 0.360 ; uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_is[3]                                                        ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 1.046      ;
; 0.361 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.038      ;
; 0.362 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.035      ;
; 0.362 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.044      ;
; 0.363 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.047      ;
; 0.364 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][18]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.048      ;
; 0.364 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[22]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.046      ;
; 0.365 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.036      ;
; 0.366 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][31]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.036      ;
; 0.366 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.048      ;
; 0.367 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.037      ;
; 0.368 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[15]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.044      ;
; 0.368 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][22]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.040      ;
; 0.368 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][23]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.040      ;
; 0.368 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][18]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.046      ;
; 0.369 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.046      ;
; 0.370 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][29]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.042      ;
; 0.370 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.043      ;
; 0.371 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.049      ;
; 0.371 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.044      ;
; 0.372 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.044      ;
; 0.372 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[1]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.051      ;
; 0.372 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.046      ;
; 0.374 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[0]                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.050      ;
; 0.376 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[10]                          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.052      ;
; 0.376 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.396 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.405 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|operation[2]                                                                                                                                                                                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.681      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[965]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[964]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.691      ;
; 0.412 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.688      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1272]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1271]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[553]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2866] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2865] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3976] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3975] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.692      ;
; 0.413 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.690      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.691      ;
; 0.413 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.690      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[519]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[518]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[755]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[754]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[762]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[761]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1639] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1638] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1654] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1653] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[773]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[772]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1166]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1165]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1168]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1167]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1171]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1170]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1176]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1175]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1180]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1179]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1230]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1229]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1235]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1234]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1271]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1270]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1274]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1273]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1942] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1941] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1945] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1944] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3538] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3537] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3670] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3669] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3835] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3834] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 0.692      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[900]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[899]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.691      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 9.987  ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.149     ; 9.862      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 9.834      ;
; 10.019 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.147     ; 9.832      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.186 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.175      ; 9.911      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.187 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.167      ; 9.902      ;
; 10.397 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 9.550      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.IDLE          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[30]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 9.493      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[1]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.487      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.487      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.487      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.487      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.487      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[33]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 9.512      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 9.505      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.SETUP         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|complete            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 9.505      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.EXECUTE       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 9.506      ;
; 10.398 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[14]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 9.498      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_failed      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|Watchdog_Cnt[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_rx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|new_bw                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_tx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 9.483      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[8]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 9.479      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[12]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 9.479      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[11]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.486      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[10]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 9.480      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[9]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 9.479      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_done        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.127     ; 9.472      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 9.479      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.125     ; 9.474      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[26]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 9.480      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 9.486      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 9.481      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.494      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.494      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 9.487      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 9.487      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 9.487      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[29]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 9.487      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 9.494      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[35]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.116     ; 9.483      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 9.488      ;
; 10.399 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 9.488      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 1.820      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.872      ;
; 91.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 8.684      ;
; 91.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.652      ;
; 91.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.652      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.604      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.579      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.573      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.447 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 8.440      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 8.444      ;
; 91.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 8.416      ;
; 91.486 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 8.406      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
; 91.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 8.380      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.505      ;
; 1.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.666      ;
; 1.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.666      ;
; 1.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.671      ;
; 1.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.671      ;
; 1.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.745      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.260      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 1.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.270      ;
; 2.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.272      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.285      ;
; 2.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.277      ;
; 2.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.277      ;
; 2.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.277      ;
; 2.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.277      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.343      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.190 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.462      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.380 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.647      ;
; 2.438 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.712      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.788      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
; 2.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.786      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.037 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.281      ;
; 2.037 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.281      ;
; 2.037 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.281      ;
; 2.037 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.281      ;
; 2.064 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.333      ;
; 2.090 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.362      ;
; 2.090 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.362      ;
; 2.384 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.632      ;
; 2.817 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.090      ;
; 2.843 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.119      ;
; 2.843 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.119      ;
; 3.051 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.322      ;
; 3.051 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.322      ;
; 3.051 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.322      ;
; 3.051 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.322      ;
; 3.137 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.389      ;
; 3.636 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.543      ; 4.365      ;
; 3.653 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.506      ; 4.345      ;
; 3.655 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[17]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.517      ; 4.358      ;
; 3.656 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 4.372      ;
; 3.656 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 4.372      ;
; 3.658 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.364      ;
; 3.659 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.366      ;
; 3.659 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.518      ; 4.363      ;
; 3.659 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.366      ;
; 3.659 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.521      ; 4.366      ;
; 3.672 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 4.331      ;
; 3.672 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 4.331      ;
; 3.675 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 4.346      ;
; 3.676 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[10]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.465      ; 4.327      ;
; 3.678 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[31]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 4.321      ;
; 3.678 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 4.321      ;
; 3.678 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 4.321      ;
; 3.691 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 4.360      ;
; 3.691 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 4.360      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.692 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.520      ; 4.398      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 4.390      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.693 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 4.405      ;
; 3.709 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[14]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.344      ;
; 3.709 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.344      ;
; 3.709 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[2]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 4.344      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[6]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[10]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[9]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[8]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[5]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[7]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.082 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 4.384      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[31]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.379      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.372      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 4.431      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[19]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.377      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[20]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.377      ;
; 4.083 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[22]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.377      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 4.615 ; 4.835        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                               ;
; 4.615 ; 4.835        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                               ;
; 4.616 ; 4.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                 ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1303]                                                                                      ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1304]                                                                                      ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[589]                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[773]                                                                                       ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1304]                                                                                   ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1303] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1304] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][589]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][773]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1303] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1304] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][589]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][773]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1303] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1304] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1454] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][589]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][773]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1303] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1304] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1454] ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][589]  ;
; 4.618 ; 4.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][773]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1367]                                                                                      ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1368]                                                                                      ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1423]                                                                                      ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1456]                                                                                      ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1526]                                                                                      ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[266]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[290]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[296]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[297]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[304]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[338]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[540]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[541]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[547]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[549]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[550]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[554]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[557]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[733]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[739]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[745]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[764]                                                                                       ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1308]                                                                                   ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1367]                                                                                   ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1368]                                                                                   ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[303]                                                                                    ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[305]                                                                                    ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1367] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1368] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1396] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1423] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1435] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1436] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1445] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1456] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][266]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][290]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][296]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][297]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][338]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][418]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][540]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][541]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][547]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][549]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][550]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][554]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][557]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][733]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][745]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][764]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1367] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1368] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1396] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1423] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1435] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1436] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1445] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1456] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][266]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][290]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][296]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][297]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][338]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][418]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][540]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][541]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][547]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][550]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][733]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][745]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][764]  ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1367] ;
; 4.619 ; 4.839        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1423] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[14]          ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[2]           ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]    ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][13]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][12]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][8]                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][12]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][13]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][29]                              ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][8]                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][3]                               ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[2]                                   ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[12]          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[8]           ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_adr[23]         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_adr[24]         ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[13]          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[18]          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[23]          ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_adr[24]          ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[101]                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[109]                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[126]                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[42]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[47]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[48]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[49]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[51]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[54]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[55]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[56]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[57]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[0]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[1]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[3]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa00[4]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa10[6]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[1]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[3]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|sa20[7]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[105]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[107]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[108]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[111]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[121]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[123]                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[103]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[104]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[106]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[111]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[115]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[120]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[121]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[125]                 ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[104]                     ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[40]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[72]                      ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[8]                       ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; arbiter_dbus:arbiter_dbus0|wb_slave_sel_r[0]                                                ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[17]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[18]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[19]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[1]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[20]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[21]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[22]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[23]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[24]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[27]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[28]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[29]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[2]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[30]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[31]              ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[3]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[4]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[5]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[6]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[7]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[8]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|m_wb_dat_o[9]               ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2] ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3] ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~0    ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~103  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~107  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~111  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~114  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~115  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~119  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~12   ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~123  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~130  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~134  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~138  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~142  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~145  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~150  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~153  ;
; 9.618 ; 9.838        ; 0.220          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|ram~154  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.815  ; 9.815        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.182 ; 10.182       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0                                                       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0                                                       ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0                                                       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0                                                       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0                                                       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0                                                        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0                                                        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0                                                        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0                                                        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0                                                        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0                                                       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0                                                        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0                                                       ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0                                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0                                                       ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0                                                       ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0                                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0                                                       ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0                                                       ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0                                                        ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0                                                       ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0                                                       ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0                                                       ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0                                                        ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0                                                       ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0                                                       ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0                                                       ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0                                                       ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0                                                        ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0                                                       ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0                                                        ;
; 49.728 ; 49.963       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0                                                       ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0                                                       ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0                                                       ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0                                                       ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0                                                        ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0                                                       ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0                                                       ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0                                                        ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0                                                        ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0                                                       ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0                                                        ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0                                                        ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[893] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[894] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[895] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[896] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[897] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[898] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[899] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[900] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[901] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[902] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[903] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[904] ;
; 49.751 ; 49.971       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[905] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.635 ; 3.737 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.999 ; 5.078 ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; 8.747 ; 9.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.407 ; 5.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.117 ; 5.550 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.207 ; 5.699 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.985 ; 5.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 5.003 ; 5.508 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.251 ; 5.723 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.163 ; 5.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 4.936 ; 5.434 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.195 ; 5.718 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.219 ; 5.690 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.779 ; 5.231 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.854 ; 5.314 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.032 ; 5.500 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.111 ; 5.627 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.407 ; 5.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 5.180 ; 5.695 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.013 ; 5.516 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; 6.390 ; 6.831 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 6.102 ; 6.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 9.233 ; 9.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 8.428 ; 8.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.718 ; 8.171 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 7.194 ; 7.658 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.949 ; 8.394 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 8.368 ; 8.681 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.464 ; 7.945 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 9.102 ; 9.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 9.233 ; 9.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.075 ; 5.452 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 6.011 ; 6.554 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.086  ; 1.002  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.362  ; 0.278  ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; -7.299 ; -7.728 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.903 ; -4.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -4.227 ; -4.639 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -4.328 ; -4.806 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -4.099 ; -4.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -4.116 ; -4.597 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -4.354 ; -4.804 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -4.285 ; -4.764 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -4.053 ; -4.528 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -4.315 ; -4.823 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -4.325 ; -4.773 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -3.903 ; -4.333 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -3.974 ; -4.412 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -4.160 ; -4.616 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -4.221 ; -4.713 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -4.520 ; -4.988 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -4.302 ; -4.802 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -4.127 ; -4.606 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; -4.524 ; -4.980 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -4.087 ; -4.476 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -6.162 ; -6.585 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -7.344 ; -7.739 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -6.697 ; -7.103 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -6.162 ; -6.585 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -6.943 ; -7.367 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -7.347 ; -7.644 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -6.482 ; -6.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -8.052 ; -8.582 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -8.119 ; -8.719 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -4.099 ; -4.477 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -5.076 ; -5.615 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 14.816 ; 15.426 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 7.669  ; 7.474  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.672  ; 5.603  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.209  ; 6.127  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.738  ; 6.607  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.805  ; 6.740  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 7.457  ; 7.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.777  ; 6.697  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 7.082  ; 6.927  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 7.669  ; 7.474  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.414  ; 6.268  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 5.903  ; 5.783  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.792  ; 6.659  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.233  ; 6.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.364  ; 5.259  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.088  ; 6.042  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.898  ; 4.821  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.088  ; 6.042  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.301  ; 5.181  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.563  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.489  ; 6.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.693  ; 5.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.216  ; 5.100  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.237  ; 6.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.794  ; 5.665  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.478  ; 6.321  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.489  ; 6.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.199  ; 6.046  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.331  ; 5.242  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.762  ; 5.665  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 6.409  ; 6.246  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.826  ; 5.788  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.831  ; 5.761  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 6.120  ; 6.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.325  ; 6.138  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.336  ; 6.266  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.647  ; 5.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.898  ; 5.810  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.755  ; 5.653  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.898  ; 5.810  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.775  ; 5.632  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.177  ; 5.070  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.463  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.835  ; 4.805  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.193  ; 5.146  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 7.837  ; 7.505  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.993  ; 6.599  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.223  ; 5.125  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.577  ; 5.376  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 5.116  ; 5.004  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.397  ; 5.274  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.625  ; 7.329  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 6.113  ; 5.933  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.837  ; 7.505  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.678  ; 6.447  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.067  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 12.817 ; 13.432 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.695  ; 4.589  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 4.994  ; 4.923  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.509  ; 5.426  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.016  ; 5.885  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.080  ; 6.013  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.705  ; 6.697  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.053  ; 5.971  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.346  ; 6.193  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.909  ; 6.718  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.704  ; 5.559  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 5.213  ; 5.095  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.421  ; 5.236  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.573  ; 6.182  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 4.695  ; 4.589  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 4.250  ; 4.171  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.250  ; 4.171  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.391  ; 5.342  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.637  ; 4.517  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.096  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.554  ; 4.439  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.012  ; 4.897  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.554  ; 4.439  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.533  ; 5.358  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.107  ; 4.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.764  ; 5.609  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.775  ; 5.622  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.498  ; 5.346  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.663  ; 4.573  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.078  ; 4.981  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 5.699  ; 5.538  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.139  ; 5.098  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.144  ; 5.073  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.421  ; 5.368  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.618  ; 5.436  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.629  ; 5.557  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 4.968  ; 4.957  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.070  ; 4.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.070  ; 4.969  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.209  ; 5.121  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.093  ; 4.951  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.519  ; 4.412  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.004 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.191  ; 4.160  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 4.534  ; 4.488  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.457  ; 4.345  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.342  ; 5.947  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.560  ; 4.462  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.901  ; 4.703  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.457  ; 4.345  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.727  ; 4.606  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.866  ; 6.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.414  ; 5.238  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.070  ; 6.746  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.958  ; 5.731  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.913  ; 7.768  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.377 ; 5.224 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.321 ; 6.168 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.321 ; 6.168 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.452 ; 6.299 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.430 ; 6.277 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.430 ; 6.277 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.403 ; 6.250 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.403 ; 6.250 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.452 ; 6.299 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.920 ; 5.767 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.377 ; 5.224 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 6.070 ; 5.917 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 6.070 ; 5.917 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.920 ; 5.767 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.888 ; 5.735 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.888 ; 5.735 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 6.062 ; 5.909 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.274 ; 5.177 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 5.063 ; 4.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.724 ; 7.248 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.686 ; 7.533 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 5.063 ; 4.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.607 ; 5.454 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.790 ; 5.637 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.523 ; 6.370 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 7.091 ; 6.938 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.325 ; 7.172 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.647 ; 4.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.554 ; 5.401 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.554 ; 5.401 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.679 ; 5.526 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.658 ; 5.505 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.658 ; 5.505 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.632 ; 5.479 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.632 ; 5.479 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.679 ; 5.526 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.168 ; 5.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.647 ; 4.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.313 ; 5.160 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.313 ; 5.160 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.168 ; 5.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.137 ; 4.984 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.137 ; 4.984 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.304 ; 5.151 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.551 ; 4.454 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.346 ; 4.193 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.984 ; 6.508 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.864 ; 6.711 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.346 ; 4.193 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.868 ; 4.715 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.043 ; 4.890 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.747 ; 5.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.293 ; 6.140 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.517 ; 6.364 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 5.278     ; 5.431     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 6.241     ; 6.394     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 6.241     ; 6.394     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 6.387     ; 6.540     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 6.370     ; 6.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 6.370     ; 6.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 6.345     ; 6.498     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 6.345     ; 6.498     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 6.387     ; 6.540     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.798     ; 5.951     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 5.278     ; 5.431     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.993     ; 6.146     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.993     ; 6.146     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.798     ; 5.951     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.749     ; 5.902     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.749     ; 5.902     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.979     ; 6.132     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 5.189     ; 5.286     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.927     ; 5.080     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.170     ; 7.646     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.479     ; 7.632     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.927     ; 5.080     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.370     ; 5.523     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.594     ; 5.747     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.352     ; 6.505     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 7.138     ; 7.291     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 7.043     ; 7.196     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.546     ; 4.699     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.471     ; 5.624     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.471     ; 5.624     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.611     ; 5.764     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.594     ; 5.747     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.594     ; 5.747     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.570     ; 5.723     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.570     ; 5.723     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.611     ; 5.764     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.045     ; 5.198     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.546     ; 4.699     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.233     ; 5.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.233     ; 5.386     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.045     ; 5.198     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.998     ; 5.151     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.998     ; 5.151     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.219     ; 5.372     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.466     ; 4.563     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.209     ; 4.362     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.434     ; 6.910     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.659     ; 6.812     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.209     ; 4.362     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.634     ; 4.787     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.849     ; 5.002     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.577     ; 5.730     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.332     ; 6.485     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.240     ; 6.393     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 45.77 MHz  ; 45.77 MHz       ; altera_reserved_tck                                      ;      ;
; 56.68 MHz  ; 56.68 MHz       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 110.31 MHz ; 110.31 MHz      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.935  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.357  ; 0.000         ;
; altera_reserved_tck                                      ; 39.076 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.229 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.254 ; 0.000         ;
; altera_reserved_tck                                      ; 0.345 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.914 ; 0.000         ;
; altera_reserved_tck                                      ; 48.293 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 1.135 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 1.845 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.604  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.607  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.824  ; 0.000         ;
; altera_reserved_tck                                      ; 49.715 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                     ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 0.935 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 9.008      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.021 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.922      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.214 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.729      ;
; 1.419 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.525      ;
; 1.436 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.859      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.490      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.490      ;
; 1.437 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.490      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.479 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.814      ;
; 1.482 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.813      ;
; 1.505 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.439      ;
; 1.522 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.773      ;
; 1.523 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.404      ;
; 1.523 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.404      ;
; 1.523 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.404      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.534 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.410      ;
; 1.561 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.383      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.565 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.728      ;
; 1.568 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.727      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.588 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.341      ;
; 1.623 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.320      ;
; 1.647 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.297      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.674 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 8.255      ;
; 1.698 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.246      ;
; 1.709 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                  ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 8.234      ;
; 1.715 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.580      ;
; 1.716 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.211      ;
; 1.716 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.211      ;
; 1.716 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 8.211      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.749 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.195      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.758 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 8.535      ;
; 1.761 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.296      ; 8.534      ;
; 1.840 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.104      ;
; 1.857 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.087      ;
; 1.857 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.087      ;
; 1.857 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[25]       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 8.087      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.357 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.357     ; 17.285     ;
; 2.391 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.333     ; 17.275     ;
; 2.451 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.333     ; 17.215     ;
; 2.576 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.305     ; 17.118     ;
; 2.600 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.344     ;
; 2.602 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.353     ; 17.044     ;
; 2.616 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.328     ;
; 2.634 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 17.334     ;
; 2.650 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 17.318     ;
; 2.662 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 17.228     ;
; 2.674 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.312     ; 17.013     ;
; 2.677 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.331     ; 16.991     ;
; 2.681 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.362     ; 16.956     ;
; 2.683 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 17.002     ;
; 2.694 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 17.274     ;
; 2.696 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 17.218     ;
; 2.710 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 17.258     ;
; 2.715 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.338     ; 16.946     ;
; 2.751 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.329     ; 16.919     ;
; 2.756 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 17.158     ;
; 2.775 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.338     ; 16.886     ;
; 2.779 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 16.904     ;
; 2.819 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.003     ; 17.177     ;
; 2.834 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.330     ; 16.835     ;
; 2.835 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.003     ; 17.161     ;
; 2.845 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 17.103     ;
; 2.858 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.312     ; 16.829     ;
; 2.861 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 17.087     ;
; 2.878 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 17.066     ;
; 2.881 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 17.061     ;
; 2.892 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.332     ; 16.775     ;
; 2.900 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.332     ; 16.767     ;
; 2.900 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.310     ; 16.789     ;
; 2.906 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.324     ; 16.769     ;
; 2.907 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 16.987     ;
; 2.912 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 17.056     ;
; 2.915 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.036      ; 17.120     ;
; 2.917 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.010     ; 17.072     ;
; 2.920 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 17.050     ;
; 2.926 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.358     ; 16.715     ;
; 2.926 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 17.061     ;
; 2.931 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.341     ; 16.727     ;
; 2.933 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.010     ; 17.056     ;
; 2.936 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 17.034     ;
; 2.942 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.012     ; 17.045     ;
; 2.953 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.331     ; 16.715     ;
; 2.969 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 16.680     ;
; 2.969 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.350     ; 16.680     ;
; 2.972 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 16.996     ;
; 2.979 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 16.956     ;
; 2.982 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 16.934     ;
; 2.988 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 16.945     ;
; 2.991 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.316     ; 16.692     ;
; 2.994 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 16.978     ;
; 2.998 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.317     ; 16.684     ;
; 3.001 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.336     ; 16.662     ;
; 3.005 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.331     ; 16.663     ;
; 3.007 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.319     ; 16.673     ;
; 3.010 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 16.962     ;
; 3.014 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.119     ; 16.866     ;
; 3.022 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.014     ; 16.963     ;
; 3.032 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.333     ; 16.634     ;
; 3.038 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.014     ; 16.947     ;
; 3.048 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 16.856     ;
; 3.056 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 16.862     ;
; 3.074 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 16.846     ;
; 3.075 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.319     ; 16.605     ;
; 3.075 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.334     ; 16.590     ;
; 3.077 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.894     ;
; 3.084 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 16.847     ;
; 3.093 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 16.878     ;
; 3.097 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.003     ; 16.899     ;
; 3.101 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.010     ; 16.888     ;
; 3.103 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.321     ; 16.575     ;
; 3.108 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 16.836     ;
; 3.108 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 16.796     ;
; 3.117 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.010     ; 16.872     ;
; 3.123 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 16.825     ;
; 3.126 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 16.559     ;
; 3.127 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.314     ; 16.558     ;
; 3.135 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 16.834     ;
; 3.139 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 16.778     ;
; 3.143 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 16.826     ;
; 3.149 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 16.828     ;
; 3.151 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 16.818     ;
; 3.158 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.335     ; 16.506     ;
; 3.158 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.338      ; 17.179     ;
; 3.159 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 16.810     ;
; 3.163 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.332     ; 16.504     ;
; 3.163 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 16.772     ;
; 3.165 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.022     ; 16.812     ;
; 3.168 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 16.776     ;
; 3.174 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.324     ; 16.501     ;
; 3.174 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 16.786     ;
; 3.174 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.338      ; 17.163     ;
; 3.179 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.344     ; 16.476     ;
; 3.182 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a1~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.317     ; 16.500     ;
; 3.190 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_imm             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 16.770     ;
; 3.195 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.010     ; 16.794     ;
; 3.196 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 16.774     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 10.852     ;
; 39.080 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 10.828     ;
; 39.307 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 10.614     ;
; 39.343 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 10.585     ;
; 39.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 10.536     ;
; 39.461 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 10.447     ;
; 39.523 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 10.398     ;
; 39.576 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.337     ;
; 39.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 10.282     ;
; 39.708 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.202     ;
; 39.735 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.175     ;
; 39.745 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 10.168     ;
; 39.760 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 10.161     ;
; 39.784 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 10.126     ;
; 39.877 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 10.055     ;
; 39.961 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.949      ;
; 39.978 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.954      ;
; 39.994 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.917      ;
; 40.012 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.898      ;
; 40.014 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.897      ;
; 40.054 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.856      ;
; 40.058 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.852      ;
; 40.075 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.838      ;
; 40.128 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.804      ;
; 40.132 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.776      ;
; 40.134 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.777      ;
; 40.147 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.785      ;
; 40.157 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.754      ;
; 40.184 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.727      ;
; 40.186 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.725      ;
; 40.197 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.714      ;
; 40.229 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.703      ;
; 40.257 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.651      ;
; 40.265 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.645      ;
; 40.291 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.622      ;
; 40.298 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.615      ;
; 40.314 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.597      ;
; 40.321 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.589      ;
; 40.329 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.603      ;
; 40.329 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.582      ;
; 40.346 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.586      ;
; 40.351 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.581      ;
; 40.357 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.551      ;
; 40.390 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.523      ;
; 40.441 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.469      ;
; 40.488 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.420      ;
; 40.493 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.439      ;
; 40.496 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.436      ;
; 40.534 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.374      ;
; 40.546 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.364      ;
; 40.559 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.352      ;
; 40.572 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.360      ;
; 40.603 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.308      ;
; 40.611 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.297      ;
; 40.622 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.286      ;
; 40.624 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.287      ;
; 40.633 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.299      ;
; 40.665 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 9.248      ;
; 40.691 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 9.239      ;
; 40.692 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 9.238      ;
; 40.693 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.215      ;
; 40.696 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 9.236      ;
; 40.714 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 9.214      ;
; 40.793 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 9.137      ;
; 40.823 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 9.100      ;
; 40.825 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 9.098      ;
; 40.834 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 9.077      ;
; 40.888 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 9.022      ;
; 40.890 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.018      ;
; 40.895 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 9.013      ;
; 40.916 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 8.995      ;
; 40.919 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 9.009      ;
; 40.931 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.977      ;
; 40.956 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 8.967      ;
; 40.958 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.972      ;
; 40.973 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.935      ;
; 40.982 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.931      ;
; 40.998 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.930      ;
; 41.010 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.918      ;
; 41.011 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.917      ;
; 41.034 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.896      ;
; 41.034 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.896      ;
; 41.102 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 8.821      ;
; 41.108 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.805      ;
; 41.150 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.780      ;
; 41.155 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.758      ;
; 41.170 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 8.751      ;
; 41.189 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.739      ;
; 41.193 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.091     ; 8.715      ;
; 41.227 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.686      ;
; 41.253 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.677      ;
; 41.276 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.654      ;
; 41.304 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.609      ;
; 41.341 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.587      ;
; 41.383 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.547      ;
; 41.504 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 8.424      ;
; 41.548 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.382      ;
; 41.550 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.086     ; 8.363      ;
; 41.590 ; adv_dbg_if:dbg_if0|input_shift_reg[25]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.340      ;
; 41.615 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 8.315      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][776]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.852      ;
; 0.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][777]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.854      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1492] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.841      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1380] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.852      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][557]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.859      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.855      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.846      ;
; 0.251 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][781]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.874      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][810]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.877      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][785]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.877      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][787]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.877      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][711]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.866      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][913]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.879      ;
; 0.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1379] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.869      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.863      ;
; 0.265 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[944]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.654      ;
; 0.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1362] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.878      ;
; 0.266 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.655      ;
; 0.266 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1194]                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.655      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1254] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.865      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1198] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.864      ;
; 0.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.878      ;
; 0.270 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[514]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.646      ;
; 0.270 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[470]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.647      ;
; 0.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.869      ;
; 0.271 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[475]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.648      ;
; 0.272 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[475]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.649      ;
; 0.272 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[514]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.648      ;
; 0.273 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[962]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.662      ;
; 0.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][382]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.878      ;
; 0.275 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[470]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.652      ;
; 0.275 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[17]                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[811]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.653      ;
; 0.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.874      ;
; 0.276 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[905]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.654      ;
; 0.276 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[474]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.654      ;
; 0.276 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[126]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[804]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.654      ;
; 0.276 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.654      ;
; 0.276 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.654      ;
; 0.277 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[421]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.653      ;
; 0.278 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[121]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[799]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.657      ;
; 0.278 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.656      ;
; 0.282 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[393]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.659      ;
; 0.282 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[488]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.660      ;
; 0.283 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[509]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.660      ;
; 0.283 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[427]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.660      ;
; 0.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.878      ;
; 0.284 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[431]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.660      ;
; 0.284 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[405]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.660      ;
; 0.284 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[402]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.662      ;
; 0.284 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[406]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.661      ;
; 0.285 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[418]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.662      ;
; 0.285 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[426]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.661      ;
; 0.285 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[502]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.662      ;
; 0.285 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[435]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.662      ;
; 0.286 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[458]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.664      ;
; 0.286 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[452]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.662      ;
; 0.288 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[24]                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[304]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.655      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][941]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.917      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][522]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.918      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.918      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][549]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.920      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.915      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1051] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.918      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][543]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 0.921      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.919      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][745]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.926      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][546]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.920      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1223] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.921      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][860]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.926      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1301] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.918      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.924      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 0.926      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][722]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.918      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][882]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.920      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.921      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.921      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.923      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.922      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1050] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.924      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.924      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][689]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.920      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~porta_datain_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.924      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.921      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.923      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.921      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1128] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.931      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1059] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.912      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][868]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 0.931      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][870]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 0.925      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1403] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.916      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][944]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.923      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 0.922      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][346]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.922      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1195] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.925      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][829]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.925      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 0.931      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.935      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.914      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][855]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 0.931      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][567]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.924      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.254 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.633      ;
; 0.255 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.859      ;
; 0.257 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.633      ;
; 0.258 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.634      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.634      ;
; 0.266 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.634      ;
; 0.276 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.880      ;
; 0.286 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.662      ;
; 0.287 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.655      ;
; 0.307 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.899      ;
; 0.309 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.901      ;
; 0.309 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 0.901      ;
; 0.316 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.933      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.921      ;
; 0.316 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.927      ;
; 0.318 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.932      ;
; 0.318 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.923      ;
; 0.320 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.925      ;
; 0.322 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.926      ;
; 0.323 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.931      ;
; 0.323 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.927      ;
; 0.326 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.414      ; 0.941      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.932      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.932      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.931      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.926      ;
; 0.327 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.926      ;
; 0.328 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.933      ;
; 0.328 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.928      ;
; 0.328 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.928      ;
; 0.329 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][24]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.930      ;
; 0.330 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                    ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.930      ;
; 0.331 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.930      ;
; 0.333 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[3]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 0.945      ;
; 0.333 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.942      ;
; 0.333 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.942      ;
; 0.333 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.946      ;
; 0.334 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][14]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.951      ;
; 0.335 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[22]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.948      ;
; 0.335 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.948      ;
; 0.336 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.950      ;
; 0.337 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][3]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.939      ;
; 0.337 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.948      ;
; 0.338 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 0.943      ;
; 0.338 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][27]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.938      ;
; 0.341 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[2]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 0.953      ;
; 0.342 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][28]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 0.939      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                      ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.951      ;
; 0.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.951      ;
; 0.343 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 0.960      ;
; 0.343 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|state                                                      ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|state                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]      ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][20]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.951      ;
; 0.344 ; ethmac:ethmac0|eth_registers:ethreg1|irq_txb                                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_txb                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDReady                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                                   ; ethmac:ethmac0|eth_wishbone:wishbone|TxDonePacket_NotCleared                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDAddress[1]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDAddress[1]                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                                          ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingTxBDRead                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDRead                                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxBDRead                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                                  ; ethmac:ethmac0|eth_wishbone:wishbone|TxAbortPacket_NotCleared                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|ReadTxDataFromMemory                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                                             ; ethmac:ethmac0|eth_wishbone:wishbone|TxPointerRead                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|m_wb_cyc_o                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                                             ; ethmac:ethmac0|eth_wishbone:wishbone|IncrTxPointer                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|MasterWbTX                                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.948      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|RxBDAddress[1]                                                                                                                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                                              ; ethmac:ethmac0|eth_wishbone:wishbone|StartOccured                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|TxEndFrm_wb                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|TxRetryPacketBlocked                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxb                                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_rxb                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                                      ; ethmac:ethmac0|eth_wishbone:wishbone|RxStatusWriteLatched                                                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingIncrementTxPointer                                                ; ethmac:ethmac0|eth_wishbone:wishbone|BlockingIncrementTxPointer                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_registers:ethreg1|irq_txe                                                                   ; ethmac:ethmac0|eth_registers:ethreg1|irq_txe                                                                                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]                         ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|w[0][24]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2]              ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2]                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1]              ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1]                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|dcnt[0]                                                ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|dcnt[0]                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|dcnt[1]                                                ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|dcnt[1]                                                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                                          ; ethmac:ethmac0|eth_registers:ethreg1|eth_register:TXCTRL_2|DataOut[0]                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[0]                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[2]                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff|srflop                                                                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.IDLE                                          ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.IDLE                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                         ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                         ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                         ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.SETUP                                         ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.SETUP                                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.349 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|user_word_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|output_word_count[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|ack_toggle                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|input_word_count[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|ack_toggle                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.365 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|operation[2]                                                                                                                                                                                                                              ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.616      ;
; 0.370 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.622      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.625      ;
; 0.373 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_sync_tff2                                                                                                                                                                                                        ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.624      ;
; 0.374 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.626      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.624      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.624      ;
; 0.375 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                                                                                                                                                                                                               ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.627      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1639] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1638] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[846]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[845]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[849]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[848]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1154]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1153]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1235]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1234]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1272]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1271]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3538] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3537] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[947]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[946]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[965]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[964]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[991]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[990]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.634      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[553]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2866] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2865] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.631      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[519]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[518]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[528]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[527]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[529]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[528]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[755]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[754]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[762]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[761]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.914 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.145     ; 8.940      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 8.913      ;
; 10.945 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.143     ; 8.911      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.088 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.132      ; 8.975      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.089 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 8.982      ;
; 11.290 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 8.666      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.IDLE          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[33]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 8.627      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 8.620      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.SETUP         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|complete            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 8.620      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.EXECUTE       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.291 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 8.621      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_failed      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_rx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_tx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[8]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 8.594      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[12]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 8.594      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[11]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[9]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 8.594      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_done        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.120     ; 8.587      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.114     ; 8.593      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[30]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.097     ; 8.610      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[6]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[4]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[4]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[10]            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 8.590      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[1]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[20]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.110     ; 8.597      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 8.609      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 8.609      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[1]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[7]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[29]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[2]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[6]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[22]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 8.603      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 8.609      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 8.605      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 8.605      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 8.605      ;
; 11.292 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 8.605      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.635      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 8.090      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.941      ;
; 91.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.926      ;
; 92.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.884      ;
; 92.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.884      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.070 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.827      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.841      ;
; 92.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.766      ;
; 92.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.735      ;
; 92.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.735      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.185 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[2]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.712      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.717      ;
; 92.229 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.672      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.650      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.385      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.530      ;
; 1.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.530      ;
; 1.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.535      ;
; 1.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.535      ;
; 1.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.582      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.046      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.050      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.061      ;
; 1.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.063      ;
; 1.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.059      ;
; 1.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.059      ;
; 1.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.059      ;
; 1.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.059      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.117      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 1.959 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.206      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.122 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.364      ;
; 2.184 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.435      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.243 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.500      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
; 2.260 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.499      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.845 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.067      ;
; 1.845 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.067      ;
; 1.845 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.067      ;
; 1.845 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.067      ;
; 1.881 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.127      ;
; 1.907 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.155      ;
; 1.907 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.155      ;
; 2.170 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.391      ;
; 2.534 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.784      ;
; 2.560 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.812      ;
; 2.560 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.812      ;
; 2.732 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.980      ;
; 2.732 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.980      ;
; 2.732 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.980      ;
; 2.732 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.980      ;
; 2.823 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 3.048      ;
; 3.237 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 3.898      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 3.899      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 3.882      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.902      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.902      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 3.899      ;
; 3.258 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 3.899      ;
; 3.259 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[17]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.465      ; 3.895      ;
; 3.260 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.465      ; 3.896      ;
; 3.260 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.467      ; 3.898      ;
; 3.267 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 3.859      ;
; 3.267 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 3.859      ;
; 3.268 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[10]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.416      ; 3.855      ;
; 3.269 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 3.875      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.276 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 3.930      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[31]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 3.855      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 3.855      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 3.855      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.281 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 3.925      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.282 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.922      ;
; 3.289 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 3.892      ;
; 3.289 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 3.892      ;
; 3.303 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[14]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 3.874      ;
; 3.303 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 3.874      ;
; 3.303 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[2]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 3.874      ;
; 3.646 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.906      ;
; 3.647 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 3.964      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|muxreg[2]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.879      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[14]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.899      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[0]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[29]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.908      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[31]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.908      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[28]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.908      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[30]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.908      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDRead                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[2]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[1]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[3]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.649 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|temp_wb_ack_o_reg                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.126      ; 3.946      ;
; 3.650 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[8]                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.872      ;
; 3.650 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|muxreg[8]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.872      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.604 ; 4.822        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ;
; 4.605 ; 4.823        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                                                                                                                                     ;
; 4.605 ; 4.823        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                                                                                                                                                                                                                                     ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                                                                                                                                         ;
; 4.608 ; 4.826        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                                                                                                                                         ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[11]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[12]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[13]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[14]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[16]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[17]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[22]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[23]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[2]                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[7]                                                                                                                                                                                                                                                              ;
; 4.611 ; 4.829        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[9]                                                                                                                                                                                                                                                              ;
; 4.612 ; 4.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1]                                                                                                                                                                                                                                                                                     ;
; 4.612 ; 4.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                                                                                                                     ;
; 4.612 ; 4.830        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                                                                                                                                                                                     ;
; 4.613 ; 4.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1332]                                                                                                                                                                                                                                                                                            ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1034]                                                                                                                                                                                                                                                                                            ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1352]                                                                                                                                                                                                                                                                                            ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[501]                                                                                                                                                                                                                                                                                             ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[501]                                                                                                                                                                                                                                                                                          ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[503]                                                                                                                                                                                                                                                                                          ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1034]                                                                                                                                                                                                       ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][501]                                                                                                                                                                                                        ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1034]                                                                                                                                                                                                       ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][501]                                                                                                                                                                                                        ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][501]                                                                                                                                                                                                        ;
; 4.614 ; 4.832        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:503:sm1|holdff    ;
; 4.615 ; 4.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1341]                                                                                                                                                                                                                                                                                            ;
; 4.615 ; 4.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1347]                                                                                                                                                                                                                                                                                            ;
; 4.615 ; 4.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1341]                                                                                                                                                                                                       ;
; 4.617 ; 4.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1069]                                                                                                                                                                                                                                                                                         ;
; 4.617 ; 4.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1326]                                                                                                                                                                                                                                                                                         ;
; 4.617 ; 4.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1327]                                                                                                                                                                                                                                                                                         ;
; 4.617 ; 4.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1326:sm1|holdff   ;
; 4.617 ; 4.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1326:sm1|regoutff ;
; 4.618 ; 4.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1453]                                                                                                                                                                                                                                                                                            ;
; 4.619 ; 4.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1327]                                                                                                                                                                                                                                                                                            ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[286]                                                                                                                                                                                                                                                                                             ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                                                                                                                                             ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                                                                                                                                             ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[292]                                                                                                                                                                                                                                                                                             ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][286]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][291]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][292]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][286]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][291]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][292]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][439]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][286]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][291]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][292]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][439]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][286]                                                                                                                                                                                                        ;
; 4.622 ; 4.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][292]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[263]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[264]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[309]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[318]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[394]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[405]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[437]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[439]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[449]                                                                                                                                                                                                                                                                                             ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1260]                                                                                                                                                                                                                                                                                         ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[317]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[318]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[379]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[380]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[384]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[394]                                                                                                                                                                                                                                                                                          ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][263]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][264]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][309]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][318]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][321]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][368]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][394]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][437]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][439]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][449]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][263]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][264]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][309]                                                                                                                                                                                                        ;
; 4.623 ; 4.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][321]                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 9.607 ; 9.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[14]                                                   ;
; 9.607 ; 9.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[2]                                                    ;
; 9.607 ; 9.825        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]                                             ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                                    ;
; 9.613 ; 9.831        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                                    ;
; 9.615 ; 9.833        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                                  ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                           ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]                                            ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]                                            ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[31]                                            ;
; 9.616 ; 9.834        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[0]              ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[17]                                             ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                                 ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                          ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                          ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[21] ;
; 9.617 ; 9.835        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                          ;
; 9.618 ; 9.836        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                          ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48]        ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[11]                              ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[11]                              ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_du:or1200_du|ex_freeze_q                                                                               ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                          ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                          ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[14] ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[17] ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[18] ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[19] ;
; 9.619 ; 9.837        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[23] ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]                                             ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[36]             ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[32] ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[33] ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[34] ;
; 9.620 ; 9.838        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[35] ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~121                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~128                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~142                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~143                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~144                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~145                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~240                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~241                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~242                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~243                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~244                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~253                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~260                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~261                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~301                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~306                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~308                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~322                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~323                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~324                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~325                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~333                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~344                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~348                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~353                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~357                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~358                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~360                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~361                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~362                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~363                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~364                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~373                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~380                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~381                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~426                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~428                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~441                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~442                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~443                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~444                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~453                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~464                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~468                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~473                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~477                               ;
; 9.622 ; 9.840        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~478                               ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[10]                                            ;
; 9.623 ; 9.841        ; 0.218          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem~12                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 10.176 ; 10.176       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0                                                        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0                                                         ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0                                                        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0                                                        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0                                                         ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0                                                         ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0                                                        ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0                                                        ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0                                                        ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0                                                        ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0                                                        ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0                                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0                                                         ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0                                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0                                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0                                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0                                                         ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0                                                        ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0                                                         ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.724 ; 49.957       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0                                                        ;
; 49.725 ; 49.958       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.726 ; 49.959       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.726 ; 49.959       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1152] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1153] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1154] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1173] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1174] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1175] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1176] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1177] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1178] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3779] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3780] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3781] ;
; 49.747 ; 49.965       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3782] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.605 ; 3.676 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.984 ; 4.949 ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; 7.721 ; 8.108 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 4.736 ; 5.103 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 4.472 ; 4.781 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 4.538 ; 4.934 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.343 ; 4.735 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 4.362 ; 4.750 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 4.597 ; 4.933 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 4.500 ; 4.897 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 4.302 ; 4.685 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 4.538 ; 4.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 4.565 ; 4.911 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.163 ; 4.495 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.224 ; 4.566 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 4.390 ; 4.748 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 4.464 ; 4.859 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 4.736 ; 5.103 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 4.519 ; 4.927 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 4.373 ; 4.759 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; 5.650 ; 5.953 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 5.384 ; 5.548 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 8.323 ; 8.651 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 7.561 ; 7.752 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 6.900 ; 7.131 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 6.424 ; 6.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.131 ; 7.326 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 7.518 ; 7.592 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 6.684 ; 6.931 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 8.220 ; 8.458 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 8.323 ; 8.651 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 4.415 ; 4.693 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 5.292 ; 5.707 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.825  ; 0.771  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.104  ; 0.050  ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; -6.441 ; -6.865 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -3.380 ; -3.698 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -3.676 ; -3.972 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -3.754 ; -4.141 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -3.552 ; -3.927 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -3.570 ; -3.941 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -3.796 ; -4.118 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -3.717 ; -4.106 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -3.513 ; -3.880 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -3.753 ; -4.156 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -3.766 ; -4.097 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -3.380 ; -3.698 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -3.438 ; -3.766 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -3.612 ; -3.963 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -3.668 ; -4.047 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -3.945 ; -4.304 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -3.736 ; -4.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -3.582 ; -3.951 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; -3.966 ; -4.268 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -3.543 ; -3.810 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -5.499 ; -5.704 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -6.588 ; -6.754 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -5.979 ; -6.183 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -5.499 ; -5.704 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -6.229 ; -6.414 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -6.602 ; -6.670 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -5.802 ; -6.037 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -7.274 ; -7.500 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -7.321 ; -7.619 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -3.548 ; -3.824 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -4.458 ; -4.871 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 13.741 ; 14.031 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 7.124  ; 6.819  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.275  ; 5.136  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.777  ; 5.598  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.262  ; 6.039  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.329  ; 6.148  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.933  ; 6.796  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.301  ; 6.114  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 6.580  ; 6.332  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 7.124  ; 6.819  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.963  ; 5.736  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 5.483  ; 5.303  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.330  ; 6.070  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.611  ; 6.127  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.000  ; 4.811  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 5.669  ; 5.516  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.552  ; 4.431  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.669  ; 5.516  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.944  ; 4.754  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.048  ; 5.781  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.303  ; 5.102  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.856  ; 4.662  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.817  ; 5.519  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.394  ; 5.175  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.038  ; 5.769  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.048  ; 5.781  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.782  ; 5.523  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.965  ; 4.785  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.364  ; 5.177  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 5.953  ; 5.703  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.419  ; 5.277  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.416  ; 5.265  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.690  ; 5.531  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.883  ; 5.610  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.895  ; 5.708  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.257  ; 5.149  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.488  ; 5.324  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.357  ; 5.181  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.488  ; 5.324  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.376  ; 5.160  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.816  ; 4.655  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.461  ; 4.390  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 4.787  ; 4.704  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 7.298  ; 6.838  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.382  ; 5.910  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.853  ; 4.707  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.192  ; 4.932  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.754  ; 4.593  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.021  ; 4.840  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.100  ; 6.684  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.688  ; 5.431  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.298  ; 6.838  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.217  ; 5.888  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 8.452  ; 8.176  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 11.780 ; 12.083 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.389  ; 4.204  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 4.657  ; 4.519  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 5.139  ; 4.963  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 5.604  ; 5.385  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 5.668  ; 5.490  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 6.247  ; 6.111  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 5.639  ; 5.457  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 5.908  ; 5.667  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 6.430  ; 6.134  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 5.316  ; 5.094  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 4.855  ; 4.679  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 5.059  ; 4.802  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 6.009  ; 5.528  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 4.389  ; 4.204  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.962  ; 3.842  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 3.962  ; 3.842  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 5.033  ; 4.883  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 4.339  ; 4.153  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.202  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 4.252  ; 4.063  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 4.682  ; 4.485  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 4.252  ; 4.063  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 5.174  ; 4.884  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 4.768  ; 4.554  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 5.387  ; 5.124  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 5.396  ; 5.136  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 5.142  ; 4.889  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 4.356  ; 4.180  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 4.741  ; 4.557  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 5.306  ; 5.062  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 4.793  ; 4.653  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 4.791  ; 4.642  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 5.053  ; 4.896  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 5.239  ; 4.973  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 5.250  ; 5.066  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 4.638  ; 4.530  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 4.733  ; 4.561  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 4.733  ; 4.561  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 4.860  ; 4.699  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 4.754  ; 4.543  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 4.217  ; 4.058  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.110  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 3.874  ; 3.805  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 4.188  ; 4.107  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 4.154  ; 3.995  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 5.790  ; 5.319  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 4.250  ; 4.106  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 4.576  ; 4.323  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 4.154  ; 3.995  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 4.412  ; 4.234  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 6.407  ; 6.004  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 5.051  ; 4.801  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 6.597  ; 6.151  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 5.559  ; 5.239  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 7.351  ; 7.098  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.987 ; 4.842 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.877 ; 5.732 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.877 ; 5.732 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.999 ; 5.854 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.980 ; 5.835 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.980 ; 5.835 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.954 ; 5.809 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.954 ; 5.809 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.999 ; 5.854 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.498 ; 5.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.987 ; 4.842 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.639 ; 5.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.639 ; 5.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.498 ; 5.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.475 ; 5.330 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.475 ; 5.330 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.631 ; 5.486 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.858 ; 4.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.694 ; 4.549 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 7.056 ; 6.557 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 7.134 ; 6.989 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.694 ; 4.549 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 5.204 ; 5.059 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.371 ; 5.226 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 6.057 ; 5.912 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.601 ; 6.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.807 ; 6.662 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.323 ; 4.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.177 ; 5.032 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.177 ; 5.032 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.294 ; 5.149 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.276 ; 5.131 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.276 ; 5.131 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.251 ; 5.106 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.251 ; 5.106 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.294 ; 5.149 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 4.813 ; 4.668 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.323 ; 4.178 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 4.949 ; 4.804 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 4.949 ; 4.804 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.813 ; 4.668 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.791 ; 4.646 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.791 ; 4.646 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.941 ; 4.796 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.200 ; 4.131 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.041 ; 3.896 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.382 ; 5.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.384 ; 6.239 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.041 ; 3.896 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.530 ; 4.385 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.691 ; 4.546 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.350 ; 5.205 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.872 ; 5.727 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.070 ; 5.925 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.821     ; 4.966     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 5.687     ; 5.832     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 5.687     ; 5.832     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.817     ; 5.962     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.801     ; 5.946     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.801     ; 5.946     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.780     ; 5.925     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.780     ; 5.925     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.817     ; 5.962     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 5.291     ; 5.436     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.821     ; 4.966     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 5.465     ; 5.610     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 5.465     ; 5.610     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 5.291     ; 5.436     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 5.242     ; 5.387     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 5.242     ; 5.387     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 5.451     ; 5.596     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.726     ; 4.795     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 4.510     ; 4.655     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 6.417     ; 6.916     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.800     ; 6.945     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 4.510     ; 4.655     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.912     ; 5.057     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 5.109     ; 5.254     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.793     ; 5.938     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 6.500     ; 6.645     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 6.419     ; 6.564     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 4.157     ; 4.302     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 4.989     ; 5.134     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 4.989     ; 5.134     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 5.113     ; 5.258     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 5.099     ; 5.244     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 5.099     ; 5.244     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 5.078     ; 5.223     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 5.078     ; 5.223     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 5.113     ; 5.258     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 4.608     ; 4.753     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 4.157     ; 4.302     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 4.775     ; 4.920     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 4.775     ; 4.920     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 4.608     ; 4.753     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 4.561     ; 4.706     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 4.561     ; 4.706     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 4.762     ; 4.907     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 4.070     ; 4.139     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 3.858     ; 4.003     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 5.749     ; 6.248     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 6.057     ; 6.202     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 3.858     ; 4.003     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 4.245     ; 4.390     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 4.434     ; 4.579     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 5.091     ; 5.236     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 5.769     ; 5.914     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 5.692     ; 5.837     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.177  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 7.357  ; 0.000         ;
; altera_reserved_tck                                      ; 44.282 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.062 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.086 ; 0.000         ;
; altera_reserved_tck                                      ; 0.175 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 14.720 ; 0.000         ;
; altera_reserved_tck                                      ; 49.383 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                      ; 0.575 ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.994 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 4.727  ; 0.000         ;
; sys_clk_pad_i                                            ; 9.449  ; 0.000         ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.729  ; 0.000         ;
; altera_reserved_tck                                      ; 49.415 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.177 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.791      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.229 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.739      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.331 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.637      ;
; 5.405 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.564      ;
; 5.417 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.162      ; 4.732      ;
; 5.428 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.521      ;
; 5.428 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.521      ;
; 5.428 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.521      ;
; 5.438 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.531      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.449 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.698      ;
; 5.455 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.513      ;
; 5.457 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.512      ;
; 5.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.116      ; 4.659      ;
; 5.466 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.162      ; 4.683      ;
; 5.469 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.162      ; 4.680      ;
; 5.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.469      ;
; 5.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.469      ;
; 5.480 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.469      ;
; 5.490 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.479      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.491 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.459      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.501 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.646      ;
; 5.507 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.509 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[25]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.461      ;
; 5.518 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.162      ; 4.631      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[14]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[13]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[11]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[10]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[9]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[8]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[7]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[6]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[5]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[4]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[0]                                                                                                                                                                                                                                                                                        ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[3]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.407      ;
; 5.543 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|dcpu_adr_r[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1453]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 4.351      ;
; 5.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1368:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.393      ;
; 5.559 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[10]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.410      ;
; 5.571 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[1]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.162      ; 4.578      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[2]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[3]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[11]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[0]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.581 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[24]                                                                                                                                                                                                                                                             ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 4.389      ;
; 5.582 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[2]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.367      ;
; 5.582 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[1]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.367      ;
; 5.582 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[0]                                                                                                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.367      ;
; 5.592 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 4.377      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[9]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[5]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[7]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[6]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.603 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.160      ; 4.544      ;
; 5.609 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                                                                                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4]                                                                                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 4.359      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 7.357  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 2.502      ;
; 7.362  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 2.497      ;
; 7.364  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 2.495      ;
; 7.474  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 2.384      ;
; 7.905  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 1.955      ;
; 8.071  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.133     ; 1.783      ;
; 8.116  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 1.746      ;
; 8.117  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.133     ; 1.737      ;
; 8.118  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.REFILL                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 1.744      ;
; 8.120  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.125     ; 1.742      ;
; 8.227  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.658      ;
; 8.270  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.133     ; 1.584      ;
; 8.274  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.133     ; 1.580      ;
; 8.345  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.540      ;
; 8.383  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.127     ; 1.477      ;
; 8.406  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.479      ;
; 8.439  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.136     ; 1.412      ;
; 8.453  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 1.428      ;
; 8.607  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 1.274      ;
; 8.636  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.249      ;
; 8.680  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.205      ;
; 8.690  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 1.182      ;
; 8.692  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 1.193      ;
; 8.813  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 1.059      ;
; 8.884  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.988      ;
; 8.903  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.969      ;
; 9.020  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.115     ; 0.852      ;
; 9.054  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 0.813      ;
; 9.157  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 0.728      ;
; 9.160  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.130     ; 0.697      ;
; 9.162  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.130     ; 0.695      ;
; 9.175  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.130     ; 0.682      ;
; 9.180  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 0.701      ;
; 9.251  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 0.640      ;
; 9.346  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.530      ;
; 9.346  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.530      ;
; 9.348  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.528      ;
; 9.409  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.456      ;
; 9.412  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.464      ;
; 9.419  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[1]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 0.447      ;
; 9.482  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                                                                                                       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.120     ; 0.385      ;
; 9.485  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.391      ;
; 9.493  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.372      ;
; 9.493  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.122     ; 0.372      ;
; 9.501  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                                                                                                    ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 0.372      ;
; 9.504  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.372      ;
; 9.505  ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                          ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 0.371      ;
; 10.501 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 9.465      ;
; 10.518 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 9.448      ;
; 10.542 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.449      ;
; 10.559 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.432      ;
; 10.583 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 9.328      ;
; 10.624 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 9.312      ;
; 10.627 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.364      ;
; 10.644 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.347      ;
; 10.651 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 9.319      ;
; 10.668 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 9.302      ;
; 10.676 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.032      ; 9.343      ;
; 10.678 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 9.091      ;
; 10.678 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 9.288      ;
; 10.693 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.032      ; 9.326      ;
; 10.709 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 9.227      ;
; 10.719 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 9.075      ;
; 10.719 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.272      ;
; 10.733 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 9.182      ;
; 10.749 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.024      ; 9.262      ;
; 10.751 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.009      ; 9.245      ;
; 10.752 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.022      ; 9.257      ;
; 10.755 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 9.146      ;
; 10.757 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.006      ; 9.236      ;
; 10.758 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 9.206      ;
; 10.762 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.188      ; 9.413      ;
; 10.766 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.024      ; 9.245      ;
; 10.768 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.009      ; 9.228      ;
; 10.769 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.022      ; 9.240      ;
; 10.774 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 9.233      ;
; 10.774 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.006      ; 9.219      ;
; 10.779 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.188      ; 9.396      ;
; 10.791 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 9.216      ;
; 10.796 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 9.130      ;
; 10.804 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.007      ; 9.190      ;
; 10.804 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.990      ;
; 10.804 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[14]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 9.187      ;
; 10.809 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.024      ; 9.202      ;
; 10.821 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[9]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.007      ; 9.173      ;
; 10.826 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|cpu_fsm_state                                                                                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[17]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.024      ; 9.185      ;
; 10.828 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[3]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 9.119      ;
; 10.828 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.214     ; 8.945      ;
; 10.828 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[24]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 9.142      ;
; 10.831 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[28]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 9.125      ;
; 10.833 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[7]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 9.108      ;
; 10.834 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[18]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 9.120      ;
; 10.839 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[23]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 9.099      ;
; 10.844 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.133      ; 9.276      ;
; 10.853 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~portb_address_reg0 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 8.969      ;
; 10.853 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2q                                                                                             ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[21]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.032      ; 9.166      ;
; 10.856 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[14]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[27]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 9.096      ;
; 10.869 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[12]                                                                                      ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.015     ; 9.103      ;
; 10.871 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[22]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.006      ; 9.122      ;
; 10.872 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|str_sync_wbff2                                                                                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.013      ; 9.128      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 6.014      ;
; 44.320 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.962      ;
; 44.473 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 5.821      ;
; 44.480 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 5.821      ;
; 44.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 5.808      ;
; 44.521 ; adv_dbg_if:dbg_if0|input_shift_reg[40]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.761      ;
; 44.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 5.730      ;
; 44.585 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.702      ;
; 44.604 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 5.690      ;
; 44.691 ; adv_dbg_if:dbg_if0|input_shift_reg[48]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.592      ;
; 44.693 ; adv_dbg_if:dbg_if0|input_shift_reg[50]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.590      ;
; 44.712 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 5.582      ;
; 44.788 ; adv_dbg_if:dbg_if0|input_shift_reg[35]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.517      ;
; 44.794 ; adv_dbg_if:dbg_if0|input_shift_reg[45]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.493      ;
; 44.803 ; adv_dbg_if:dbg_if0|input_shift_reg[52]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.480      ;
; 44.816 ; adv_dbg_if:dbg_if0|input_shift_reg[46]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.467      ;
; 44.862 ; adv_dbg_if:dbg_if0|input_shift_reg[29]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.443      ;
; 44.868 ; adv_dbg_if:dbg_if0|input_shift_reg[47]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.417      ;
; 44.868 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.417      ;
; 44.872 ; adv_dbg_if:dbg_if0|input_shift_reg[42]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.410      ;
; 44.913 ; adv_dbg_if:dbg_if0|input_shift_reg[51]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.370      ;
; 44.914 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.369      ;
; 44.921 ; adv_dbg_if:dbg_if0|input_shift_reg[31]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.384      ;
; 44.934 ; adv_dbg_if:dbg_if0|input_shift_reg[49]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.353      ;
; 44.948 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.337      ;
; 44.954 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.331      ;
; 44.965 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.320      ;
; 44.968 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.337      ;
; 44.976 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.307      ;
; 44.979 ; adv_dbg_if:dbg_if0|input_shift_reg[41]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.306      ;
; 44.982 ; adv_dbg_if:dbg_if0|input_shift_reg[37]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.303      ;
; 45.000 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.305      ;
; 45.029 ; adv_dbg_if:dbg_if0|input_shift_reg[38]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.253      ;
; 45.029 ; adv_dbg_if:dbg_if0|input_shift_reg[44]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.253      ;
; 45.031 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.252      ;
; 45.046 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.241      ;
; 45.048 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.237      ;
; 45.057 ; adv_dbg_if:dbg_if0|input_shift_reg[36]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.248      ;
; 45.058 ; adv_dbg_if:dbg_if0|input_shift_reg[39]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.229      ;
; 45.067 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.218      ;
; 45.087 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.200      ;
; 45.093 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.190      ;
; 45.099 ; adv_dbg_if:dbg_if0|input_shift_reg[33]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.206      ;
; 45.108 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.197      ;
; 45.129 ; adv_dbg_if:dbg_if0|input_shift_reg[30]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.176      ;
; 45.147 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.138      ;
; 45.166 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.139      ;
; 45.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.106      ;
; 45.181 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.102      ;
; 45.190 ; adv_dbg_if:dbg_if0|input_shift_reg[32]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.115      ;
; 45.196 ; adv_dbg_if:dbg_if0|input_shift_reg[43]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.086      ;
; 45.196 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.086      ;
; 45.200 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.085      ;
; 45.210 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 5.073      ;
; 45.223 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 5.062      ;
; 45.227 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 5.060      ;
; 45.245 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.060      ;
; 45.246 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 5.036      ;
; 45.264 ; adv_dbg_if:dbg_if0|input_shift_reg[34]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 5.041      ;
; 45.281 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.022      ;
; 45.284 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.019      ;
; 45.286 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 5.015      ;
; 45.308 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.974      ;
; 45.313 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 4.972      ;
; 45.351 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.952      ;
; 45.375 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 4.910      ;
; 45.383 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.918      ;
; 45.386 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.896      ;
; 45.386 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.896      ;
; 45.401 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 4.882      ;
; 45.403 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.894      ;
; 45.406 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.891      ;
; 45.412 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.889      ;
; 45.412 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.875      ;
; 45.425 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.878      ;
; 45.430 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.871      ;
; 45.438 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.844      ;
; 45.445 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.837      ;
; 45.465 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.836      ;
; 45.465 ; adv_dbg_if:dbg_if0|input_shift_reg[24]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.838      ;
; 45.468 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.819      ;
; 45.482 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.815      ;
; 45.491 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.796      ;
; 45.495 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 4.799      ;
; 45.505 ; adv_dbg_if:dbg_if0|input_shift_reg[26]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.798      ;
; 45.509 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 4.773      ;
; 45.520 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.781      ;
; 45.522 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.781      ;
; 45.554 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.733      ;
; 45.555 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.742      ;
; 45.577 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.710      ;
; 45.583 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.720      ;
; 45.584 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.717      ;
; 45.651 ; adv_dbg_if:dbg_if0|input_shift_reg[21]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.652      ;
; 45.658 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.645      ;
; 45.724 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 4.577      ;
; 45.725 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 4.562      ;
; 45.755 ; adv_dbg_if:dbg_if0|input_shift_reg[22]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.548      ;
; 45.757 ; adv_dbg_if:dbg_if0|input_shift_reg[28]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.546      ;
; 45.765 ; adv_dbg_if:dbg_if0|input_shift_reg[27]                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 4.538      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][776]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.418      ;
; 0.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][777]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.419      ;
; 0.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][557]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.422      ;
; 0.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][781]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.430      ;
; 0.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][810]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.431      ;
; 0.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][785]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.431      ;
; 0.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][787]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.431      ;
; 0.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1380] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.419      ;
; 0.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1368] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.420      ;
; 0.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][913]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.432      ;
; 0.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1492] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.413      ;
; 0.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][711]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.426      ;
; 0.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1379] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.428      ;
; 0.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1197] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.416      ;
; 0.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1183] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.425      ;
; 0.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1362] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.432      ;
; 0.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.431      ;
; 0.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1254] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.426      ;
; 0.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1198] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.425      ;
; 0.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1192] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.429      ;
; 0.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][382]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.432      ;
; 0.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.428      ;
; 0.100 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_reg[12]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1194]                                                                                                                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.326      ;
; 0.101 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[40]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[190]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.327      ;
; 0.101 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[21]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[944]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.325      ;
; 0.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][571]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.456      ;
; 0.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][941]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.457      ;
; 0.105 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[38]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[962]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.330      ;
; 0.105 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[514]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.321      ;
; 0.105 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[470]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.321      ;
; 0.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][522]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.453      ;
; 0.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.433      ;
; 0.107 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[475]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.322      ;
; 0.107 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[514]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.323      ;
; 0.107 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[126]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[804]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.325      ;
; 0.107 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[17]                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[811]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.324      ;
; 0.107 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[116]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.325      ;
; 0.107 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[31]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[180]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.325      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1255] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.456      ;
; 0.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][447]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.461      ;
; 0.108 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[63]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[475]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.323      ;
; 0.108 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[14]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[421]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.324      ;
; 0.108 ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|ciphertext_reg[101]                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[905]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.325      ;
; 0.108 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[62]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[474]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.325      ;
; 0.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][619]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.468      ;
; 0.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][543]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.462      ;
; 0.109 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[59]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[470]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.325      ;
; 0.109 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[30]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 0.327      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1189] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.458      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1199] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.458      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1051] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.456      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.458      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.466      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.456      ;
; 0.110 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[104]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[393]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.327      ;
; 0.110 ; aes_enc_128:aes_enc_128_0|aes_cipher_top:aes_cipher_128|text_out[121]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[799]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.327      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1223] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1128] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.466      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1061] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][944]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][882]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.459      ;
; 0.111 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[75]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[488]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.328      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1050] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.460      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][868]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 0.467      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.459      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.460      ;
; 0.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.462      ;
; 0.112 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[431]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.328      ;
; 0.112 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[94]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[509]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.328      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1195] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.461      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][870]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.461      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][860]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.469      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~porta_datain_reg0    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.460      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][346]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.458      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.461      ;
; 0.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.467      ;
; 0.113 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[115]                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[405]                                                                                                                                                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.329      ;
; 0.113 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[112]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[402]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.330      ;
; 0.113 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                                                      ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[427]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.329      ;
; 0.113 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[42]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[452]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.329      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.462      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][745]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.465      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][549]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.467      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][319]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.460      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][323]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.460      ;
; 0.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.468      ;
; 0.114 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[127]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[418]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.329      ;
; 0.114 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[19]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[426]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.330      ;
; 0.114 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[88]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[502]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.330      ;
; 0.114 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[48]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[458]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 0.331      ;
; 0.114 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[116]                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[406]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.330      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][775]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.471      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][546]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.465      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][829]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.463      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][296]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.460      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~porta_datain_reg0   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[27]                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[435]                                                                                                                                                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.331      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.464      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][855]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.470      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1436] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.463      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.086 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[17]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.422      ;
; 0.095 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean[3]                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3]                                                                                                 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 0.313      ;
; 0.097 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[25]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.433      ;
; 0.098 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.313      ;
; 0.098 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.313      ;
; 0.103 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.313      ;
; 0.104 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.314      ;
; 0.113 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 0.466      ;
; 0.115 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done                              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                                  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 0.325      ;
; 0.115 ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2]                                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 0.330      ;
; 0.115 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.442      ;
; 0.116 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.443      ;
; 0.117 ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                    ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.444      ;
; 0.119 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[9]                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.461      ;
; 0.122 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][14]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 0.475      ;
; 0.123 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[15]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.466      ;
; 0.126 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[14]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.462      ;
; 0.126 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[21]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.462      ;
; 0.127 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.249      ; 0.480      ;
; 0.129 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.476      ;
; 0.129 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][24]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.463      ;
; 0.129 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[18]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.465      ;
; 0.130 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[31]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.466      ;
; 0.131 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[30]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[10]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.473      ;
; 0.132 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[16]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.468      ;
; 0.132 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.475      ;
; 0.132 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[0]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.475      ;
; 0.133 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[9]                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.472      ;
; 0.133 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[11]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.469      ;
; 0.134 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[3]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.481      ;
; 0.134 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[12]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.470      ;
; 0.134 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[23]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.470      ;
; 0.135 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[23]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.480      ;
; 0.136 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][3]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.471      ;
; 0.137 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][14]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.484      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[1]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[7]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.471      ;
; 0.138 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][15]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[19]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a0~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.483      ;
; 0.139 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][19]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.486      ;
; 0.139 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][27]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[5]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.473      ;
; 0.140 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[2]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.487      ;
; 0.140 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.480      ;
; 0.140 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][28]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[22]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[22]                      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_r8e1:auto_generated|ram_block1a8~porta_datain_reg0 ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.485      ;
; 0.141 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][25]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[13]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.477      ;
; 0.141 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[29]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.477      ;
; 0.142 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][6]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.489      ;
; 0.142 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a64~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_is[3]                                                        ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ram_block1a0~porta_datain_reg0  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.490      ;
; 0.143 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[1]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][16]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.483      ;
; 0.144 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[11]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.483      ;
; 0.144 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][20]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.478      ;
; 0.145 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[6]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.479      ;
; 0.145 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][18]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.492      ;
; 0.145 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[3][8]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.479      ;
; 0.145 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[26]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.481      ;
; 0.146 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[7]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[0]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[3]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[27]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.483      ;
; 0.149 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[14]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.488      ;
; 0.149 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[1]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.496      ;
; 0.150 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.497      ;
; 0.151 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][22]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.485      ;
; 0.151 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][1]                    ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[2]                                                                 ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.485      ;
; 0.151 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_addr[2]                                                               ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_address_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.485      ;
; 0.152 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[8]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[12]                          ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[20]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a3~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.488      ;
; 0.152 ; ethmac:ethmac0|eth_wishbone:wishbone|ram_di[24]                                                                ; ethmac:ethmac0|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:mem_rtl_0|altsyncram_6j41:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.488      ;
; 0.153 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][23]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][29]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.487      ;
; 0.154 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[15]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.493      ;
; 0.154 ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                                                        ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.493      ;
; 0.154 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][18]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.488      ;
; 0.155 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][20]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.502      ;
; 0.155 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][15]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.489      ;
; 0.156 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][31]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][21]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[2]                           ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_tx_bd[12]                          ; sdc_controller:sdc_controller_0|sd_bd:tx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.497      ;
; 0.158 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|dat_in_m_rx_bd[0]                           ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|altsyncram:bd_mem_rtl_0|altsyncram_jfi1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.497      ;
; 0.158 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|kcnt[0]                                          ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_address_reg0                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.505      ;
; 0.158 ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][13]                   ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|altsyncram:kb_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a32~porta_datain_reg0                                       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.492      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[4]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[5]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wen_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0010                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1001                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1011                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.010                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0100                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|operation[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1001                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0111                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0011                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|ren_tff                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.0010                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.001                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; adv_dbg_if:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.011                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[947]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[946]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.312      ;
; 0.179 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|stall_reg                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i|cpu_reset                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[519]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[518]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[752]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[751]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1332]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1331]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1336]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1335]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1338]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1337]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1396]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1395]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1579] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1578] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1639] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1638] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1654] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1653] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1693] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1692] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3916] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3915] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[846]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[845]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1166]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1165]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1235]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1234]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1272]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1271]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1274]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1273]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1945] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1944] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2092] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2091] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3670] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3669] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[916]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[915]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[940]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[939]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[955]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[954]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[965]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[964]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[991]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[990]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1031]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1030]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1032]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1031]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2386] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2385] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3517] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3516] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3727] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3726] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3964] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3963] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3976] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3975] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4093] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4092] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[10]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[15]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[7]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[11]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[0]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[14]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[12]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.720 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[8]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.107     ; 5.160      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[1]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[5]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[3]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[13]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[2]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[6]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.734 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[4]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.149      ;
; 14.735 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|cmd_arg[19]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.147      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[8]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[9]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[10]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[11]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[12]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[14]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[15]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[24]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[25]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[26]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[27]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[28]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[29]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[30]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[31]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.055      ; 5.180      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.830 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.047      ; 5.172      ;
; 14.908 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.003     ; 5.076      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.IDLE          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[33]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.038      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_in_int          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.SETUP         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|req_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|state.EXECUTE       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.909 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_out             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.032      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[30]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.020      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[34]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.020      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[32]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.020      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[21]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.013      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[13]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.013      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[9]          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.013      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[29]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.013      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|cmd_out[37]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.020      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[0]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.015      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[1]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.015      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[2]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.015      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|debounce[3]         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.015      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|card_present        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 5.015      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|ack_q               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.031      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|complete            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.031      ;
; 14.910 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[14]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.025      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|Dat_Int_Status[2] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_failed      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_rx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.998      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.998      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|new_bw                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.998      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|a_cmp_tx          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|settings[13]        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 5.008      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[8]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.004      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[12]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.004      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[11]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 5.012      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[10]      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 5.005      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1|RESP_1_REG[9]       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.004      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|ack_transfer      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_data_master:data_master_1|trans_done        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 4.997      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo  ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.004      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.998      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|m_wr_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 4.998      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[0]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[1]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[2]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[6]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|s_rd_pnt[3]                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[8]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[2]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
; 14.911 ; clkgen:clkgen0|wb_rst_shr[15] ; sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem_rtl_0_bypass[4]             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 4.999      ;
+--------+-------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 0.913      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.452      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.449      ;
; 95.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.361      ;
; 95.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.355      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.315      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.315      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[13]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.311      ;
; 95.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[16]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.303      ;
; 95.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.303      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                   ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1000    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.240      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.692 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|word_count[3]                                         ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.226      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.215      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|wr_reg          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.1111    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0100    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0011    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0001    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
; 95.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg.0010    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.220      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.705      ;
; 0.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.791      ;
; 0.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.791      ;
; 0.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.796      ;
; 0.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.796      ;
; 0.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.827      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.070      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.081      ;
; 0.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.083      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.092      ;
; 0.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.094      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 0.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.131      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.032 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.159      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|str_sync           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[30]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[20]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[18]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[17]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[23]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.131 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0111                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[21]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.252      ;
; 1.162 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.292      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[19]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[15]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[22]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[24]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.187 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|addr_reg[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.323      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[14]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[12]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[11]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[20]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
; 1.206 ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.0110                                     ; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.326      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.994 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.093      ;
; 0.994 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.093      ;
; 0.994 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.093      ;
; 0.994 ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|reset_rx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.093      ;
; 1.007 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.135      ;
; 1.015 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.145      ;
; 1.015 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.145      ;
; 1.187 ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|reset_tx_fifo            ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.289      ;
; 1.343 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.476      ;
; 1.351 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.486      ;
; 1.351 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.486      ;
; 1.455 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.585      ;
; 1.455 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[1]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.585      ;
; 1.455 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[2]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.585      ;
; 1.455 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo|adr_o[3]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.585      ;
; 1.523 ; sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|software_reset_reg[0] ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|sd_tx_fifo:Tx_Fifo|adr_i[0]                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.630      ;
; 1.931 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.250      ; 2.265      ;
; 1.937 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[24]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 2.247      ;
; 1.938 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[17]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 2.259      ;
; 1.945 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                    ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.208      ; 2.237      ;
; 1.946 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[10]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.223      ;
; 1.946 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.223      ;
; 1.947 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[10]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 2.218      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|flushpipe_r                                          ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.259      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[13]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.263      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[14]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 2.263      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[19]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 2.255      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[21]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 2.257      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[26]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.259      ;
; 1.950 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_default[30]                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 2.259      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[43] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[42] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[47] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[44] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[45] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[46] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[40] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[41] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[48] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[34] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[33] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[35] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[38] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[36] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[37] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.959 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[39] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 2.283      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[31]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 2.222      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[19]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 2.222      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[20]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 2.222      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[51] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[50] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[49] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[57] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[56] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[59] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[58] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[54] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[52] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[55] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[53] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[63] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[60] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[62] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.960 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[61] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.277      ;
; 1.961 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[14]                                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.235      ;
; 1.961 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[26]                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.235      ;
; 1.961 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[2]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 2.235      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[18] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[19] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[20] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[21] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[22] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[23] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[31] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[27] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[26] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[28] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[25] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[30] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[29] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[32] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.963 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|p0[24] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 2.291      ;
; 1.965 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[19]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 2.253      ;
; 1.965 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[10]                                             ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 2.253      ;
; 2.136 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs                                                                        ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 2.328      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[14]                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.266      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wbstate.00                                                                         ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.281      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wre                                                                                ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.281      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; uart16550:uart16550_0|uart_wb:wb_interface|wb_we_is                                                                           ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.281      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[0]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[29]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.276      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[31]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.276      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[28]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.276      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[30]                                                                     ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.276      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDRead                                                                                   ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[2]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[1]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|eth_wishbone:wishbone|BDWrite[3]                                                                               ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.138 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; ethmac:ethmac0|temp_wb_ack_o_reg                                                                                              ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.312      ;
; 2.139 ; clkgen:clkgen0|wb_rst_shr[15]                                                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[11]                            ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.028      ; 2.251      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0                                                                                                                     ;
; 4.727 ; 4.957        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_bytena_reg0                                                                                                                     ;
; 4.728 ; 4.958        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a8~portb_datain_reg0                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[345]                                                                                                                                                                                                                                                                                            ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[394]                                                                                                                                                                                                                                                                                            ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[405]                                                                                                                                                                                                                                                                                            ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[437]                                                                                                                                                                                                                                                                                            ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[379]                                                                                                                                                                                                                                                                                         ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[380]                                                                                                                                                                                                                                                                                         ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[394]                                                                                                                                                                                                                                                                                         ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][345]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][405]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][437]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][345]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][405]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][437]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][345]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][405]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][437]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][264]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][295]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][345]                                                                                                                                                                                                       ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|holdff   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|regoutff ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|holdff   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|regoutff ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|holdff   ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|regoutff ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                    ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_we_reg                                                                                                                          ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_bytena_reg0                                                                                                                     ;
; 4.729 ; 4.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                     ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~26                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~27                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~28                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~29                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~31                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~37                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~38                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~40                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~41                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~44                                                                                                                                                                                                                                                                               ;
; 4.729 ; 4.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active~51                                                                                                                                                                                                                                                                               ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1319]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1323]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1348]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1427]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1460]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1476]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1500]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1503]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1519]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1523]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1524]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1525]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1526]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1528]                                                                                                                                                                                                                                                                                           ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[263]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[264]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[274]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[275]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[286]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[290]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[291]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[292]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[294]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[295]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[301]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[303]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[306]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[309]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[312]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[318]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[321]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[329]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[331]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[346]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[367]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                             ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[370]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[372]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[374]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[415]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[427]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[439]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[442]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[444]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[449]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[454]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[471]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[492]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[504]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[514]                                                                                                                                                                                                                                                                                            ;
; 4.730 ; 4.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk_pad_i'                                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.468  ; 9.468        ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|i                                              ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk_pad_i ; Rise       ; sys_clk_pad_i                                                      ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_in_r[121]                            ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|text_out[125]                             ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[0]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[16]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[17]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[18]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[19]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[1]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[20]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[21]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[22]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[23]                                 ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[2]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[3]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[4]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[5]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[6]                                  ;
; 9.729 ; 9.959        ; 0.230          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx|din[7]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[103]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[107]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[108]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[10]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[110]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[111]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[114]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[119]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[11]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[121]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[123]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[125]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[127]                                 ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[13]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[14]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[17]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[21]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[22]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[24]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[25]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[27]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[3]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[71]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[74]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[75]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[76]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[77]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[78]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[79]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_reg[80]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[111]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[113]                                  ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[15]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[17]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[1]                                    ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[23]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[33]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[35]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[37]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[3]                                    ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[47]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[49]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[55]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[65]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[67]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[79]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[81]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[97]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|plaintext_reg[99]                                   ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[25] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[26] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[27] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[28] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[29] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[30] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|out[31] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3] ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][13]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][15]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][18]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][19]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][20]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][22]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][23]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][26]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][27]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][29]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][2]             ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][30]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[0][31]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][13]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][18]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][20]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][22]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][26]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][27]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][29]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][2]             ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][30]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[1][31]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][13]            ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; aes_dec_128:aes_dec_128_0|aes_inv_cipher_top:aes_decipher_128|aes_key_expand_128:u0|w[2][15]            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1044~portb_address_reg0                                                        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1224~portb_address_reg0                                                        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1260~portb_address_reg0                                                        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1170~portb_address_reg0                                                        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1242~portb_address_reg0                                                        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a774~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a792~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a810~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a846~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a864~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1098~portb_address_reg0                                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1116~portb_address_reg0                                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1134~portb_address_reg0                                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1152~portb_address_reg0                                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a18~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1062~portb_address_reg0                                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1188~portb_address_reg0                                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1206~portb_address_reg0                                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1278~portb_address_reg0                                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1404~portb_address_reg0                                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a36~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a936~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1008~portb_address_reg0                                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1026~portb_address_reg0                                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1080~portb_address_reg0                                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a108~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a126~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1440~portb_address_reg0                                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a144~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1458~portb_address_reg0                                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a162~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a180~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a198~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a216~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a234~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a252~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a396~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a414~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a54~portb_address_reg0                                                          ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a828~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a882~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a900~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a918~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a954~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a972~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a990~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1296~portb_address_reg0                                                        ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a270~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a360~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a378~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a432~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a468~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a540~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a612~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a630~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a702~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a720~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a72~portb_address_reg0                                                          ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a756~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a90~portb_address_reg0                                                          ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1314~portb_address_reg0                                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1422~portb_address_reg0                                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1476~portb_address_reg0                                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1494~portb_address_reg0                                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1530~portb_address_reg0                                                        ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a522~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a558~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a576~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a594~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a666~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a738~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1332~portb_address_reg0                                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1350~portb_address_reg0                                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1368~portb_address_reg0                                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1386~portb_address_reg0                                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1548~portb_address_reg0                                                        ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a306~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a324~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a342~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a450~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a486~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a504~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a648~portb_address_reg0                                                         ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a684~portb_address_reg0                                                         ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a1512~portb_address_reg0                                                        ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p824:auto_generated|ram_block1a288~portb_address_reg0                                                         ;
; 49.434 ; 49.650       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                    ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2312] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2313] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2314] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2315] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2316] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2317] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2318] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2319] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2320] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2362] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2369] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2370] ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.577 ; 1.975 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 2.044 ; 2.555 ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; 4.806 ; 5.221 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 2.861 ; 3.688 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 2.714 ; 3.525 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 2.773 ; 3.586 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 2.670 ; 3.500 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 2.678 ; 3.511 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 2.788 ; 3.617 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 2.759 ; 3.566 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 2.652 ; 3.476 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 2.768 ; 3.599 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 2.780 ; 3.611 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 2.548 ; 3.337 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 2.576 ; 3.379 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 2.665 ; 3.456 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 2.741 ; 3.594 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 2.861 ; 3.688 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 2.750 ; 3.576 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 2.693 ; 3.523 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; 3.455 ; 4.125 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 3.214 ; 3.876 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 4.767 ; 5.926 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 4.333 ; 5.382 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 3.983 ; 4.968 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 3.713 ; 4.655 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 4.102 ; 5.120 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 4.301 ; 5.314 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 3.879 ; 4.873 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 4.712 ; 5.836 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 4.767 ; 5.926 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 2.808 ; 3.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 3.241 ; 4.115 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 0.730  ; 0.350  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.499  ; 0.119  ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; -4.166 ; -4.631 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.180 ; -2.956 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.339 ; -3.136 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.400 ; -3.206 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.295 ; -3.111 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.303 ; -3.122 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.409 ; -3.224 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.386 ; -3.187 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.279 ; -3.089 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.395 ; -3.218 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.402 ; -3.219 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.180 ; -2.956 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.206 ; -2.995 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.297 ; -3.082 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.364 ; -3.202 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.485 ; -3.304 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.378 ; -3.197 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.318 ; -3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; -2.551 ; -3.221 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.327 ; -2.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.268 ; -4.184 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.861 ; -4.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.543 ; -4.492 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.268 ; -4.184 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.668 ; -4.665 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.860 ; -4.852 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.456 ; -4.431 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -4.254 ; -5.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -4.279 ; -5.408 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.384 ; -2.997 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.838 ; -3.710 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 7.873 ; 8.572 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 4.079 ; 3.972 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.858 ; 2.953 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 3.110 ; 3.237 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.384 ; 3.541 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.424 ; 3.603 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.743 ; 3.961 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.369 ; 3.505 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.519 ; 3.668 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.786 ; 3.972 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 3.184 ; 3.282 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.923 ; 3.001 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 3.344 ; 3.479 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 4.079 ; 3.903 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.627 ; 2.699 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 3.040 ; 3.170 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.452 ; 2.494 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 3.040 ; 3.170 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.645 ; 2.702 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.169 ;       ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 3.194 ; 3.334 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.817 ; 2.910 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.557 ; 2.606 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 3.033 ; 3.140 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.850 ; 2.942 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 3.186 ; 3.322 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 3.194 ; 3.334 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 3.056 ; 3.181 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.616 ; 2.682 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.848 ; 2.949 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 3.163 ; 3.293 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.886 ; 2.994 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.899 ; 3.007 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 3.029 ; 3.148 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 3.119 ; 3.238 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 3.135 ; 3.270 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.814 ; 2.923 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.938 ; 3.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.841 ; 2.914 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.938 ; 3.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.883 ; 2.966 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.590 ; 2.638 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;       ; 0.112 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.305 ; 2.398 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.506 ; 2.609 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 3.960 ; 4.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.960 ; 3.764 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.618 ; 2.679 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.769 ; 2.817 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.542 ; 2.592 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.701 ; 2.762 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.780 ; 3.931 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 3.042 ; 3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.863 ; 4.015 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.315 ; 3.430 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.515 ; 4.828 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.833  ; 7.524  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.352  ; 2.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.577  ; 2.666  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.819  ; 2.939  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.081  ; 3.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.120  ; 3.289  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.423  ; 3.631  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.065  ; 3.193  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.209  ; 3.350  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.465  ; 3.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.888  ; 2.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.637  ; 2.709  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.742  ; 2.784  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 3.808  ; 3.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.352  ; 2.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.187  ; 2.225  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.187  ; 2.225  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.750  ; 2.873  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.373  ; 2.425  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.286  ; 2.331  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.536  ; 2.623  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.286  ; 2.331  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.742  ; 2.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.566  ; 2.652  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.888  ; 3.016  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.897  ; 3.029  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.764  ; 2.882  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.341  ; 2.403  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.564  ; 2.659  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.867  ; 2.989  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.601  ; 2.702  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.614  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.738  ; 2.850  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.826  ; 2.937  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.840  ; 2.967  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.532  ; 2.635  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.558  ; 2.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.558  ; 2.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.652  ; 2.723  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.601  ; 2.678  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.319  ; 2.363  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.042  ; 2.132  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.235  ; 2.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.270  ; 2.316  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.692  ; 3.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.344  ; 2.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.489  ; 2.534  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.270  ; 2.316  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.424  ; 2.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.460  ; 3.602  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.751  ; 2.838  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.539  ; 3.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.014  ; 3.122  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.054  ; 4.196  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.681 ; 2.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.172 ; 3.098 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.172 ; 3.098 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.248 ; 3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.243 ; 3.169 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.243 ; 3.169 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.231 ; 3.157 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.231 ; 3.157 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.248 ; 3.174 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 2.962 ; 2.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.681 ; 2.607 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.053 ; 2.979 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.053 ; 2.979 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 2.962 ; 2.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.928 ; 2.854 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.928 ; 2.854 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.037 ; 2.963 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.533 ; 2.519 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.535 ; 2.461 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.327 ; 4.011 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.837 ; 3.763 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.535 ; 2.461 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.788 ; 2.714 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.879 ; 2.805 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.279 ; 3.205 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.629 ; 3.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.657 ; 3.583 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.392 ; 2.318 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 2.863 ; 2.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 2.863 ; 2.789 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 2.936 ; 2.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 2.931 ; 2.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 2.931 ; 2.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 2.920 ; 2.846 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 2.920 ; 2.846 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 2.936 ; 2.862 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 2.661 ; 2.587 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.392 ; 2.318 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.749 ; 2.675 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.749 ; 2.675 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 2.661 ; 2.587 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.629 ; 2.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.629 ; 2.555 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 2.733 ; 2.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.248 ; 2.234 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.251 ; 2.177 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.033 ; 3.717 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.501 ; 3.427 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.251 ; 2.177 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.494 ; 2.420 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.581 ; 2.507 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 2.965 ; 2.891 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.301 ; 3.227 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.328 ; 3.254 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.743     ; 2.817     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 3.307     ; 3.381     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 3.307     ; 3.381     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.386     ; 3.460     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.381     ; 3.455     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.381     ; 3.455     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.368     ; 3.442     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.368     ; 3.442     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.386     ; 3.460     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 3.051     ; 3.125     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.743     ; 2.817     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 3.167     ; 3.241     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 3.167     ; 3.241     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 3.051     ; 3.125     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 3.012     ; 3.086     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 3.012     ; 3.086     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 3.149     ; 3.223     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.632     ; 2.646     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.559     ; 2.633     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 4.114     ; 4.430     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 4.031     ; 4.105     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.559     ; 2.633     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.812     ; 2.886     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.934     ; 3.008     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.387     ; 3.461     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.845     ; 3.919     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.796     ; 3.870     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port    ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_dq_pad_io[*]   ; sys_clk_pad_i ; 2.448     ; 2.522     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i ; 2.990     ; 3.064     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i ; 2.990     ; 3.064     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i ; 3.066     ; 3.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i ; 3.061     ; 3.135     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i ; 3.061     ; 3.135     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i ; 3.048     ; 3.122     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i ; 3.048     ; 3.122     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i ; 3.066     ; 3.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i ; 2.744     ; 2.818     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i ; 2.448     ; 2.522     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i ; 2.856     ; 2.930     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i ; 2.856     ; 2.930     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i ; 2.744     ; 2.818     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i ; 2.707     ; 2.781     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i ; 2.707     ; 2.781     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i ; 2.838     ; 2.912     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i ; 2.343     ; 2.357     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i ; 2.271     ; 2.345     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i ; 3.815     ; 4.131     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i ; 3.685     ; 3.759     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i ; 2.271     ; 2.345     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i ; 2.514     ; 2.588     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i ; 2.631     ; 2.705     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i ; 3.066     ; 3.140     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i ; 3.506     ; 3.580     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i ; 3.459     ; 3.533     ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 0.166  ; 0.062 ; 9.987    ; 0.575   ; 4.604               ;
;  altera_reserved_tck                                      ; 38.238 ; 0.175 ; 48.110   ; 0.575   ; 49.415              ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.166  ; 0.062 ; N/A      ; N/A     ; 4.604               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.734  ; 0.086 ; 9.987    ; 0.994   ; 9.607               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.449               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk_pad_i                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 3.635 ; 3.737 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 4.999 ; 5.078 ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; 8.747 ; 9.109 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; 5.407 ; 5.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; 5.117 ; 5.550 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; 5.207 ; 5.699 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; 4.985 ; 5.491 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; 5.003 ; 5.508 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; 5.251 ; 5.723 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; 5.163 ; 5.656 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; 4.936 ; 5.434 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; 5.195 ; 5.718 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; 5.219 ; 5.690 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; 4.779 ; 5.231 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; 4.854 ; 5.314 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; 5.032 ; 5.500 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; 5.111 ; 5.627 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; 5.407 ; 5.888 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; 5.180 ; 5.695 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; 5.013 ; 5.516 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; 6.390 ; 6.831 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; 6.102 ; 6.419 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; 9.233 ; 9.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; 8.428 ; 8.857 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; 7.718 ; 8.171 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; 7.194 ; 7.658 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; 7.949 ; 8.394 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; 8.368 ; 8.681 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; 7.464 ; 7.945 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; 9.102 ; 9.659 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; 9.233 ; 9.877 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; 5.075 ; 5.452 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; 6.011 ; 6.554 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port             ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi   ; altera_reserved_tck ; 1.086  ; 1.002  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms   ; altera_reserved_tck ; 0.499  ; 0.278  ; Rise       ; altera_reserved_tck                                      ;
; aes_key_load          ; sys_clk_pad_i       ; -4.166 ; -4.631 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]    ; sys_clk_pad_i       ; -2.180 ; -2.956 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]   ; sys_clk_pad_i       ; -2.339 ; -3.136 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]   ; sys_clk_pad_i       ; -2.400 ; -3.206 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]   ; sys_clk_pad_i       ; -2.295 ; -3.111 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]   ; sys_clk_pad_i       ; -2.303 ; -3.122 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]   ; sys_clk_pad_i       ; -2.409 ; -3.224 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]   ; sys_clk_pad_i       ; -2.386 ; -3.187 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]   ; sys_clk_pad_i       ; -2.279 ; -3.089 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]   ; sys_clk_pad_i       ; -2.395 ; -3.218 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]   ; sys_clk_pad_i       ; -2.402 ; -3.219 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]   ; sys_clk_pad_i       ; -2.180 ; -2.956 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10]  ; sys_clk_pad_i       ; -2.206 ; -2.995 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11]  ; sys_clk_pad_i       ; -2.297 ; -3.082 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12]  ; sys_clk_pad_i       ; -2.364 ; -3.202 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13]  ; sys_clk_pad_i       ; -2.485 ; -3.304 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14]  ; sys_clk_pad_i       ; -2.378 ; -3.197 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15]  ; sys_clk_pad_i       ; -2.318 ; -3.134 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; aes_key_load          ; sys_clk_pad_i       ; -2.551 ; -3.221 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_md_pad_io        ; sys_clk_pad_i       ; -2.327 ; -2.967 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]           ; sys_clk_pad_i       ; -3.268 ; -4.184 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]          ; sys_clk_pad_i       ; -3.861 ; -4.883 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]          ; sys_clk_pad_i       ; -3.543 ; -4.492 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]          ; sys_clk_pad_i       ; -3.268 ; -4.184 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]          ; sys_clk_pad_i       ; -3.668 ; -4.665 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]          ; sys_clk_pad_i       ; -3.860 ; -4.852 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]          ; sys_clk_pad_i       ; -3.456 ; -4.431 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]          ; sys_clk_pad_i       ; -4.254 ; -5.353 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]          ; sys_clk_pad_i       ; -4.279 ; -5.408 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_card_detect_pad_i ; sys_clk_pad_i       ; -2.384 ; -2.997 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_srx_pad_i       ; sys_clk_pad_i       ; -2.838 ; -3.710 ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 14.816 ; 15.426 ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 7.669  ; 7.474  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 5.672  ; 5.603  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 6.209  ; 6.127  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 6.738  ; 6.607  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 6.805  ; 6.740  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 7.457  ; 7.453  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 6.777  ; 6.697  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 7.082  ; 6.927  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 7.669  ; 7.474  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 6.414  ; 6.268  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 5.903  ; 5.783  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 6.792  ; 6.659  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 7.233  ; 6.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 5.364  ; 5.259  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 6.088  ; 6.042  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 4.898  ; 4.821  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 6.088  ; 6.042  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 5.301  ; 5.181  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; 0.629  ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 6.489  ; 6.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 5.693  ; 5.578  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 5.216  ; 5.100  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 6.237  ; 6.059  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 5.794  ; 5.665  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 6.478  ; 6.321  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 6.489  ; 6.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 6.199  ; 6.046  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 5.331  ; 5.242  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 5.762  ; 5.665  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 6.409  ; 6.246  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 5.826  ; 5.788  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 5.831  ; 5.761  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 6.120  ; 6.069  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 6.325  ; 6.138  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 6.336  ; 6.266  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 5.647  ; 5.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 5.898  ; 5.810  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 5.755  ; 5.653  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 5.898  ; 5.810  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 5.775  ; 5.632  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 5.177  ; 5.070  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; 0.537  ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 4.835  ; 4.805  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 5.193  ; 5.146  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 7.837  ; 7.505  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 6.993  ; 6.599  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 5.223  ; 5.125  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 5.577  ; 5.376  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 5.116  ; 5.004  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 5.397  ; 5.274  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 7.625  ; 7.329  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 6.113  ; 5.933  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 7.837  ; 7.505  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 6.678  ; 6.447  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 9.067  ; 9.001  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port            ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo  ; altera_reserved_tck ; 6.833  ; 7.524  ; Fall       ; altera_reserved_tck                                      ;
; sdram_a_pad_o[*]     ; sys_clk_pad_i       ; 2.352  ; 2.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[0]    ; sys_clk_pad_i       ; 2.577  ; 2.666  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[1]    ; sys_clk_pad_i       ; 2.819  ; 2.939  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[2]    ; sys_clk_pad_i       ; 3.081  ; 3.230  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[3]    ; sys_clk_pad_i       ; 3.120  ; 3.289  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[4]    ; sys_clk_pad_i       ; 3.423  ; 3.631  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[5]    ; sys_clk_pad_i       ; 3.065  ; 3.193  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[6]    ; sys_clk_pad_i       ; 3.209  ; 3.350  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[7]    ; sys_clk_pad_i       ; 3.465  ; 3.641  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[8]    ; sys_clk_pad_i       ; 2.888  ; 2.979  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[9]    ; sys_clk_pad_i       ; 2.637  ; 2.709  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[10]   ; sys_clk_pad_i       ; 2.742  ; 2.784  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[11]   ; sys_clk_pad_i       ; 3.808  ; 3.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_a_pad_o[12]   ; sys_clk_pad_i       ; 2.352  ; 2.419  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_pad_o[*]    ; sys_clk_pad_i       ; 2.187  ; 2.225  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[0]   ; sys_clk_pad_i       ; 2.187  ; 2.225  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_pad_o[1]   ; sys_clk_pad_i       ; 2.750  ; 2.873  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_pad_o      ; sys_clk_pad_i       ; 2.373  ; 2.425  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ; -0.002 ;        ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq_pad_io[*]   ; sys_clk_pad_i       ; 2.286  ; 2.331  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[0]  ; sys_clk_pad_i       ; 2.536  ; 2.623  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[1]  ; sys_clk_pad_i       ; 2.286  ; 2.331  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[2]  ; sys_clk_pad_i       ; 2.742  ; 2.843  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[3]  ; sys_clk_pad_i       ; 2.566  ; 2.652  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[4]  ; sys_clk_pad_i       ; 2.888  ; 3.016  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[5]  ; sys_clk_pad_i       ; 2.897  ; 3.029  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[6]  ; sys_clk_pad_i       ; 2.764  ; 2.882  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[7]  ; sys_clk_pad_i       ; 2.341  ; 2.403  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[8]  ; sys_clk_pad_i       ; 2.564  ; 2.659  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[9]  ; sys_clk_pad_i       ; 2.867  ; 2.989  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[10] ; sys_clk_pad_i       ; 2.601  ; 2.702  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[11] ; sys_clk_pad_i       ; 2.614  ; 2.716  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[12] ; sys_clk_pad_i       ; 2.738  ; 2.850  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[13] ; sys_clk_pad_i       ; 2.826  ; 2.937  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[14] ; sys_clk_pad_i       ; 2.840  ; 2.967  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq_pad_io[15] ; sys_clk_pad_i       ; 2.532  ; 2.635  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_pad_o[*]   ; sys_clk_pad_i       ; 2.558  ; 2.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[0]  ; sys_clk_pad_i       ; 2.558  ; 2.626  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_pad_o[1]  ; sys_clk_pad_i       ; 2.652  ; 2.723  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_pad_o      ; sys_clk_pad_i       ; 2.601  ; 2.678  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_pad_o       ; sys_clk_pad_i       ; 2.319  ; 2.363  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_pad_o      ; sys_clk_pad_i       ;        ; -0.059 ; Fall       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ;
; eth0_md_pad_io       ; sys_clk_pad_i       ; 2.042  ; 2.132  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; eth0_mdc_pad_o       ; sys_clk_pad_i       ; 2.235  ; 2.334  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; gpio0_io[*]          ; sys_clk_pad_i       ; 2.270  ; 2.316  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[0]         ; sys_clk_pad_i       ; 3.692  ; 3.492  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[1]         ; sys_clk_pad_i       ; 2.344  ; 2.400  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[2]         ; sys_clk_pad_i       ; 2.489  ; 2.534  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[3]         ; sys_clk_pad_i       ; 2.270  ; 2.316  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[4]         ; sys_clk_pad_i       ; 2.424  ; 2.481  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[5]         ; sys_clk_pad_i       ; 3.460  ; 3.602  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[6]         ; sys_clk_pad_i       ; 2.751  ; 2.838  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
;  gpio0_io[7]         ; sys_clk_pad_i       ; 3.539  ; 3.682  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; sdc_clk_pad_o        ; sys_clk_pad_i       ; 3.014  ; 3.122  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
; uart0_stx_pad_o      ; sys_clk_pad_i       ; 4.054  ; 4.196  ; Rise       ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_en          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_tx_er          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_md_pad_io      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; sdram_dq_pad_io[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq_pad_io[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio0_io[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_md_pad_io        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_cmd_pad_io        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdc_dat_pad_io[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; aes_key_load          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n_pad_i           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk_pad_i         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; eth0_tx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_col              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_clk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_crs              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_dv               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth0_rx_er            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdc_card_detect_pad_i ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart0_srx_pad_i       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_ba_pad_o[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba_pad_o[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a_pad_o[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_a_pad_o[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n_pad_o    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_pad_o      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm_pad_o[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart0_stx_pad_o     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_tx_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_en          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_tx_er          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc_pad_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_clk_pad_o       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq_pad_io[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio0_io[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio0_io[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; eth0_md_pad_io      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdc_cmd_pad_io      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdc_dat_pad_io[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00923 V          ; 0.196 V                              ; 0.189 V                              ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00923 V         ; 0.196 V                             ; 0.189 V                             ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 171546     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 267694     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 41232      ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 52         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 407360979  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 171546     ; 0        ; 247      ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 267694     ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; 41232      ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 52         ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 407360979  ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 9702       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3111       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; 9702       ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                      ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] ; 3111       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 639   ; 639  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jan 23 22:02:54 2015
Info: Command: quartus_sta orpsoc_top -c orpsoc_top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'orpsoc_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clkgen0|pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]} {clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net
Warning (332049): Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection
    Info (332050): set_false_path -through [get_nets {rst_n_pad_i}]
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|CMD_OUT[32] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8] is being clocked by aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|BlockTxDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73] is being clocked by aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.166               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.734               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.238               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.223               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.250               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.392               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 9.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.987               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.110               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.229               0.000 altera_reserved_tck 
    Info (332119):     2.037               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.615               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.616               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.815               0.000 sys_clk_pad_i 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|CMD_OUT[32] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8] is being clocked by aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|BlockTxDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73] is being clocked by aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.935               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.357               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.076               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.229               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.254               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.345               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.914               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    48.293               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.135               0.000 altera_reserved_tck 
    Info (332119):     1.845               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.604               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.607               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.824               0.000 sys_clk_pad_i 
    Info (332119):    49.715               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|CMD_OUT[32] is being clocked by sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O
Warning (332060): Node: aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|ciphertext_o[8] is being clocked by aes_dec_128:aes_dec_128_0|aes_dec_wb:aes_dec_128_wb|cs
Warning (332060): Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|BlockTxDone is being clocked by eth0_tx_clk
Warning (332060): Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ethmac:ethmac0|eth_wishbone:wishbone|ShiftEnded_rck is being clocked by eth0_rx_clk
Warning (332060): Node: aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|plaintext_o[73] is being clocked by aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb|cs
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.177               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.357               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    44.282               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.062               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.086               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.175               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.720               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.383               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.575               0.000 altera_reserved_tck 
    Info (332119):     0.994               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.727               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.449               0.000 sys_clk_pad_i 
    Info (332119):     9.729               0.000 clkgen0|pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.415               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 1433 megabytes
    Info: Processing ended: Fri Jan 23 22:03:20 2015
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:36


