// Seed: 2914854066
module module_0 #(
    parameter id_3 = 32'd34
);
  logic id_1;
  bit   id_2 = -1;
  _id_3 :
  assert property (@(negedge -1'b0) id_1)
  else id_2 <= id_2;
  logic [7:0] id_4;
  ;
  logic id_5;
  ;
  assign id_4[id_3] = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd13,
    parameter id_25 = 32'd79,
    parameter id_35 = 32'd34,
    parameter id_43 = 32'd16,
    parameter id_44 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire _id_13;
  output wire id_12;
  module_0 modCall_1 ();
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0][1 : id_13]
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      _id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      _id_43,
      _id_44,
      id_45;
  wire [-1 : id_43] id_46;
  wire [1 'd0 ?  id_35  ==  id_25 : id_35 : 1 'b0] id_47;
  wire id_48;
  wire id_49;
  always @(negedge id_20) $unsigned(24);
  ;
  always #1 @(*) id_41[id_44] <= id_38;
endmodule
