v {xschem version=3.4.8RC file_version=1.2}
G {}
K {}
V {}
S {}
F {}
E {}
T {P} 1490 -1030 0 0 0.6 0.6 {}
T {N} 1490 -630 0 0 0.6 0.6 {}
T {32768Hz} 430 -1340 0 0 0.3 0.3 {}
N 1130 -490 1470 -490 {
lab=nmatrix_col_n_[0..12] bus=true}
N 780 -890 910 -890 {
lab=ena}
N 780 -930 810 -930 {
lab=conv_finished}
N 780 -950 810 -950 {
lab=result[0..9] bus=true}
N 1620 -730 1620 -710 {
lab=VSS}
N 1620 -1030 1620 -1010 {
lab=VDD}
N 1620 -320 1620 -300 {
lab=VSS}
N 600 -360 600 -340 {
lab=VSS}
N 600 -990 600 -980 {
lab=VDD}
N 370 -950 400 -950 {
lab=clk_dig}
N 1000 -1210 1030 -1210 {
lab=start_conv}
N 2180 -670 2200 -670 {
lab=comp_trig}
N 2180 -630 2200 -630 {
lab=comparator_result}
N 370 -770 400 -770 {
lab=comparator_result}
N 370 -930 400 -930 {
lab=rst_n}
N 1180 -1430 1180 -1410 {
lab=VDD}
N 1180 -1090 1180 -1070 {
lab=VSS}
N 380 -1320 510 -1320 {
lab=clk_vcm}
N 670 -1190 720 -1190 {
lab=vcm}
N 1590 -1030 1590 -1010 {
lab=vcm}
N 2030 -590 2030 -570 {
lab=VSS}
N 2030 -730 2030 -710 {
lab=VDD}
N 1350 -820 1350 -430 {
lab=sample_switch}
N 610 -1130 610 -1110 {
lab=VSS}
N 370 -860 400 -860 {
lab=config1_[0..9] bus=true}
N 370 -840 400 -840 {
lab=config2_[0..9] bus=true}
N 1330 -800 1470 -800 {
lab=sample_switch_n}
N 810 -800 1330 -800 {
lab=sample_switch_n}
N 1810 -650 1880 -650 {
lab=pctop}
N 370 -1040 370 -950 {
lab=clk_dig}
N 2180 -650 2200 -650 {
lab=#net1}
N 1440 -820 1470 -820 {
lab=inp}
N 1440 -410 1470 -410 {
lab=inn}
N 1330 -800 1330 -390 {
lab=sample_switch_n}
N 1150 -470 1150 -430 {
lab=nmatrix_bincap_n_[0..2]  bus=true}
N 1350 -840 1470 -840 {
lab=sample_switch}
N 1350 -430 1470 -430 {
lab=sample_switch}
N 1330 -390 1470 -390 {
lab=sample_switch_n}
N 1130 -490 1130 -470 {
lab=nmatrix_col_n_[0..12] bus=true}
N 1130 -940 1470 -940 {
lab=pmatrix_row_n_[0..9] bus=true}
N 1130 -940 1130 -710 {
lab=pmatrix_row_n_[0..9] bus=true}
N 1150 -920 1470 -920 {
lab=pmatrix_rowon_n_[0..9] bus=true}
N 1150 -920 1150 -690 {
lab=pmatrix_rowon_n_[0..9] bus=true}
N 1170 -900 1470 -900 {
lab=pmatrix_col_n_[0..12] bus=true}
N 1170 -900 1170 -650 {
lab=pmatrix_col_n_[0..12] bus=true}
N 810 -820 1350 -820 {
lab=sample_switch}
N 1190 -880 1470 -880 {
lab=pmatrix_bincap_n_[0..2] bus=true}
N 1190 -880 1190 -610 {
lab=pmatrix_bincap_n_[0..2] bus=true}
N 810 -840 970 -840 {
lab=sample_matrix_n}
N 810 -860 950 -860 {
lab=sample_matrix}
N 1310 -860 1310 -590 {
lab=pmatrix_c0_n}
N 910 -1250 1030 -1250 {
lab=ena}
N 910 -1250 910 -890 {
lab=ena}
N 990 -1460 2200 -1460 {
lab=comp_trig}
N 990 -1460 990 -1230 {
lab=comp_trig}
N 990 -1230 1030 -1230 {
lab=comp_trig}
N 1330 -1330 1850 -1330 {
lab=clk_comp}
N 370 -1040 1530 -1040 {
lab=clk_dig}
N 1530 -1310 1530 -1040 {
lab=clk_dig}
N 1330 -1310 1530 -1310 {
lab=clk_dig}
N 910 -1310 1030 -1310 {
lab=config2_[6..9]}
N 910 -1330 1030 -1330 {
lab=config2_[3..5]}
N 910 -1350 1030 -1350 {
lab=config2_[0..2]}
N 910 -1370 1030 -1370 {
lab=config2_9}
N 950 -1140 950 -860 {
lab=sample_matrix}
N 950 -1180 950 -1140 {
lab=sample_matrix}
N 970 -1120 970 -840 {
lab=sample_matrix_n}
N 970 -1160 970 -1120 {
lab=sample_matrix_n}
N 1430 -1180 1430 -980 {
lab=sample_p}
N 1430 -980 1470 -980 {
lab=sample_p}
N 1410 -1160 1410 -960 {
lab=nsample_p}
N 1410 -960 1470 -960 {
lab=nsample_p}
N 1390 -570 1470 -570 {
lab=sample_n}
N 1370 -550 1470 -550 {
lab=nsample_n}
N 2200 -1460 2200 -670 {
lab=comp_trig}
N 370 -770 370 -270 {
lab=comparator_result}
N 370 -270 2200 -270 {
lab=comparator_result}
N 2200 -630 2200 -270 {
lab=comparator_result}
N 780 -590 1310 -590 {
lab=pmatrix_c0_n}
N 780 -610 1190 -610 {
lab=pmatrix_bincap_n_[0..2] bus=true}
N 780 -650 1170 -650 {
lab=pmatrix_col_n_[0..12] bus=true}
N 780 -690 1150 -690 {
lab=pmatrix_rowon_n_[0..9] bus=true}
N 780 -710 1130 -710 {
lab=pmatrix_row_n_[0..9] bus=true}
N 780 -530 1470 -530 {
lab=nmatrix_row_n_[0..9] bus=true}
N 780 -510 1470 -510 {
lab=nmatrix_rowon_n_[0..9] bus=true}
N 780 -470 1130 -470 {
lab=nmatrix_col_n_[0..12] bus=true}
N 780 -430 1150 -430 {
lab=nmatrix_bincap_n_[0..2] bus=true}
N 780 -410 1170 -410 {
lab=nmatrix_c0_n}
N 1810 -630 1810 -420 {
lab=nctop}
N 1850 -1330 1850 -670 {
lab=clk_comp}
N 1810 -830 1810 -650 {
lab=pctop}
N 1810 -630 1880 -630 {
lab=nctop}
N 1770 -830 1810 -830 {
lab=pctop}
N 1770 -420 1810 -420 {
lab=nctop}
N 1850 -670 1880 -670 {
lab=clk_comp}
N 1330 -1180 1430 -1180 {
lab=sample_p}
N 1330 -1160 1410 -1160 {
lab=nsample_p}
N 1330 -1140 1390 -1140 {
lab=sample_n}
N 1390 -1140 1390 -570 {
lab=sample_n}
N 1370 -1120 1370 -550 {
lab=nsample_n}
N 1330 -1120 1370 -1120 {
lab=nsample_n}
N 950 -1180 1030 -1180 {
lab=sample_matrix}
N 950 -1140 1030 -1140 {
lab=sample_matrix}
N 970 -1160 1030 -1160 {
lab=sample_matrix_n}
N 970 -1120 1030 -1120 {
lab=sample_matrix_n}
N 1310 -860 1470 -860 {
lab=pmatrix_c0_n}
N 1150 -470 1470 -470 {bus=true
lab=nmatrix_bincap_n_[0..2]}
N 1590 -620 1590 -600 {
lab=vcm}
N 1620 -620 1620 -600 {
lab=VDD}
N 1170 -450 1170 -410 {
lab=nmatrix_c0_n}
N 1170 -450 1470 -450 {
lab=nmatrix_c0_n}
N 780 -670 1210 -670 {
lab=pmatrix_rowoff_n_[0..9] bus=true}
N 1210 -780 1210 -670 {
lab=pmatrix_rowoff_n_[0..9] bus=true}
N 1210 -780 1470 -780 {
lab=pmatrix_rowoff_n_[0..9] bus=true}
N 780 -630 1230 -630 {
lab=pmatrix_col_[0..12] bus=true}
N 1230 -760 1230 -630 {
lab=pmatrix_col_[0..12] bus=true}
N 1230 -760 1470 -760 {
lab=pmatrix_col_[0..12] bus=true}
N 780 -490 1110 -490 {
lab=nmatrix_rowoff_n_[0..9] bus=true}
N 1110 -490 1110 -370 {
lab=nmatrix_rowoff_n_[0..9] bus=true}
N 1110 -370 1470 -370 {
lab=nmatrix_rowoff_n_[0..9] bus=true}
N 780 -450 1090 -450 {
lab=nmatrix_col_[0..31] bus=true}
N 1090 -450 1090 -350 {
lab=nmatrix_col_[0..31] bus=true}
N 1090 -350 1470 -350 {
lab=nmatrix_col_[0..31] bus=true}
N 780 -910 810 -910 {
lab=conv_finished_osr}
N 780 -850 810 -850 {
lab=sample_matrix}
N 810 -860 810 -850 {
lab=sample_matrix}
N 780 -830 810 -830 {
lab=sample_matrix_n}
N 810 -840 810 -830 {
lab=sample_matrix_n}
N 780 -810 810 -810 {
lab=sample_switch}
N 810 -820 810 -810 {
lab=sample_switch}
N 780 -790 810 -790 {
lab=sample_switch_n}
N 810 -800 810 -790 {
lab=sample_switch_n}
N 610 -1280 610 -1250 {
lab=VDD}
N 510 -1190 550 -1190 {
lab=clk_vcm}
N 510 -1320 510 -1190 {
lab=clk_vcm}
N 1350 -840 1350 -820 {
lab=sample_switch}
C {devices/iopin.sym} 380 -1410 0 1 {name=p1 lab=VDD}
C {devices/iopin.sym} 380 -1390 0 1 {name=p2 lab=VSS}
C {devices/ipin.sym} 380 -1360 0 0 {name=p3 lab=rst_n}
C {devices/ipin.sym} 380 -1340 0 0 {name=p4 lab=start_conv}
C {devices/ipin.sym} 380 -1320 0 0 {name=p5 lab=clk_vcm}
C {devices/ipin.sym} 380 -1290 0 0 {name=p6 lab=inp}
C {devices/ipin.sym} 380 -1270 0 0 {name=p7 lab=inn}
C {devices/ipin.sym} 380 -1240 0 0 {name=p8 lab=config1_[0..9]}
C {devices/ipin.sym} 380 -1220 0 0 {name=p9 lab=config2_[0..9]}
C {devices/opin.sym} 420 -1410 0 0 {name=p10 lab=result[0..15]}
C {devices/opin.sym} 420 -1390 0 0 {name=p11 lab=conv_finished}
C {devices/lab_wire.sym} 800 -610 0 1 {name=l1 sig_type=std_logic lab=pmatrix_bincap_n_[0..2]}
C {devices/lab_wire.sym} 810 -470 0 1 {name=l2 sig_type=std_logic lab=nmatrix_col_n_[0..12]}
C {devices/lab_wire.sym} 810 -530 0 1 {name=l3 sig_type=std_logic lab=nmatrix_row_n_[0..9]}
C {devices/lab_wire.sym} 810 -510 0 1 {name=l4 sig_type=std_logic lab=nmatrix_rowon_n_[0..9]}
C {devices/lab_wire.sym} 810 -410 0 1 {name=l5 sig_type=std_logic lab=nmatrix_c0_n}
C {devices/lab_wire.sym} 810 -430 0 1 {name=l6 sig_type=std_logic lab=nmatrix_bincap_n_[0..2]}
C {devices/lab_wire.sym} 810 -890 0 1 {name=l7 sig_type=std_logic lab=ena}
C {devices/lab_wire.sym} 810 -930 0 1 {name=l8 sig_type=std_logic lab=conv_finished}
C {devices/lab_wire.sym} 810 -860 0 1 {name=l9 sig_type=std_logic lab=sample_matrix}
C {devices/lab_wire.sym} 810 -840 0 1 {name=l10 sig_type=std_logic lab=sample_matrix_n}
C {devices/lab_wire.sym} 810 -950 0 1 {name=l11 sig_type=std_logic lab=result[0..9]}
C {devices/lab_wire.sym} 600 -990 0 1 {name=l12 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1620 -1030 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1620 -620 0 1 {name=l14 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 600 -340 2 0 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1620 -300 2 0 {name=l16 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1620 -710 2 0 {name=l17 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1520 -1310 0 0 {name=l18 sig_type=std_logic lab=clk_dig}
C {devices/lab_wire.sym} 1520 -1330 0 0 {name=l19 sig_type=std_logic lab=clk_comp}
C {devices/lab_wire.sym} 1000 -1210 0 0 {name=l20 sig_type=std_logic lab=start_conv}
C {devices/lab_wire.sym} 800 -650 0 1 {name=l21 sig_type=std_logic lab=pmatrix_col_n_[0..12]}
C {devices/lab_wire.sym} 2200 -630 0 1 {name=l22 sig_type=std_logic lab=comparator_result}
C {devices/lab_wire.sym} 370 -930 0 0 {name=l23 sig_type=std_logic lab=rst_n}
C {devices/lab_wire.sym} 1180 -1430 0 1 {name=l24 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1180 -1070 2 0 {name=l25 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 720 -1190 0 1 {name=l26 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1590 -1030 0 0 {name=l27 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1590 -620 0 0 {name=l28 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 2030 -570 2 0 {name=l29 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2030 -730 0 1 {name=l30 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 800 -710 0 1 {name=l31 sig_type=std_logic lab=pmatrix_row_n_[0..9]}
C {devices/lab_wire.sym} 610 -1110 2 0 {name=l32 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 370 -860 0 0 {name=l33 sig_type=std_logic lab=config1_[0..9]}
C {devices/lab_wire.sym} 370 -840 0 0 {name=l34 sig_type=std_logic lab=config2_[0..9]}
C {devices/lab_wire.sym} 800 -590 0 1 {name=l35 sig_type=std_logic lab=pmatrix_c0_n}
C {devices/lab_wire.sym} 810 -820 0 1 {name=l36 sig_type=std_logic lab=sample_switch}
C {devices/lab_wire.sym} 810 -800 0 1 {name=l37 sig_type=std_logic lab=sample_switch_n}
C {devices/lab_wire.sym} 2200 -670 0 1 {name=l38 sig_type=std_logic lab=comp_trig}
C {devices/lab_wire.sym} 800 -690 0 1 {name=l39 sig_type=std_logic lab=pmatrix_rowon_n_[0..9]}
C {devices/noconn.sym} 2200 -650 0 1 {name=l40}
C {devices/lab_wire.sym} 1440 -820 0 0 {name=l41 sig_type=std_logic lab=inp}
C {devices/lab_wire.sym} 1440 -410 0 0 {name=l42 sig_type=std_logic lab=inn}
C {devices/lab_wire.sym} 1810 -830 0 0 {name=l43 sig_type=std_logic lab=pctop}
C {devices/lab_wire.sym} 1810 -420 0 0 {name=l44 sig_type=std_logic lab=nctop}
C {devices/lab_wire.sym} 910 -1370 0 0 {name=l45 sig_type=std_logic lab=config2_9}
C {devices/lab_wire.sym} 910 -1350 0 0 {name=l47 sig_type=std_logic lab=config2_[0..2]}
C {devices/lab_wire.sym} 910 -1330 0 0 {name=l48 sig_type=std_logic lab=config2_[3..5]}
C {devices/lab_wire.sym} 910 -1310 0 0 {name=l49 sig_type=std_logic lab=config2_[6..9]}
C {devices/lab_wire.sym} 1350 -1140 0 1 {name=l50 sig_type=std_logic lab=sample_n}
C {devices/lab_wire.sym} 1350 -1120 0 1 {name=l51 sig_type=std_logic lab=nsample_n}
C {devices/lab_wire.sym} 1350 -1160 0 1 {name=l52 sig_type=std_logic lab=nsample_p}
C {devices/lab_wire.sym} 1350 -1180 0 1 {name=l53 sig_type=std_logic lab=sample_p}
C {devices/lab_wire.sym} 800 -670 0 1 {name=l54 sig_type=std_logic lab=pmatrix_rowoff_n_[0..9]}
C {devices/lab_wire.sym} 800 -630 0 1 {name=l55 sig_type=std_logic lab=pmatrix_col_[0..12]}
C {devices/lab_wire.sym} 810 -490 0 1 {name=l56 sig_type=std_logic lab=nmatrix_rowoff_n_[0..9]}
C {devices/lab_wire.sym} 810 -450 0 1 {name=l57 sig_type=std_logic lab=nmatrix_col_[0..12]}
C {devices/lab_wire.sym} 810 -910 0 1 {name=l58 sig_type=std_logic lab=conv_finished_osr}
C {devices/opin.sym} 420 -1370 0 0 {name=p12 lab=conv_finished_osr}
C {devices/lab_wire.sym} 610 -1280 0 1 {name=l59 sig_type=std_logic lab=VDD}
C {adc_sar_clkgen_with_edegetect.sym} 830 -1000 0 0 {}
C {adc_sar_digital_core.sym} -140 -260 0 0 {}
C {adc_sar_matrix10bit.sym} 1240 -490 0 0 {name=x1}
C {adc_sar_matrix10bit.sym} 1240 -80 0 0 {name=x2}
C {adc_sar_comp_latch.sym} 1460 -410 0 0 {name=x3}
C {adc_sar_vcm_generator.sym} 440 -980 0 0 {name=x4}
