xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Apr 28, 2024 at 02:40:15 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=read_two_procs_force_write

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(193) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test read_two_procs_force_write...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
------------------------------------------------------------------------
Name                        Type                        Size  Value     
------------------------------------------------------------------------
uvm_test_top                read_two_procs_force_write  -     @2840     
  tb                        env                         -     @2949     
    cpu[0]                  cpu_agent_c                 -     @2981     
      driver                cpu_driver_c                -     @4801     
        rsp_port            uvm_analysis_port           -     @4952     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @4903     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @4124     
        mon_out             uvm_analysis_port           -     @4179     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @4215     
        rsp_export          uvm_analysis_export         -     @4272     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @4822     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[1]                  cpu_agent_c                 -     @2980     
      driver                cpu_driver_c                -     @5668     
        rsp_port            uvm_analysis_port           -     @5813     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @5765     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @5009     
        mon_out             uvm_analysis_port           -     @5057     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @5092     
        rsp_export          uvm_analysis_export         -     @5148     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @5688     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[2]                  cpu_agent_c                 -     @3010     
      driver                cpu_driver_c                -     @6521     
        rsp_port            uvm_analysis_port           -     @6666     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @6618     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @5862     
        mon_out             uvm_analysis_port           -     @5910     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @5945     
        rsp_export          uvm_analysis_export         -     @6001     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @6541     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    cpu[3]                  cpu_agent_c                 -     @3040     
      driver                cpu_driver_c                -     @7374     
        rsp_port            uvm_analysis_port           -     @7519     
          recording_detail  integral                    32    'd1       
        seq_item_port       uvm_seq_item_pull_port      -     @7471     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      monitor               cpu_monitor_c               -     @6715     
        mon_out             uvm_analysis_port           -     @6763     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
      sequencer             cpu_sequencer_c             -     @6798     
        rsp_export          uvm_analysis_export         -     @6854     
          recording_detail  integral                    32    'd1       
        seq_item_export     uvm_seq_item_pull_imp       -     @7394     
          recording_detail  integral                    32    'd1       
        recording_detail    integral                    32    'd1       
        arbitration_queue   array                       0     -         
        lock_queue          array                       0     -         
        num_last_reqs       integral                    32    'd1       
        num_last_rsps       integral                    32    'd1       
      is_active             uvm_active_passive_enum     1     UVM_ACTIVE
      recording_detail      integral                    32    'd1       
    sb                      cache_scoreboard_c          -     @3827     
      sb_cpu0m              uvm_analysis_imp_cpu0m      -     @3893     
        recording_detail    integral                    32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m      -     @3944     
        recording_detail    integral                    32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m      -     @3993     
        recording_detail    integral                    32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m      -     @4042     
        recording_detail    integral                    32    'd1       
      sb_sbus               uvm_analysis_imp_sbus       -     @4091     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
    sbus_monitor            system_bus_monitor_c        -     @3688     
      sbus_out              uvm_analysis_port           -     @3790     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
    vsequencer              virtual_sequencer_c         -     @3070     
      rsp_export            uvm_analysis_export         -     @3159     
        recording_detail    integral                    32    'd1       
      seq_item_export       uvm_seq_item_pull_imp       -     @3709     
        recording_detail    integral                    32    'd1       
      recording_detail      integral                    32    'd1       
      arbitration_queue     array                       0     -         
      lock_queue            array                       0     -         
      num_last_reqs         integral                    32    'd1       
      num_last_rsps         integral                    32    'd1       
    recording_detail        integral                    32    'd1       
------------------------------------------------------------------------

UVM_INFO ../test/read_two_procs_force_write.sv(26) @ 0: uvm_test_top [read_two_procs_force_write] Executing read_two_procs_force_write test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(240) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] Main Processor=1	SP1=0	SP2=3
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    0                                                        
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7908     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7915     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    335                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7878      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h41004100 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'ha5f63101                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    465                                                      
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 485 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 1585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7916                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1605                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1715: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1715: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 1715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 1715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7829     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1735: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1735: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7740                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1735                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7771     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 1905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 1905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7889     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7736                                                    
  data                         integral           32    'h57df8b9e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    1925                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 2005 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 2995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7915                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3125                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 3185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 3185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7994     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3205                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7789     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7743     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'h3c17050f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    3345                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 3525 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 3995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 4625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4645                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 4805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 4805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4825                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7779     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4965: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 4965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 4965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4985: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4985: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'hb92c9f27                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    4985                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 5185 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 5995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7989                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6305                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 6375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 6375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7850     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6395                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 6485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 6485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 6485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7780     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7746                                                    
  data                         integral           32    'h5728d9a                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    6505                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 6535 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 6995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 7635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7655                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7759                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7845                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 7955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7855     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 7955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 7955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7736     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7975: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'hcc904b26                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    7975                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 8105 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 8995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9225                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 9375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 9375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9395                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9615: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 9615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 9615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'h4ac7392b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    9635                                                     
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 9765 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 9995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 10865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7875                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    10885                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 11045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 11045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 11045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 11255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7745     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11255: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 11255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 11255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11275: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'hd12fd3f3                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    11275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 11365 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 11995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12485                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7776     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 12715: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7798     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12715: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12715: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 12715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 12715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7746     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12735: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12735: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'h66cb5ad2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    12735                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 12875 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 12995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 13975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7744                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    13995                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 14115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 14115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 14115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7750     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14135                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 14235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7901     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 14235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 14235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'h63deeef2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    14255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 14355 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 14995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7747                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15475                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 15645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 15645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 15645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15665                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 15745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 15745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 15745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7881     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7756                                                    
  data                         integral           32    'hbd589863                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    15765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 15835 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 15995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 16935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7758                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    16955                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 17095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 17095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7741     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17115: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 17325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7787     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'hb30f7813                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    17345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 17515 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 17995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 18615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 18795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 18795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 18795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7854                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18815                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 18915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7804     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18915: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 18915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 18915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7772     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7752                                                    
  data                         integral           32    'h376475e2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    18935                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 19115 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 19995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7763                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 20365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 20365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 20365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 20365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7762     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20385: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20385                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 20555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7753                                                    
  data                         integral           32    'h3554b9e2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    20575                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 20785 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 20995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 21885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7859                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    21905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 22095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 22095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 22095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7890     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22115: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7750                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 22235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 22235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 22235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 22235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 22235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7756     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'hde71a8a3                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    22255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 22415 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 22995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 23515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23535                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 23625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 23625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7742     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23645                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7826     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 23865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 23865: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 23865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 23865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7740                                                    
  data                         integral           32    'h1a4ae803                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    23885                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 24075 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 24995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25195                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 25285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 25285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 25285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 25285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7823     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7741                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25305                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 25525: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7752     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'hf2b2be62                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    25545                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 25685 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 25995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 26785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7946                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    26805                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 27005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 27005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 27005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7751     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27025: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27025                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 27065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 27065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 27065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 27065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 27065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7753     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27085: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'h7afee21a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    27085                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 27295 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 27995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 28395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28415                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 28615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 28615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28635                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7916     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 28845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28865: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'h5f0bdd73                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    28865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 29085 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 29995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30205                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 30415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 30415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 30415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7764     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 30655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7915     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30655: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 30655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 30655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7740     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30675: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7759                                                    
  data                         integral           32    'h5d0cf67b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    30675                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 30735 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 30995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 31835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    31855                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 31995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 31995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 31995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 31995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7790     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7742                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 32145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 32145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 32145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7949     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'hbe988bba                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    32165                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 32275 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 32995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7985                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33395                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 33585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 33585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 33585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 33585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7781     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33605: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33605                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 33745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7989     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 33745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 33745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'h9a9ce916                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    33765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 33835 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 33995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 34935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    34955                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 35115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 35115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 35115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7773     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7751                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35135                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 35335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7868     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 35335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 35335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'heb64bdcf                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    35355                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 35495 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 35995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 36595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7738                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 36715: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 36715: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 36715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 36715: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36735: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36735: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36735                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7793     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7759     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'h9ab98977                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    36905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 37115 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 37995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7749                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 38435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 38435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 38435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7788     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38455: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7764                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38455                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7875     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 38635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7829     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38655: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'hff84a541                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    38655                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 38715 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 38995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 39815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7810                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    39835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 39985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 39985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 39985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 39985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7883     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40005: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40005                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 40195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 40195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 40195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 40195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 40195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7994     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'h15f4e661                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    40215                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 40345 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 40995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7771                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41465                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 41505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 41505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 41505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 41505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7786     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7781                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41525                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 41745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7744     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 41745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 41745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7854                                                    
  data                         integral           32    'h562eb1a8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    41765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 41915 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 41995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 42995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7789                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 43075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 43075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 43075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 43075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 43155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7747     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 43155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 43155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7850     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43175: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'hf361c8a4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    43175                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 43205 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 43995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7779                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44325                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 44355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 44355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 44355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 44355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7889     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44375                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7758     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7750                                                    
  data                         integral           32    'h829f444d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    44525                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 44715 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 44995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 45815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 45965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 45965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 45965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7743     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45985: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45985: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    45985                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 46165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 46165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 46165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 46165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 46165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                                    
  data                         integral           32    'h43d3dd3d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    46185                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 46215 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 46995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7855                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47335                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 47535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 47535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 47535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47555                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7763     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 47735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 47735: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 47735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 47735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7741                                                    
  data                         integral           32    'ha7d62de2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    47755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 47885 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 47995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 48985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49005                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 49095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 49095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 49095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7780     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49115: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7786                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 49345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49345: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 49345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 49345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7776     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'hb1ab5cda                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    49365                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 49535 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 49995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 50635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7745                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50655                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 50885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 50885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 50885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7736     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    50905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 50995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7992     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 50995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 50995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 50995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 50995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7750     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'h1b3084f7                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    51015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 51115 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 51995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7798                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 52325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 52325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 52325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52345                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 52455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7837     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 52455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 52455: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 52455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 52455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                                    
  data                         integral           32    'hc250900                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    52475                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 52555 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 52995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 53655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53675                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 53735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 53735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 53735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7743                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 53975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 53975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 53975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7741     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7742                                                    
  data                         integral           32    'h44ca121                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    53995                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 54105 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 54995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7769                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55225                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 55315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 55315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 55315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 55315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7746     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55335                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 55365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55365: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 55365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 55365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55385: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'h5064779                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    55385                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 55475 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 55995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 56575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56595: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56595: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56595                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 56795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 56795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 56795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 56795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56815                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 56955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7762     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56975: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7751                                                    
  data                         integral           32    'heda123d4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    56975                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 57105 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 57995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58225                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 58415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 58415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7881     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7736                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 58535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7936     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58535: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 58535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 58535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7890     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'h17875022                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    58555                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 58635 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 58995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 59735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    59755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 59885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 59885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 59885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 59885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7787     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    59905                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 60045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 60045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 60045: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 60045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 60045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7742     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 60065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 60065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7764                                                    
  data                         integral           32    'h64795b9b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    60065                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 60175 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 60995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61295: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61295: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7777                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    61295                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 61355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 61355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 61355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 61355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7772     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    61375                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 61425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7819     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 61425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 61425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 61425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 61425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7823     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'he014500f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    61445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 61645 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 61995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 62745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    62765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 62905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 62905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 62905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 62905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7746                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    62925                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 63055: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7738     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 63055: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 63055: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 63055: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 63055: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7751     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63075: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 63075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7781                                                    
  data                         integral           32    'h6f88c3c1                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    63075                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 63245 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 63995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 64365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 64365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7952                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    64365                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 64475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 64475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 64475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 64475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7756     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 64495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 64495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    64495                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 64685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7749     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 64685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 64685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 64685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 64685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 64705: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 64705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'hcfdaa0a9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    64705                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 64725 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 64995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 65825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 65845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 65845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7991                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    65845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 65935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 65935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 65935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 65935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 65955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 65955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    65955                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 66025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 66025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 66025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 66025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 66025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7764     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 66045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 66045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                                    
  data                         integral           32    'h50bbd58c                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    66045                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 66245 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 66995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 67365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 67365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7916                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    67365                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 67415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 67415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 67415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 67415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7752     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 67435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 67435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    67435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 67565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7771     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 67565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 67565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 67565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 67565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7790     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 67585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 67585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'h747ddbd2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    67585                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 67625 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 67995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 68725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 68745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 68745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7915                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    68745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 68815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 68815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 68815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 68815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7753     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 68835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 68835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    68835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 68905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7789     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 68905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 68905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 68905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 68905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7781     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 68925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 68925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                                    
  data                         integral           32    'haf36d667                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    68925                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 69115 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 69995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 70235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 70235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    70235                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 70415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 70415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 70415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 70415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 70435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 70435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    70435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 70605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7779     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 70605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 70605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 70605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 70605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7773     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 70625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 70625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7786                                                    
  data                         integral           32    'h53de217f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    70625                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 70845 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 70995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 71945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 71965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 71965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7989                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    71965                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 72125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 72125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 72125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 72125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7740     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 72145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 72145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7756                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    72145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 72225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 72225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 72225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 72225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 72225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 72245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 72245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'h1d838045                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    72245                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 72365 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 72995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 73485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 73485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    73485                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 73645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 73645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 73645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 73645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7949     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 73665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 73665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    73665                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 73785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7855     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 73785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 73785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 73785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 73785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7788     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 73805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 73805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'h9509b4ad                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    73805                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 73915 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 73995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 74995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 75035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 75035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    75035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 75185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 75185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 75185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 75185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 75205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 75205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7752                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    75205                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 75235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 75235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 75235: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 75235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 75235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7883     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 75255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 75255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7743                                                    
  data                         integral           32    'h1220296a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    75255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 75455 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 75995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 76555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 76575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 76575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7875                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    76575                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 76725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 76725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 76725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 76725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 76745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 76745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7753                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    76745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 76845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7745     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 76845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 76845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 76845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 76845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7786     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 76865: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 76865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'hafebc1ae                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    76865                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 77025 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 77995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 78145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 78145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    78145                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 78255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 78255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 78255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 78255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7759     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 78275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 78275: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    78275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 78425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7798     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 78425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 78425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 78425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 78425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 78445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 78445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'hdd0bf88                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    78445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 78645 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 78995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 79745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 79765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 79765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7744                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    79765                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 79915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 79915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 79915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 79915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7829     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 79935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 79935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7740                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    79935                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 80015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7901     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 80015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 80015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 80015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 80015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7889     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 80035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 80035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7736                                                    
  data                         integral           32    'h9ef9ffd4                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    80035                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 80155 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 80995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 81275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 81275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7747                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    81275                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 81315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 81315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 81315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 81315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7994     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 81335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 81335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    81335                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 81505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 81505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 81505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 81505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 81505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7743     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 81525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 81525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'hda56668b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    81525                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 81695 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 81995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 82795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 82815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 82815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7758                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    82815                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 82995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 82995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 82995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 82995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 83015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 83015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    83015                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 83115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 83115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 83115: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 83115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 83115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 83135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 83135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'hfb40b4ef                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    83135                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 83195 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 83995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 84315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 84315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    84315                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 84425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 84425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 84425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 84425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7850     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 84445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 84445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    84445                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 84565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7804     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 84565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 84565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 84565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 84565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7780     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 84585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 84585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7746                                                    
  data                         integral           32    'h4edf3e59                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    84585                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 84665 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 84995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 85765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 85785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 85785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7763                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    85785                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 85865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 85865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 85865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 85865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 85885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 85885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7759                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    85885                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 85975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 85975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 85975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 85975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 85975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7736     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 85995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 85995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'hc82a6add                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    85995                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 86145 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 86995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 87265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 87265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7859                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    87265                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 87345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 87345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 87345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 87345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 87365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 87365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    87365                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 87485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 87485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 87485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 87485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 87485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 87505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 87505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'h6a5ef13a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    87505                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 87605 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 87995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 88705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 88725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 88725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    88725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 88915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 88915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 88915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 88915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 88935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 88935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    88935                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 89095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7826     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 89095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 89095: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 89095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 89095: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 89115: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 89115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'h78566a61                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    89115                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 89285 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 89995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 90405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 90405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    90405                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 90595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 90595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 90595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 90595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7776     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 90615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 90615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    90615                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 90725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 90725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 90725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 90725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 90725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7746     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 90745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 90745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'h7e0a4544                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    90745                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 90825 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 90995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 91925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 91945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 91945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7946                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    91945                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 92075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 92075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 92075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 92075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7750     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 92095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 92095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    92095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 92285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7991     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 92285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 92285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 92285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 92285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 92305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 92305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'hefb64a52                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    92305                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 92425 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 92995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 93545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 93545: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    93545                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 93605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 93605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 93605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 93605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 93625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 93625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    93625                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 93735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7916     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 93735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 93735: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 93735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 93735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7881     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 93755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 93755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7756                                                    
  data                         integral           32    'h489a464f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    93755                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 93975 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 93995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 94995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 95095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 95095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    95095                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 95235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 95235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 95235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 95235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7741     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 95255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 95255: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    95255                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 95415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7915     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 95415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 95415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 95415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 95415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7787     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 95435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 95435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'he56ca4a8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    95435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 95605 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 95995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 96705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 96725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 96725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    96725                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 96825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 96825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 96825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 96825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 96845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 96845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7854                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    96845                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 96965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 96965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 96965: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 96965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 96965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7772     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 96985: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 96985: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7752                                                    
  data                         integral           32    'h971d4463                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    96985                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 97085 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 97995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 98205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 98205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7985                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    98205                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 98335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 98335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 98335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 98335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7762     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 98355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 98355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    98355                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 98415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7989     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 98415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 98415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 98415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 98415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 98435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 98435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7753                                                    
  data                         integral           32    'h74237367                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    98435                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 98465 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 98995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 99585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 99585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    99585                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 99675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 99675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 99675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 99675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7890     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 99695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 99695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7750                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    99695                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 99815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7868     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 99815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 99815: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 99815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 99815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7756     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 99835: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 99835: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                                    
  data                         integral           32    'hb160fb49                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    99835                                                    
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 99925 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 99995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 100995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 101045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 101045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7738                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    101045                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 101125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 101125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 101125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 101125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7742     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 101145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 101145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    101145                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 101285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7793     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 101285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 101285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 101285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 101285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 101305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 101305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7740                                                    
  data                         integral           32    'h7168f2fd                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    101305                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 101345 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 101995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 102465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 102465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7749                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    102465                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 102615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 102615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 102615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 102615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7823     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 102635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 102635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7741                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    102635                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 102835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7875     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 102835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 102835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 102835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 102835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7752     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 102855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 102855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7949                                                    
  data                         integral           32    'h280f322e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    102855                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 102945 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 102995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 103995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 104065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 104065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7810                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    104065                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 104195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 104195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 104195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 104195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7751     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 104215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 104215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    104215                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 104325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 104325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 104325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 104325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 104325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7753     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 104345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 104345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                    
  data                         integral           32    'h8c03f3d9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    104345                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 104555 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 104995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 105655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 105675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 105675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7771                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    105675                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 105745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 105745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 105745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 105745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 105765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 105765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    105765                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 105985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7744     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 105985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 105985: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 105985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 105985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 106005: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 106005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7765                                                    
  data                         integral           32    'h8fba4dc2                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    106005                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 106135 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 106995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 107255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 107255: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7789                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    107255                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 107455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 107455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 107455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 107455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7764     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 107475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 107475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    107475                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 107605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7747     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 107605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 107605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 107605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 107605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7740     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 107625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 107625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7759                                                    
  data                         integral           32    'haca3442e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    107625                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 107665 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 107995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 108765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 108785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 108785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7779                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    108785                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 108845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 108845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 108845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 108845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7790     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 108865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 108865: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7742                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    108865                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 108965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7758     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 108965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 108965: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 108965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 108965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7949     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 108985: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 108985: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                                    
  data                         integral           32    'h88c418e8                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    108985                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 109155 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 109995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 110275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 110275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    110275                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 110505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 110505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 110505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 110505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7781     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 110525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 110525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    110525                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 110705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 110705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 110705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 110705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 110705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 110725: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 110725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7994                                                    
  data                         integral           32    'hbe846e0a                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    110725                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 110805 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 110995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 111905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 111925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 111925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7855                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    111925                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 112125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 112125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 112125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 112125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7773     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 112145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 112145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7751                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    112145                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 112335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7763     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 112335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 112335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 112335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 112335: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 112355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 112355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7988                                                    
  data                         integral           32    'h2821f4ff                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    112355                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 112545 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 112995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 113645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 113665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 113665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    113665                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 113745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 113745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 113745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 113745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 113765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 113765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    113765                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 113975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 113975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 113975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 113975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 113975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7759     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 113995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 113995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7850                                                    
  data                         integral           32    'h8c0d6e6c                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    113995                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 114025 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 114995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 115145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 115145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7745                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    115145                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 115205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 115205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 115205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 115205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7788     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 115225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 115225: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7764                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    115225                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 115365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7992     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 115365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 115365: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 115365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 115365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7829     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 115385: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 115385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7942                                                    
  data                         integral           32    'hda3ce2d7                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    115385                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 115545 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 115995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 116645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 116665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 116665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7798                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    116665                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 116825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 116825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 116825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 116825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7883     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 116845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 116845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    116845                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 117075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7837     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 117075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 117075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 117075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 117075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7994     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 117095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 117095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                                    
  data                         integral           32    'h1469ee04                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    117095                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 117275 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 117995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 118395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 118395: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    118395                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 118535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 118535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 118535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 118535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7786     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 118555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 118555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7781                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    118555                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 118695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 118695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 118695: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 118695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 118695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7988     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 118715: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 118715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7854                                                    
  data                         integral           32    'hc00a8ccb                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    118715                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 118755 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 118995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 119855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 119875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 119875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7769                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    119875                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 120005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 120005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 120005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 120005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 120025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 120025: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    120025                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 120115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 120115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 120115: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 120115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 120115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7850     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 120135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 120135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                    
  data                         integral           32    'hae000e1f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    120135                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 120265 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 120995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 121385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 121385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    121385                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 121455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 121455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 121455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 121455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7889     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 121475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 121475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    121475                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 121675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 121675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 121675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 121675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 121675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7942     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 121695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 121695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7750                                                    
  data                         integral           32    'h1e8ae82d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    121695                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 121725 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 121995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 122825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 122845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 122845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    122845                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 122985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 122985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 122985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 122985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7743     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 123005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 123005: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    123005                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 123195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7936     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 123195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 123195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 123195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 123195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7990     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 123215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 123215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                                    
  data                         integral           32    'h380e780f                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    123215                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 123405 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 123995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 124505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 124525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 124525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    124525                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 124745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 124745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 124745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 124745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 124765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 124765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    124765                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 124835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7985     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 124835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 124835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 124835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 124835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 124855: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 124855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7741                                                    
  data                         integral           32    'h23e82bd9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    124855                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 125015 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 125995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 126135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 126135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7777                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    126135                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 126285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 126285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 126285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 126285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7780     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 126305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 126305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7786                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    126305                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 126365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7819     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 126365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 126365: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 126365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 126365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7776     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 126385: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 126385: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7964                                                    
  data                         integral           32    'ha16fb74b                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    126385                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 126455 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 126995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 127575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 127575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    127575                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 127635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 127635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 127635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 127635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7736     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 127655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 127655: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    127655                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 127755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7738     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 127755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 127755: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 127755: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 127755: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7750     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 127775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 127775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7762                                                    
  data                         integral           32    'hfa3036a9                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    127775                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 127885 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 127995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 128985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 129005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 129005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7952                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    129005                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 129035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 129035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 129035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 129035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 129055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 129055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    129055                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 129185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7749     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 129185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 129185: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 129185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 129185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 129205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 129205: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                                    
  data                         integral           32    'h8b18f653                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    129205                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 129375 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 129995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 130495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 130495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7991                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    130495                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 130545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 130545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 130545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 130545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 130565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 130565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7743                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    130565                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 130785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 130785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 130785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 130785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 130785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7741     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 130805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 130805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7742                                                    
  data                         integral           32    'hda3a6b51                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    130805                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 130995 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 130995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 131995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 132115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 132115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7916                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    132115                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 132345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 132345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 132345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 132345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7746     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 132365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 132365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    132365                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 132405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7771     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 132405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 132405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 132405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 132405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7964     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 132425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 132425: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                    
  data                         integral           32    'h9714375d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    132425                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 132595 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 132995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 133695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 133715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 133715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7915                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    133715                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 133925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 133925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 133925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 133925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7760     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 133945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 133945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    133945                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 134005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7789     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 134005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 134005: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 134005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 134005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7762     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 134025: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 134025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7751                                                    
  data                         integral           32    'hd9c08221                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    134025                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 134215 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 134995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 135335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 135335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    135335                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 135415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 135415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 135415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 135415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7881     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 135435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 135435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7736                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    135435                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 135515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7779     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 135515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 135515: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 135515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 135515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7890     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 135535: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 135535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                                    
  data                         integral           32    'h9bbffc4d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    135535                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 135675 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 135995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 136775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 136795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 136795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7989                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    136795                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 136865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 136865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 136865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 136865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7787     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 136885: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 136885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    136885                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 136955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 136955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 136955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 136955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 136955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7742     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 136975: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 136975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7764                                                    
  data                         integral           32    'hdc607e9e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    136975                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 137065 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 137995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 138185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 138185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    138185                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 138325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 138325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 138325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 138325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7772     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 138345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 138345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    138345                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 138455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7855     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 138455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 138455: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 138455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 138455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7823     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 138475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 138475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7790                                                    
  data                         integral           32    'h85e9560d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    138475                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 138515 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 138995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 139615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 139635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 139635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    139635                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 139805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 139805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 139805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 139805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 139825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 139825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7746                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    139825                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 140015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 140015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 140015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 140015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 140015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7751     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 140035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 140035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7781                                                    
  data                         integral           32    'h406dd4e                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    140035                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 140195 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 140995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 141315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 141315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7875                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    141315                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 141485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 141485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 141485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 141485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7756     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 141505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 141505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7760                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    141505                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 141565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7745     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 141565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 141565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 141565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 141565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 141585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 141585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7773                                                    
  data                         integral           32    'h1dfa0e03                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    141585                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 141785 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 141995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 142885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 142905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 142905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    142905                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 143035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 143035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 143035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 143035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7774     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 143055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 143055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    143055                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 143165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7798     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 143165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 143165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 143165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 143165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7764     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 143185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 143185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                                    
  data                         integral           32    'h3b7ef34e                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    143185                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 143355 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 143995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 144475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 144475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7744                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    144475                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 144615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 144615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 144615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 144615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7752     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 144635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 144635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7787                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    144635                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 144785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7901     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 144785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 144785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 144785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 144785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7790     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 144805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 144805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7788                                                    
  data                         integral           32    'h2435b67d                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    144805                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 144985 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 144995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 145995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 146105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 146105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7747                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    146105                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 146165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 146165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 146165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 146165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7753     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 146185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 146185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7772                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    146185                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 146395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 146395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 146395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 146395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 146395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7781     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 146415: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 146415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                                    
  data                         integral           32    'he465d9e                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    146415                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 146605 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 146995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 147705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 147725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 147725: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7758                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    147725                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 147765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7987     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 147765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 147765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 147765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 147785: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 147785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    147785                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 147965: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 147965: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 147965: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 147965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 147965: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7773     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 147985: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 147985: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7786                                                    
  data                         integral           32    'h2bf2d603                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    147985                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 148105 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 148995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 149225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 149225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    149225                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 149295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 149295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 149295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 149295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7740     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 149315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 149315: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7756                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    149315                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 149515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7804     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 149515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 149515: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 149515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 149515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 149535: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 149535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                                    
  data                         integral           32    'hdb503ee1                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    149535                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 149635 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 149995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 150735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 150755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 150755: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7763                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    150755                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 150805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 150805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 150805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 150805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7949     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 150825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 150825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7774                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    150825                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 150935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 150935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 150935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 150935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 150935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7788     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 150955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 150955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                    
  data                         integral           32    'hfa46833                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    150955                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 151165 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 151995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 152285: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 152285: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7859                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    152285                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 152395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7768     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 152395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 152395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 152395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 152415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 152415: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7752                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    152415                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 152475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7777     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 152475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 152475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 152475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 152475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7883     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 152495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 152495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7743                                                    
  data                         integral           32    'h28859c71                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    152495                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 152655 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 152995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 153775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 153775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7992                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    153775                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 153825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7857     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 153825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 153825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 153825: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7765     
  bus_req_type               bus_req_t       32    INVALIDATE
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 153845: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 153845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7753                                                    
  data                         integral           32    'haaaa5555                                               
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     READ_REQ                                                 
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    153845                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                         
-----------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 153875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7826     
  dat           integral          32    'haaaa5555
  address       integral          32    'h41004100
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 153875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 153875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 153875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 153875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7786     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h41004100
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'haaaa5555
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 153895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 153895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-----------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                    
-----------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                    
  data                         integral           32    'haca83db                                                
  address                      integral           32    'h41004100                                               
  request_type                 request_t          1     WRITE_REQ                                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                                               
  begin_time                   time               64    153895                                                   
  depth                        int                32    'd2                                                      
  parent sequence (name)       string             30    read_two_procs_force_write_seq                           
  parent sequence (full name)  string             57    uvm_test_top.tb.vsequencer.read_two_procs_force_write_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                         
-----------------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,120): (time 153915 NS) Assertion top.inst_cpu_lv1_if[0].assert_wr_completion has failed 
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 153995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154025: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154035: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154045: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154055: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154065: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154075: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154085: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154095: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154105: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154115: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154125: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154135: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154145: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154155: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154165: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154175: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154185: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154195: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154205: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154215: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154225: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154235: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154245: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154255: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154265: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154275: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154285: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154295: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154305: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154315: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154325: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154335: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154345: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154355: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154365: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154375: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154385: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154395: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154405: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154415: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154425: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154435: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154445: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154455: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154465: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154475: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154485: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154495: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154505: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154515: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154525: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154535: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154545: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154555: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154565: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154575: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154585: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154595: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154605: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154615: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154625: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154635: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154645: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154655: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154665: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154675: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154685: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154695: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154705: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154715: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154725: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154735: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154745: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154755: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154765: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154775: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154785: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154795: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154805: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154815: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154825: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154835: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154845: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154855: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154865: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154875: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154885: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154895: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154905: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154915: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154925: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154935: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154945: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154955: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154965: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154975: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154985: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 154995: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 155005: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_ERROR ../uvm/cpu_lv1_interface.sv(122) @ 155015: reporter [cpu_lv1_interface] Assertion assert_wr_completion Failed: Write operation not completed by LV1 cache
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 155035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 155035: uvm_test_top.tb.vsequencer@@read_two_procs_force_write_seq [read_two_procs_force_write_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 155035: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 155035 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 1328
UVM_WARNING :    0
UVM_ERROR :11298
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]   902
[cpu_driver_c]   604
[cpu_lv1_interface] 11100
[cpu_monitor_c]     4
[read_two_procs_force_write]     1
[read_two_procs_force_write_seq]     3
[system_bus_monitor_c]     8
Simulation complete via $finish(1) at time 155035 NS + 51
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_281e5ea7_7a610657.ucm
  data               :  ./cov_work/scope/test/icc_281e5ea7_7a610657.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 28, 2024 at 02:40:23 CDT  (total: 00:00:08)
