{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730932594715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730932594716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 19:36:34 2024 " "Processing started: Wed Nov  6 19:36:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730932594716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932594716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador_Assincrono -c Contador_Assincrono " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador_Assincrono -c Contador_Assincrono" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932594716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730932594964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730932594964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_sub_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_sub_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_sub_lab2-Soma_E_SUB " "Found design unit 1: somador_sub_lab2-Soma_E_SUB" {  } { { "somador_sub_lab2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/somador_sub_lab2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606528 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_sub_lab2 " "Found entity 1: somador_sub_lab2" {  } { { "somador_sub_lab2.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/somador_sub_lab2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador_Assincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Contador_Assincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_Assincrono-arch " "Found design unit 1: Contador_Assincrono-arch" {  } { { "Contador_Assincrono.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Contador_Assincrono.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_Assincrono " "Found entity 1: Contador_Assincrono" {  } { { "Contador_Assincrono.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Contador_Assincrono.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_hexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_hexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversor_HEXA-Conversao " "Found design unit 1: Conversor_HEXA-Conversao" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/conversor_hexadecimal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversor_HEXA " "Found entity 1: Conversor_HEXA" {  } { { "conversor_hexadecimal.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/conversor_hexadecimal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flip_Flop_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Flip_Flop_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flip_Flop_D-arch " "Found design unit 1: Flip_Flop_D-arch" {  } { { "Flip_Flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Flip_Flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Flip_Flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inversor_4bits-inverter " "Found design unit 1: Inversor_4bits-inverter" {  } { { "inversor_4bits.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/inversor_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inversor_4bits " "Found entity 1: Inversor_4bits" {  } { { "inversor_4bits.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/inversor_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LOADXDESLOCAMENTO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LOADXDESLOCAMENTO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOAD_X_DESLOCAMENTO-arch " "Found design unit 1: LOAD_X_DESLOCAMENTO-arch" {  } { { "LOADXDESLOCAMENTO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/LOADXDESLOCAMENTO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606532 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOAD_X_DESLOCAMENTO " "Found entity 1: LOAD_X_DESLOCAMENTO" {  } { { "LOADXDESLOCAMENTO.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/LOADXDESLOCAMENTO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-arch " "Found design unit 1: Registrador-arch" {  } { { "Registrador_completo.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_completo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador_completo.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador_Paralelo-arch " "Found design unit 1: Registrador_Paralelo-arch" {  } { { "Registrador_paralelo.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_paralelo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606534 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_Paralelo " "Found entity 1: Registrador_Paralelo" {  } { { "Registrador_paralelo.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_paralelo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_4bits-Soma " "Found design unit 1: soma_4bits-Soma" {  } { { "soma_4bits.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/soma_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606534 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_4bits " "Found entity 1: soma_4bits" {  } { { "soma_4bits.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/soma_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_bit-Soma " "Found design unit 1: soma_bit-Soma" {  } { { "soma_bit.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/soma_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606535 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_bit " "Found entity 1: soma_bit" {  } { { "soma_bit.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/soma_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730932606535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932606535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_Assincrono " "Elaborating entity \"Contador_Assincrono\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730932606603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:registrador " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:registrador\"" {  } { { "Contador_Assincrono.vhd" "registrador" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Contador_Assincrono.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX_4_inter Registrador_completo.vhd(27) " "Verilog HDL or VHDL warning at Registrador_completo.vhd(27): object \"HEX_4_inter\" assigned a value but never read" {  } { { "Registrador_completo.vhd" "" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_completo.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730932606614 "|Contador_Assincrono|Registrador:registrador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_Paralelo Registrador:registrador\|Registrador_Paralelo:FFP_ParaleloA " "Elaborating entity \"Registrador_Paralelo\" for hierarchy \"Registrador:registrador\|Registrador_Paralelo:FFP_ParaleloA\"" {  } { { "Registrador_completo.vhd" "FFP_ParaleloA" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_completo.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D Registrador:registrador\|Registrador_Paralelo:FFP_ParaleloA\|Flip_Flop_D:FFP_A " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"Registrador:registrador\|Registrador_Paralelo:FFP_ParaleloA\|Flip_Flop_D:FFP_A\"" {  } { { "Registrador_paralelo.vhd" "FFP_A" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_paralelo.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_X_DESLOCAMENTO Registrador:registrador\|LOAD_X_DESLOCAMENTO:Desloc0 " "Elaborating entity \"LOAD_X_DESLOCAMENTO\" for hierarchy \"Registrador:registrador\|LOAD_X_DESLOCAMENTO:Desloc0\"" {  } { { "Registrador_completo.vhd" "Desloc0" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Registrador_completo.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_sub_lab2 somador_sub_lab2:somador " "Elaborating entity \"somador_sub_lab2\" for hierarchy \"somador_sub_lab2:somador\"" {  } { { "Contador_Assincrono.vhd" "somador" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Contador_Assincrono.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inversor_4bits somador_sub_lab2:somador\|Inversor_4bits:inversor " "Elaborating entity \"Inversor_4bits\" for hierarchy \"somador_sub_lab2:somador\|Inversor_4bits:inversor\"" {  } { { "somador_sub_lab2.vhd" "inversor" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/somador_sub_lab2.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_4bits somador_sub_lab2:somador\|soma_4bits:somador " "Elaborating entity \"soma_4bits\" for hierarchy \"somador_sub_lab2:somador\|soma_4bits:somador\"" {  } { { "somador_sub_lab2.vhd" "somador" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/somador_sub_lab2.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_bit somador_sub_lab2:somador\|soma_4bits:somador\|soma_bit:SomaBit0 " "Elaborating entity \"soma_bit\" for hierarchy \"somador_sub_lab2:somador\|soma_4bits:somador\|soma_bit:SomaBit0\"" {  } { { "soma_4bits.vhd" "SomaBit0" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/soma_4bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversor_HEXA Conversor_HEXA:conversor0 " "Elaborating entity \"Conversor_HEXA\" for hierarchy \"Conversor_HEXA:conversor0\"" {  } { { "Contador_Assincrono.vhd" "conversor0" { Text "/home/pedro/Documents/Circuitos Digitais/Contador_Assincrono/Circuitos-Digitais/Contador_Assincrono.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932606637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730932607756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730932608381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730932608381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730932608416 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730932608416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730932608416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730932608416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730932608423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 19:36:48 2024 " "Processing ended: Wed Nov  6 19:36:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730932608423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730932608423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730932608423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730932608423 ""}
