<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_149{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_149{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_149{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:0.68px;}
#t4_149{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:1.17px;}
#t5_149{left:110px;bottom:1041px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t6_149{left:567px;bottom:1041px;letter-spacing:-0.18px;}
#t7_149{left:623px;bottom:1041px;letter-spacing:-0.15px;}
#t8_149{left:642px;bottom:1041px;letter-spacing:-0.18px;}
#t9_149{left:686px;bottom:1041px;letter-spacing:-0.1px;word-spacing:0.82px;}
#ta_149{left:110px;bottom:1020px;letter-spacing:-0.19px;word-spacing:0.82px;}
#tb_149{left:322px;bottom:1020px;letter-spacing:-0.17px;}
#tc_149{left:380px;bottom:1020px;letter-spacing:-0.15px;}
#td_149{left:399px;bottom:1020px;letter-spacing:-0.18px;}
#te_149{left:457px;bottom:1020px;letter-spacing:-0.28px;word-spacing:0.94px;}
#tf_149{left:648px;bottom:1020px;letter-spacing:-0.15px;}
#tg_149{left:677px;bottom:1020px;letter-spacing:-0.2px;word-spacing:0.89px;}
#th_149{left:223px;bottom:984px;letter-spacing:-0.51px;}
#ti_149{left:329px;bottom:984px;letter-spacing:-0.18px;}
#tj_149{left:223px;bottom:962px;letter-spacing:-0.17px;}
#tk_149{left:329px;bottom:962px;letter-spacing:-0.2px;word-spacing:1.49px;}
#tl_149{left:223px;bottom:942px;letter-spacing:-0.17px;}
#tm_149{left:329px;bottom:942px;letter-spacing:-0.19px;word-spacing:1.48px;}
#tn_149{left:223px;bottom:920px;letter-spacing:-0.17px;}
#to_149{left:329px;bottom:920px;letter-spacing:-0.2px;word-spacing:1.49px;}
#tp_149{left:223px;bottom:900px;letter-spacing:-0.17px;}
#tq_149{left:329px;bottom:900px;letter-spacing:-0.19px;word-spacing:1.48px;}
#tr_149{left:110px;bottom:846px;letter-spacing:-0.21px;word-spacing:1.28px;}
#ts_149{left:110px;bottom:825px;letter-spacing:-0.26px;word-spacing:1.56px;}
#tt_149{left:110px;bottom:786px;letter-spacing:-0.15px;word-spacing:0.37px;}
#tu_149{left:110px;bottom:766px;letter-spacing:-0.21px;word-spacing:1.52px;}
#tv_149{left:406px;bottom:766px;letter-spacing:-0.15px;}
#tw_149{left:436px;bottom:766px;}
#tx_149{left:366px;bottom:729px;letter-spacing:-0.1px;}
#ty_149{left:473px;bottom:729px;letter-spacing:-0.15px;}
#tz_149{left:366px;bottom:708px;letter-spacing:-0.18px;}
#t10_149{left:473px;bottom:708px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t11_149{left:366px;bottom:687px;letter-spacing:-0.18px;}
#t12_149{left:473px;bottom:687px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t13_149{left:366px;bottom:666px;letter-spacing:-0.18px;}
#t14_149{left:473px;bottom:666px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t15_149{left:366px;bottom:645px;letter-spacing:-0.18px;}
#t16_149{left:473px;bottom:645px;letter-spacing:-0.18px;word-spacing:4.58px;}
#t17_149{left:117px;bottom:592px;letter-spacing:-0.17px;word-spacing:1.63px;}
#t18_149{left:784px;bottom:592px;letter-spacing:-0.15px;}
#t19_149{left:814px;bottom:592px;}
#t1a_149{left:110px;bottom:553px;}
#t1b_149{left:129px;bottom:553px;letter-spacing:-0.15px;}
#t1c_149{left:173px;bottom:553px;letter-spacing:-0.15px;word-spacing:2.4px;}
#t1d_149{left:315px;bottom:553px;letter-spacing:-0.17px;}
#t1e_149{left:409px;bottom:553px;letter-spacing:-0.15px;}
#t1f_149{left:431px;bottom:553px;letter-spacing:-0.18px;}
#t1g_149{left:518px;bottom:553px;letter-spacing:-0.17px;word-spacing:2.44px;}
#t1h_149{left:110px;bottom:532px;letter-spacing:-0.15px;word-spacing:2.53px;}
#t1i_149{left:696px;bottom:532px;letter-spacing:-0.14px;word-spacing:2.52px;}
#t1j_149{left:110px;bottom:511px;letter-spacing:-0.16px;word-spacing:1.84px;}
#t1k_149{left:110px;bottom:491px;letter-spacing:-0.18px;word-spacing:2.71px;}
#t1l_149{left:672px;bottom:491px;letter-spacing:-0.15px;}
#t1m_149{left:717px;bottom:491px;letter-spacing:-0.19px;word-spacing:2.72px;}
#t1n_149{left:110px;bottom:470px;letter-spacing:-0.15px;word-spacing:1.75px;}
#t1o_149{left:110px;bottom:449px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1p_149{left:152px;bottom:405px;letter-spacing:0.02px;word-spacing:3.27px;}
#t1q_149{left:152px;bottom:386px;letter-spacing:0.12px;}
#t1r_149{left:206px;bottom:386px;letter-spacing:-0.02px;word-spacing:2.48px;}
#t1s_149{left:641px;bottom:386px;letter-spacing:0.12px;}
#t1t_149{left:689px;bottom:386px;letter-spacing:0.1px;word-spacing:3.61px;}
#t1u_149{left:152px;bottom:368px;letter-spacing:0.04px;word-spacing:0.96px;}
#t1v_149{left:685px;bottom:368px;letter-spacing:0.12px;}
#t1w_149{left:769px;bottom:368px;letter-spacing:0.1px;}
#t1x_149{left:152px;bottom:350px;letter-spacing:0.12px;}
#t1y_149{left:232px;bottom:350px;letter-spacing:0.01px;word-spacing:1.61px;}
#t1z_149{left:326px;bottom:350px;letter-spacing:0.12px;}
#t20_149{left:411px;bottom:350px;letter-spacing:0.1px;}
#t21_149{left:431px;bottom:350px;letter-spacing:0.12px;}
#t22_149{left:511px;bottom:350px;letter-spacing:0.03px;word-spacing:1.55px;}
#t23_149{left:152px;bottom:332px;letter-spacing:-0.11px;word-spacing:2.05px;}
#t24_149{left:152px;bottom:286px;letter-spacing:-0.02px;word-spacing:3.4px;}
#t25_149{left:152px;bottom:268px;word-spacing:2.3px;}
#t26_149{left:152px;bottom:250px;letter-spacing:0.02px;word-spacing:1.97px;}
#t27_149{left:152px;bottom:232px;letter-spacing:0.01px;word-spacing:0.65px;}
#t28_149{left:152px;bottom:213px;letter-spacing:0.05px;word-spacing:1.72px;}

.s1_149{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_149{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_149{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_149{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s5_149{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s6_149{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s7_149{font-size:15px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts149" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg149" style="-webkit-user-select: none;"><object width="935" height="1210" data="149/149.svg" type="image/svg+xml" id="pdf149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_149" class="t s1_149">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_149" class="t s2_149">135 </span>
<span id="t3_149" class="t s2_149">For guest-page faults, the trap instruction register is written with a special pseudoinstruction value </span>
<span id="t4_149" class="t s2_149">if: (a) the fault is caused by an implicit memory access for VS-stage address translation, and (b) a </span>
<span id="t5_149" class="t s2_149">nonzero value (the faulting guest physical address) is written to </span><span id="t6_149" class="t s3_149">mtval2 </span><span id="t7_149" class="t s2_149">or </span><span id="t8_149" class="t s3_149">htval</span><span id="t9_149" class="t s2_149">. If both conditions </span>
<span id="ta_149" class="t s2_149">are met, the value written to </span><span id="tb_149" class="t s3_149">mtinst </span><span id="tc_149" class="t s2_149">or </span><span id="td_149" class="t s3_149">htinst </span><span id="te_149" class="t s2_149">must be taken from Table </span><span id="tf_149" class="t s4_149">8.12</span><span id="tg_149" class="t s2_149">; zero is not allowed. </span>
<span id="th_149" class="t s2_149">Value </span><span id="ti_149" class="t s2_149">Meaning </span>
<span id="tj_149" class="t s3_149">0x00002000 </span><span id="tk_149" class="t s2_149">32-bit read for VS-stage address translation (RV32) </span>
<span id="tl_149" class="t s3_149">0x00002020 </span><span id="tm_149" class="t s2_149">32-bit write for VS-stage address translation (RV32) </span>
<span id="tn_149" class="t s3_149">0x00003000 </span><span id="to_149" class="t s2_149">64-bit read for VS-stage address translation (RV64) </span>
<span id="tp_149" class="t s3_149">0x00003020 </span><span id="tq_149" class="t s2_149">64-bit write for VS-stage address translation (RV64) </span>
<span id="tr_149" class="t s2_149">Table 8.12: Special pseudoinstruction values for guest-page faults. The RV32 values are used when </span>
<span id="ts_149" class="t s2_149">VSXLEN=32, and the RV64 values when VSXLEN=64. </span>
<span id="tt_149" class="t s2_149" data-mappings='[[6,"fi"]]'>The deﬁned pseudoinstruction values are designed to correspond closely with the encodings of basic </span>
<span id="tu_149" class="t s2_149">loads and stores, as illustrated by Table </span><span id="tv_149" class="t s4_149">8.13</span><span id="tw_149" class="t s2_149">. </span>
<span id="tx_149" class="t s2_149">Encoding </span><span id="ty_149" class="t s2_149">Instruction </span>
<span id="tz_149" class="t s3_149">0x00002003 </span><span id="t10_149" class="t s3_149">lw x0,0(x0) </span>
<span id="t11_149" class="t s3_149">0x00002023 </span><span id="t12_149" class="t s3_149">sw x0,0(x0) </span>
<span id="t13_149" class="t s3_149">0x00003003 </span><span id="t14_149" class="t s3_149">ld x0,0(x0) </span>
<span id="t15_149" class="t s3_149">0x00003023 </span><span id="t16_149" class="t s3_149">sd x0,0(x0) </span>
<span id="t17_149" class="t s2_149">Table 8.13: Standard instructions corresponding to the special pseudoinstructions of Table </span><span id="t18_149" class="t s4_149">8.12</span><span id="t19_149" class="t s2_149">. </span>
<span id="t1a_149" class="t s2_149">A </span><span id="t1b_149" class="t s5_149">write </span><span id="t1c_149" class="t s2_149">pseudoinstruction (</span><span id="t1d_149" class="t s3_149">0x00002020 </span><span id="t1e_149" class="t s2_149">or </span><span id="t1f_149" class="t s3_149">0x00003020</span><span id="t1g_149" class="t s2_149">) is used for the case that the machine is </span>
<span id="t1h_149" class="t s2_149">attempting automatically to update bits A and/or D in VS-level page tables. </span><span id="t1i_149" class="t s2_149">All other implicit </span>
<span id="t1j_149" class="t s2_149">memory accesses for VS-stage address translation will be reads. If a machine never automatically </span>
<span id="t1k_149" class="t s2_149">updates bits A or D in VS-level page tables (leaving this to software), the </span><span id="t1l_149" class="t s5_149">write </span><span id="t1m_149" class="t s2_149">case will never </span>
<span id="t1n_149" class="t s2_149">arise. The fact that such a page table update must actually be atomic, not just a simple write, is </span>
<span id="t1o_149" class="t s2_149">ignored for the pseudoinstruction. </span>
<span id="t1p_149" class="t s6_149">If the conditions that necessitate a pseudoinstruction value can ever occur for M-mode, then </span>
<span id="t1q_149" class="t s7_149">mtinst </span><span id="t1r_149" class="t s6_149">cannot be entirely read-only zero; and likewise for HS-mode and </span><span id="t1s_149" class="t s7_149">htinst</span><span id="t1t_149" class="t s6_149">. However, in </span>
<span id="t1u_149" class="t s6_149">that case, the trap instruction registers may minimally support only values 0 and </span><span id="t1v_149" class="t s7_149">0x00002000 </span><span id="t1w_149" class="t s6_149">or </span>
<span id="t1x_149" class="t s7_149">0x00003000</span><span id="t1y_149" class="t s6_149">, and possibly </span><span id="t1z_149" class="t s7_149">0x00002020 </span><span id="t20_149" class="t s6_149">or </span><span id="t21_149" class="t s7_149">0x00003020</span><span id="t22_149" class="t s6_149" data-mappings='[[33,"fl"],[37,"fl"]]'>, requiring as few as one or two ﬂip-ﬂops </span>
<span id="t23_149" class="t s6_149">in hardware, per register. </span>
<span id="t24_149" class="t s6_149">There is no harm here in ignoring the atomicity requirement for page table updates, because </span>
<span id="t25_149" class="t s6_149">a hypervisor is not expected in these circumstances to emulate an implicit memory access that </span>
<span id="t26_149" class="t s6_149">fails. Rather, the hypervisor is given enough information about the faulting access to be able to </span>
<span id="t27_149" class="t s6_149">make the memory accessible (e.g. by restoring a missing page of virtual memory) before resuming </span>
<span id="t28_149" class="t s6_149">execution by retrying the faulting instruction. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
