version 3
C:/Dig3/dig3/TUVIEJAENTANGA/IRQControl.vhd
IRQControl
VHDL
VHDL
C:/Dig3/dig3/TUVIEJAENTANGA/TEST1_TB.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
10000000
CLOCK_LIST_BEGIN
Clk
20000000
60000000
1000000
1000000
10000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
Data
Clk
Dir
Clk
IRQ
Clk
IRQA
Clk
IRQR
Clk
RD
Clk
RW
Clk
Reset
Clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
IRQR_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Clk
Reset
IRQA
RD
RW
IRQ
Dir
IRQR
Data
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
