

================================================================
== Vivado HLS Report for 'aStar_adjacentNodes'
================================================================
* Date:           Fri Jun 30 11:23:19 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        AStarStaticHLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.31|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	10  / (tmp_7)
	5  / (!tmp_7 & !tmp_8)
	8  / (!tmp_7 & tmp_8)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	17  / (tmp_12)
	12  / (!tmp_12 & !tmp_13)
	15  / (!tmp_12 & tmp_13)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / true
11 --> 
	7  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
15 --> 
	16  / true
16 --> 
	14  / true
17 --> 
	18  / true
18 --> 
	14  / true
* FSM state operations: 

 <State 1>: 8.31ns
ST_1: y_read [1/1] 1.04ns
:0  %y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y) nounwind

ST_1: x_read [1/1] 1.04ns
:1  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: tmp [1/1] 0.00ns
:2  %tmp = shl i32 %y_read, 6

ST_1: initPosition [1/1] 2.44ns
:3  %initPosition = add nsw i32 %x_read, %tmp

ST_1: tmp_3 [1/1] 2.44ns
:12  %tmp_3 = add nsw i32 -65, %initPosition

ST_1: stg_24 [1/1] 2.39ns
:13  store i32 %tmp_3, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 4), align 16

ST_1: tmp_4 [1/1] 2.44ns
:14  %tmp_4 = add nsw i32 -63, %initPosition

ST_1: stg_26 [1/1] 2.39ns
:15  store i32 %tmp_4, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 5), align 4


 <State 2>: 4.83ns
ST_2: tmp_5 [1/1] 2.44ns
:16  %tmp_5 = add nsw i32 63, %initPosition

ST_2: stg_28 [1/1] 2.39ns
:17  store i32 %tmp_5, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 6), align 8

ST_2: tmp_6 [1/1] 2.44ns
:18  %tmp_6 = add nsw i32 65, %initPosition

ST_2: stg_30 [1/1] 2.39ns
:19  store i32 %tmp_6, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 7), align 4


 <State 3>: 4.83ns
ST_3: tmp_s [1/1] 2.44ns
:4  %tmp_s = add nsw i32 -1, %initPosition

ST_3: stg_32 [1/1] 2.39ns
:5  store i32 %tmp_s, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 0), align 16

ST_3: tmp_9 [1/1] 2.44ns
:6  %tmp_9 = add nsw i32 1, %initPosition

ST_3: stg_34 [1/1] 2.39ns
:7  store i32 %tmp_9, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 1), align 4


 <State 4>: 4.83ns
ST_4: tmp_1 [1/1] 2.44ns
:8  %tmp_1 = add nsw i32 -64, %initPosition

ST_4: stg_36 [1/1] 2.39ns
:9  store i32 %tmp_1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 2), align 8

ST_4: tmp_2 [1/1] 2.44ns
:10  %tmp_2 = add nsw i32 64, %initPosition

ST_4: stg_38 [1/1] 2.39ns
:11  store i32 %tmp_2, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 3), align 4

ST_4: tmp_7 [1/1] 2.52ns
:20  %tmp_7 = icmp eq i32 %x_read, 0

ST_4: stg_40 [1/1] 0.00ns
:21  br i1 %tmp_7, label %1, label %2

ST_4: tmp_8 [1/1] 2.52ns
:0  %tmp_8 = icmp eq i32 %x_read, 63

ST_4: stg_42 [1/1] 0.00ns
:1  br i1 %tmp_8, label %3, label %4

ST_4: tmp_10 [1/1] 2.44ns
:0  %tmp_10 = add nsw i32 %x_read, -1

ST_4: stg_44 [1/1] 2.39ns
:1  store i32 %tmp_10, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 0), align 16

ST_4: tmp_11 [1/1] 2.44ns
:2  %tmp_11 = add nsw i32 %x_read, 1

ST_4: stg_46 [1/1] 2.39ns
:3  store i32 %tmp_11, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 1), align 4

ST_4: stg_47 [1/1] 2.39ns
:0  store i32 62, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 0), align 16

ST_4: stg_48 [1/1] 2.39ns
:1  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 1), align 4


 <State 5>: 2.39ns
ST_5: stg_49 [1/1] 2.39ns
:4  store i32 %x_read, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 2), align 8

ST_5: stg_50 [1/1] 2.39ns
:5  store i32 %x_read, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 3), align 4


 <State 6>: 2.39ns
ST_6: stg_51 [1/1] 2.39ns
:6  store i32 %tmp_10, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 4), align 16

ST_6: stg_52 [1/1] 2.39ns
:7  store i32 %tmp_11, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 5), align 4


 <State 7>: 2.52ns
ST_7: stg_53 [1/1] 2.39ns
:8  store i32 %tmp_10, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 6), align 8

ST_7: stg_54 [1/1] 2.39ns
:9  store i32 %tmp_11, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 7), align 4

ST_7: stg_55 [1/1] 0.00ns
:10  br label %5

ST_7: stg_56 [1/1] 0.00ns
:0  br label %6

ST_7: tmp_12 [1/1] 2.52ns
:0  %tmp_12 = icmp eq i32 %y_read, 0

ST_7: stg_58 [1/1] 0.00ns
:1  br i1 %tmp_12, label %7, label %8

ST_7: tmp_13 [1/1] 2.52ns
:0  %tmp_13 = icmp eq i32 %y_read, 35

ST_7: stg_60 [1/1] 0.00ns
:1  br i1 %tmp_13, label %9, label %10

ST_7: stg_61 [1/1] 2.39ns
:0  store i32 %y_read, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 0), align 16

ST_7: stg_62 [1/1] 2.39ns
:1  store i32 %y_read, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 1), align 4

ST_7: stg_63 [1/1] 2.39ns
:0  store i32 35, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 0), align 16

ST_7: stg_64 [1/1] 2.39ns
:0  store i32 0, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 0), align 16


 <State 8>: 2.39ns
ST_8: stg_65 [1/1] 2.39ns
:2  store i32 63, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 2), align 8

ST_8: stg_66 [1/1] 2.39ns
:3  store i32 63, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 3), align 4

ST_8: stg_67 [1/1] 2.39ns
:5  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 5), align 4


 <State 9>: 2.39ns
ST_9: stg_68 [1/1] 2.39ns
:1  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 1), align 4

ST_9: stg_69 [1/1] 2.39ns
:4  store i32 62, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 4), align 16

ST_9: stg_70 [1/1] 2.39ns
:6  store i32 62, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 6), align 8

ST_9: stg_71 [1/1] 2.39ns
:7  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 7), align 4

ST_9: stg_72 [1/1] 0.00ns
:8  br label %5


 <State 10>: 2.39ns
ST_10: stg_73 [1/1] 2.39ns
:2  store i32 0, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 2), align 8

ST_10: stg_74 [1/1] 2.39ns
:3  store i32 0, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 3), align 4

ST_10: stg_75 [1/1] 2.39ns
:4  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 4), align 16


 <State 11>: 2.39ns
ST_11: stg_76 [1/1] 2.39ns
:0  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 0), align 16

ST_11: stg_77 [1/1] 2.39ns
:5  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 5), align 4

ST_11: stg_78 [1/1] 2.39ns
:6  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 6), align 8

ST_11: stg_79 [1/1] 2.39ns
:7  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_0, i64 0, i64 7), align 4

ST_11: stg_80 [1/1] 0.00ns
:8  br label %6


 <State 12>: 4.83ns
ST_12: tmp_14 [1/1] 2.44ns
:2  %tmp_14 = add nsw i32 %y_read, -1

ST_12: stg_82 [1/1] 2.39ns
:3  store i32 %tmp_14, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 2), align 8

ST_12: tmp_15 [1/1] 2.44ns
:4  %tmp_15 = add nsw i32 %y_read, 1

ST_12: stg_84 [1/1] 2.39ns
:5  store i32 %tmp_15, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 3), align 4


 <State 13>: 2.39ns
ST_13: stg_85 [1/1] 2.39ns
:6  store i32 %tmp_14, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 4), align 16

ST_13: stg_86 [1/1] 2.39ns
:7  store i32 %tmp_14, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 5), align 4


 <State 14>: 2.39ns
ST_14: stg_87 [1/1] 2.39ns
:8  store i32 %tmp_15, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 6), align 8

ST_14: stg_88 [1/1] 2.39ns
:9  store i32 %tmp_15, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 7), align 4

ST_14: stg_89 [1/1] 0.00ns
:10  br label %11

ST_14: stg_90 [1/1] 0.00ns
:0  br label %12

ST_14: stg_91 [1/1] 0.00ns
:0  ret void


 <State 15>: 2.39ns
ST_15: stg_92 [1/1] 2.39ns
:1  store i32 35, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 1), align 4

ST_15: stg_93 [1/1] 2.39ns
:2  store i32 34, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 2), align 8

ST_15: stg_94 [1/1] 2.39ns
:3  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 3), align 4


 <State 16>: 2.39ns
ST_16: stg_95 [1/1] 2.39ns
:4  store i32 34, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 4), align 16

ST_16: stg_96 [1/1] 2.39ns
:5  store i32 34, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 5), align 4

ST_16: stg_97 [1/1] 2.39ns
:6  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 6), align 8

ST_16: stg_98 [1/1] 2.39ns
:7  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 7), align 4

ST_16: stg_99 [1/1] 0.00ns
:8  br label %11


 <State 17>: 2.39ns
ST_17: stg_100 [1/1] 2.39ns
:1  store i32 0, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 1), align 4

ST_17: stg_101 [1/1] 2.39ns
:2  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 2), align 8

ST_17: stg_102 [1/1] 2.39ns
:3  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 3), align 4


 <State 18>: 2.39ns
ST_18: stg_103 [1/1] 2.39ns
:4  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 4), align 16

ST_18: stg_104 [1/1] 2.39ns
:5  store i32 -1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_2, i64 0, i64 5), align 4

ST_18: stg_105 [1/1] 2.39ns
:6  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 6), align 8

ST_18: stg_106 [1/1] 2.39ns
:7  store i32 1, i32* getelementptr inbounds ([8 x i32]* @adjacentPosition_1, i64 0, i64 7), align 4

ST_18: stg_107 [1/1] 0.00ns
:8  br label %12



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f00ff152a30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f00ec91f5c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adjacentPosition_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; mode=0x7f00ff07e800; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ adjacentPosition_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; mode=0x7f00ff13be80; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ adjacentPosition_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; mode=0x7f00fee98ea0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read       (read ) [ 0011111111111000000]
x_read       (read ) [ 0011110000000000000]
tmp          (shl  ) [ 0000000000000000000]
initPosition (add  ) [ 0011100000000000000]
tmp_3        (add  ) [ 0000000000000000000]
stg_24       (store) [ 0000000000000000000]
tmp_4        (add  ) [ 0000000000000000000]
stg_26       (store) [ 0000000000000000000]
tmp_5        (add  ) [ 0000000000000000000]
stg_28       (store) [ 0000000000000000000]
tmp_6        (add  ) [ 0000000000000000000]
stg_30       (store) [ 0000000000000000000]
tmp_s        (add  ) [ 0000000000000000000]
stg_32       (store) [ 0000000000000000000]
tmp_9        (add  ) [ 0000000000000000000]
stg_34       (store) [ 0000000000000000000]
tmp_1        (add  ) [ 0000000000000000000]
stg_36       (store) [ 0000000000000000000]
tmp_2        (add  ) [ 0000000000000000000]
stg_38       (store) [ 0000000000000000000]
tmp_7        (icmp ) [ 0000111111110000000]
stg_40       (br   ) [ 0000000000000000000]
tmp_8        (icmp ) [ 0000111111110000000]
stg_42       (br   ) [ 0000000000000000000]
tmp_10       (add  ) [ 0000011111110000000]
stg_44       (store) [ 0000000000000000000]
tmp_11       (add  ) [ 0000011111110000000]
stg_46       (store) [ 0000000000000000000]
stg_47       (store) [ 0000000000000000000]
stg_48       (store) [ 0000000000000000000]
stg_49       (store) [ 0000000000000000000]
stg_50       (store) [ 0000000000000000000]
stg_51       (store) [ 0000000000000000000]
stg_52       (store) [ 0000000000000000000]
stg_53       (store) [ 0000000000000000000]
stg_54       (store) [ 0000000000000000000]
stg_55       (br   ) [ 0000000000000000000]
stg_56       (br   ) [ 0000000000000000000]
tmp_12       (icmp ) [ 0000000100001111111]
stg_58       (br   ) [ 0000000000000000000]
tmp_13       (icmp ) [ 0000000100001111111]
stg_60       (br   ) [ 0000000000000000000]
stg_61       (store) [ 0000000000000000000]
stg_62       (store) [ 0000000000000000000]
stg_63       (store) [ 0000000000000000000]
stg_64       (store) [ 0000000000000000000]
stg_65       (store) [ 0000000000000000000]
stg_66       (store) [ 0000000000000000000]
stg_67       (store) [ 0000000000000000000]
stg_68       (store) [ 0000000000000000000]
stg_69       (store) [ 0000000000000000000]
stg_70       (store) [ 0000000000000000000]
stg_71       (store) [ 0000000000000000000]
stg_72       (br   ) [ 0000000000000000000]
stg_73       (store) [ 0000000000000000000]
stg_74       (store) [ 0000000000000000000]
stg_75       (store) [ 0000000000000000000]
stg_76       (store) [ 0000000000000000000]
stg_77       (store) [ 0000000000000000000]
stg_78       (store) [ 0000000000000000000]
stg_79       (store) [ 0000000000000000000]
stg_80       (br   ) [ 0000000000000000000]
tmp_14       (add  ) [ 0000000000000100000]
stg_82       (store) [ 0000000000000000000]
tmp_15       (add  ) [ 0000000000000110000]
stg_84       (store) [ 0000000000000000000]
stg_85       (store) [ 0000000000000000000]
stg_86       (store) [ 0000000000000000000]
stg_87       (store) [ 0000000000000000000]
stg_88       (store) [ 0000000000000000000]
stg_89       (br   ) [ 0000000000000000000]
stg_90       (br   ) [ 0000000000000000000]
stg_91       (ret  ) [ 0000000000000000000]
stg_92       (store) [ 0000000000000000000]
stg_93       (store) [ 0000000000000000000]
stg_94       (store) [ 0000000000000000000]
stg_95       (store) [ 0000000000000000000]
stg_96       (store) [ 0000000000000000000]
stg_97       (store) [ 0000000000000000000]
stg_98       (store) [ 0000000000000000000]
stg_99       (br   ) [ 0000000000000000000]
stg_100      (store) [ 0000000000000000000]
stg_101      (store) [ 0000000000000000000]
stg_102      (store) [ 0000000000000000000]
stg_103      (store) [ 0000000000000000000]
stg_104      (store) [ 0000000000000000000]
stg_105      (store) [ 0000000000000000000]
stg_106      (store) [ 0000000000000000000]
stg_107      (br   ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="adjacentPosition_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacentPosition_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="adjacentPosition_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacentPosition_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="adjacentPosition_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adjacentPosition_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="y_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 stg_26/1 stg_28/2 stg_30/2 stg_32/3 stg_34/3 stg_36/4 stg_38/4 stg_67/8 stg_68/9 stg_71/9 stg_75/10 stg_76/11 stg_78/11 stg_94/15 stg_97/16 stg_98/16 stg_101/17 stg_103/18 stg_104/18 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/4 stg_46/4 stg_47/4 stg_48/4 stg_49/5 stg_50/5 stg_51/6 stg_52/6 stg_53/7 stg_54/7 stg_65/8 stg_66/8 stg_69/9 stg_70/9 stg_73/10 stg_74/10 stg_77/11 stg_79/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/7 stg_62/7 stg_63/7 stg_64/7 stg_82/12 stg_84/12 stg_85/13 stg_86/13 stg_87/14 stg_88/14 stg_92/15 stg_93/15 stg_95/16 stg_96/16 stg_100/17 stg_102/17 stg_105/18 stg_106/18 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="initPosition_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="initPosition/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="3"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="3"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_7_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="3"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_10_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="3"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_11_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="3"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_12_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="6"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_13_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="6"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_14_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="7"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_15_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="7"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="277" class="1005" name="y_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="6"/>
<pin id="279" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="x_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="3"/>
<pin id="289" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="initPosition_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="initPosition "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_7_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="3"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_8_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="3"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_10_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_11_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2"/>
<pin id="322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_12_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="3"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_13_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="3"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_14_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_15_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2"/>
<pin id="341" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="62" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="160"><net_src comp="80" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="161"><net_src comp="82" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="163"><net_src comp="84" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="131" pin=4"/></net>

<net id="175"><net_src comp="86" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="92" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="177" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="98" pin=4"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="197" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="203" pin="2"/><net_sink comp="98" pin=4"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="209" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="215" pin="2"/><net_sink comp="98" pin=4"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="221" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="227" pin="2"/><net_sink comp="98" pin=4"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="248"><net_src comp="243" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="254"><net_src comp="249" pin="2"/><net_sink comp="113" pin=4"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="270"><net_src comp="265" pin="2"/><net_sink comp="131" pin=4"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="276"><net_src comp="271" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="280"><net_src comp="86" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="290"><net_src comp="92" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="300"><net_src comp="177" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="310"><net_src comp="233" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="238" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="243" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="323"><net_src comp="249" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="328"><net_src comp="255" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="260" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="265" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="342"><net_src comp="271" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="131" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp_3 : 1
		stg_24 : 2
		tmp_4 : 1
		stg_26 : 2
	State 2
		stg_28 : 1
		stg_30 : 1
	State 3
		stg_32 : 1
		stg_34 : 1
	State 4
		stg_36 : 1
		stg_38 : 1
		stg_40 : 1
		stg_42 : 1
		stg_44 : 1
		stg_46 : 1
	State 5
	State 6
	State 7
		stg_58 : 1
		stg_60 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		stg_82 : 1
		stg_84 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          | initPosition_fu_177 |    0    |    32   |
|          |     tmp_3_fu_183    |    0    |    32   |
|          |     tmp_4_fu_190    |    0    |    32   |
|          |     tmp_5_fu_197    |    0    |    32   |
|          |     tmp_6_fu_203    |    0    |    32   |
|          |     tmp_s_fu_209    |    0    |    32   |
|    add   |     tmp_9_fu_215    |    0    |    32   |
|          |     tmp_1_fu_221    |    0    |    32   |
|          |     tmp_2_fu_227    |    0    |    32   |
|          |    tmp_10_fu_243    |    0    |    32   |
|          |    tmp_11_fu_249    |    0    |    32   |
|          |    tmp_14_fu_265    |    0    |    32   |
|          |    tmp_15_fu_271    |    0    |    32   |
|----------|---------------------|---------|---------|
|          |     tmp_7_fu_233    |    0    |    11   |
|   icmp   |     tmp_8_fu_238    |    0    |    11   |
|          |    tmp_12_fu_255    |    0    |    11   |
|          |    tmp_13_fu_260    |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   |  y_read_read_fu_86  |    0    |    0    |
|          |  x_read_read_fu_92  |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |      tmp_fu_171     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   460   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|initPosition_reg_297|   32   |
|   tmp_10_reg_315   |   32   |
|   tmp_11_reg_320   |   32   |
|   tmp_12_reg_325   |    1   |
|   tmp_13_reg_329   |    1   |
|   tmp_14_reg_333   |   32   |
|   tmp_15_reg_339   |   32   |
|    tmp_7_reg_307   |    1   |
|    tmp_8_reg_311   |    1   |
|   x_read_reg_287   |   32   |
|   y_read_reg_277   |   32   |
+--------------------+--------+
|        Total       |   228  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   7  |  32  |   224  ||    32   |
|  grp_access_fu_98 |  p1  |   5  |  32  |   160  ||    32   |
|  grp_access_fu_98 |  p3  |   7  |  32  |   224  ||    32   |
|  grp_access_fu_98 |  p4  |   5  |  32  |   160  ||    32   |
| grp_access_fu_113 |  p0  |   6  |  32  |   192  ||    32   |
| grp_access_fu_113 |  p1  |   7  |  32  |   224  ||    32   |
| grp_access_fu_113 |  p3  |   5  |  32  |   160  ||    32   |
| grp_access_fu_113 |  p4  |   7  |  32  |   224  ||    32   |
| grp_access_fu_131 |  p0  |   5  |  32  |   160  ||    32   |
| grp_access_fu_131 |  p1  |   8  |  32  |   256  ||    32   |
| grp_access_fu_131 |  p3  |   4  |  32  |   128  ||    32   |
| grp_access_fu_131 |  p4  |   8  |  32  |   256  ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2368  ||   22.9  ||   384   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   460  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   22   |    -   |   384  |
|  Register |    -   |   228  |    -   |
+-----------+--------+--------+--------+
|   Total   |   22   |   228  |   844  |
+-----------+--------+--------+--------+
