Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot butterfly_tb_behav xil_defaultlib.butterfly_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.rearrange_n_zero_padd(NUM_OF_WOR...
Compiling module xil_defaultlib.fft_block(STAGE=2)
Compiling module xil_defaultlib.fft_block(STAGE=1)
Compiling module xil_defaultlib.fft_block_default
Compiling module xil_defaultlib.butterfly_beh_default
Compiling module xil_defaultlib.butterfly_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot butterfly_tb_behav
