
using_mpu9250.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08005738  08005738  00015738  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005888  08005888  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005888  08005888  00015888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005890  08005890  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005890  08005890  00015890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005894  08005894  00015894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000002a8  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000310  20000310  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000cc94  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000022e8  00000000  00000000  0002cd6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d00  00000000  00000000  0002f058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009f4  00000000  00000000  0002fd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022703  00000000  00000000  0003074c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f6c2  00000000  00000000  00052e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cd73e  00000000  00000000  00062511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003fc4  00000000  00000000  0012fc50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009f  00000000  00000000  00133c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800571c 	.word	0x0800571c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800571c 	.word	0x0800571c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd0:	f000 b970 	b.w	8000eb4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9e08      	ldr	r6, [sp, #32]
 8000bf2:	460d      	mov	r5, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	460f      	mov	r7, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4694      	mov	ip, r2
 8000c00:	d965      	bls.n	8000cce <__udivmoddi4+0xe2>
 8000c02:	fab2 f382 	clz	r3, r2
 8000c06:	b143      	cbz	r3, 8000c1a <__udivmoddi4+0x2e>
 8000c08:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c0c:	f1c3 0220 	rsb	r2, r3, #32
 8000c10:	409f      	lsls	r7, r3
 8000c12:	fa20 f202 	lsr.w	r2, r0, r2
 8000c16:	4317      	orrs	r7, r2
 8000c18:	409c      	lsls	r4, r3
 8000c1a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1e:	fa1f f58c 	uxth.w	r5, ip
 8000c22:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c26:	0c22      	lsrs	r2, r4, #16
 8000c28:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c2c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c30:	fb01 f005 	mul.w	r0, r1, r5
 8000c34:	4290      	cmp	r0, r2
 8000c36:	d90a      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c38:	eb1c 0202 	adds.w	r2, ip, r2
 8000c3c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c40:	f080 811c 	bcs.w	8000e7c <__udivmoddi4+0x290>
 8000c44:	4290      	cmp	r0, r2
 8000c46:	f240 8119 	bls.w	8000e7c <__udivmoddi4+0x290>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	4462      	add	r2, ip
 8000c4e:	1a12      	subs	r2, r2, r0
 8000c50:	b2a4      	uxth	r4, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5e:	fb00 f505 	mul.w	r5, r0, r5
 8000c62:	42a5      	cmp	r5, r4
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x90>
 8000c66:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6e:	f080 8107 	bcs.w	8000e80 <__udivmoddi4+0x294>
 8000c72:	42a5      	cmp	r5, r4
 8000c74:	f240 8104 	bls.w	8000e80 <__udivmoddi4+0x294>
 8000c78:	4464      	add	r4, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c80:	1b64      	subs	r4, r4, r5
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11e      	cbz	r6, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40dc      	lsrs	r4, r3
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0xbc>
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	f000 80ed 	beq.w	8000e76 <__udivmoddi4+0x28a>
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e9c6 0500 	strd	r0, r5, [r6]
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca8:	fab3 f183 	clz	r1, r3
 8000cac:	2900      	cmp	r1, #0
 8000cae:	d149      	bne.n	8000d44 <__udivmoddi4+0x158>
 8000cb0:	42ab      	cmp	r3, r5
 8000cb2:	d302      	bcc.n	8000cba <__udivmoddi4+0xce>
 8000cb4:	4282      	cmp	r2, r0
 8000cb6:	f200 80f8 	bhi.w	8000eaa <__udivmoddi4+0x2be>
 8000cba:	1a84      	subs	r4, r0, r2
 8000cbc:	eb65 0203 	sbc.w	r2, r5, r3
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d0e2      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	e9c6 4700 	strd	r4, r7, [r6]
 8000ccc:	e7df      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xe6>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f382 	clz	r3, r2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x210>
 8000cdc:	1a8a      	subs	r2, r1, r2
 8000cde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce2:	fa1f fe8c 	uxth.w	lr, ip
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cec:	fb07 2015 	mls	r0, r7, r5, r2
 8000cf0:	0c22      	lsrs	r2, r4, #16
 8000cf2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf6:	fb0e f005 	mul.w	r0, lr, r5
 8000cfa:	4290      	cmp	r0, r2
 8000cfc:	d908      	bls.n	8000d10 <__udivmoddi4+0x124>
 8000cfe:	eb1c 0202 	adds.w	r2, ip, r2
 8000d02:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d06:	d202      	bcs.n	8000d0e <__udivmoddi4+0x122>
 8000d08:	4290      	cmp	r0, r2
 8000d0a:	f200 80cb 	bhi.w	8000ea4 <__udivmoddi4+0x2b8>
 8000d0e:	4645      	mov	r5, r8
 8000d10:	1a12      	subs	r2, r2, r0
 8000d12:	b2a4      	uxth	r4, r4
 8000d14:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d18:	fb07 2210 	mls	r2, r7, r0, r2
 8000d1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d20:	fb0e fe00 	mul.w	lr, lr, r0
 8000d24:	45a6      	cmp	lr, r4
 8000d26:	d908      	bls.n	8000d3a <__udivmoddi4+0x14e>
 8000d28:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d30:	d202      	bcs.n	8000d38 <__udivmoddi4+0x14c>
 8000d32:	45a6      	cmp	lr, r4
 8000d34:	f200 80bb 	bhi.w	8000eae <__udivmoddi4+0x2c2>
 8000d38:	4610      	mov	r0, r2
 8000d3a:	eba4 040e 	sub.w	r4, r4, lr
 8000d3e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d42:	e79f      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d44:	f1c1 0720 	rsb	r7, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d52:	fa05 f401 	lsl.w	r4, r5, r1
 8000d56:	fa20 f307 	lsr.w	r3, r0, r7
 8000d5a:	40fd      	lsrs	r5, r7
 8000d5c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d66:	fa1f fe8c 	uxth.w	lr, ip
 8000d6a:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d74:	fb08 f50e 	mul.w	r5, r8, lr
 8000d78:	42a5      	cmp	r5, r4
 8000d7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7e:	fa00 f001 	lsl.w	r0, r0, r1
 8000d82:	d90b      	bls.n	8000d9c <__udivmoddi4+0x1b0>
 8000d84:	eb1c 0404 	adds.w	r4, ip, r4
 8000d88:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d8c:	f080 8088 	bcs.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d90:	42a5      	cmp	r5, r4
 8000d92:	f240 8085 	bls.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	4464      	add	r4, ip
 8000d9c:	1b64      	subs	r4, r4, r5
 8000d9e:	b29d      	uxth	r5, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dac:	fb03 fe0e 	mul.w	lr, r3, lr
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1da>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dbc:	d26c      	bcs.n	8000e98 <__udivmoddi4+0x2ac>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	d96a      	bls.n	8000e98 <__udivmoddi4+0x2ac>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	4464      	add	r4, ip
 8000dc6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dca:	fba3 9502 	umull	r9, r5, r3, r2
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	42ac      	cmp	r4, r5
 8000dd4:	46c8      	mov	r8, r9
 8000dd6:	46ae      	mov	lr, r5
 8000dd8:	d356      	bcc.n	8000e88 <__udivmoddi4+0x29c>
 8000dda:	d053      	beq.n	8000e84 <__udivmoddi4+0x298>
 8000ddc:	b156      	cbz	r6, 8000df4 <__udivmoddi4+0x208>
 8000dde:	ebb0 0208 	subs.w	r2, r0, r8
 8000de2:	eb64 040e 	sbc.w	r4, r4, lr
 8000de6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dea:	40ca      	lsrs	r2, r1
 8000dec:	40cc      	lsrs	r4, r1
 8000dee:	4317      	orrs	r7, r2
 8000df0:	e9c6 7400 	strd	r7, r4, [r6]
 8000df4:	4618      	mov	r0, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfc:	f1c3 0120 	rsb	r1, r3, #32
 8000e00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e04:	fa20 f201 	lsr.w	r2, r0, r1
 8000e08:	fa25 f101 	lsr.w	r1, r5, r1
 8000e0c:	409d      	lsls	r5, r3
 8000e0e:	432a      	orrs	r2, r5
 8000e10:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e14:	fa1f fe8c 	uxth.w	lr, ip
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e20:	0c11      	lsrs	r1, r2, #16
 8000e22:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e26:	fb00 f50e 	mul.w	r5, r0, lr
 8000e2a:	428d      	cmp	r5, r1
 8000e2c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x258>
 8000e32:	eb1c 0101 	adds.w	r1, ip, r1
 8000e36:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3a:	d22f      	bcs.n	8000e9c <__udivmoddi4+0x2b0>
 8000e3c:	428d      	cmp	r5, r1
 8000e3e:	d92d      	bls.n	8000e9c <__udivmoddi4+0x2b0>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	1b49      	subs	r1, r1, r5
 8000e46:	b292      	uxth	r2, r2
 8000e48:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e4c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e54:	fb05 f10e 	mul.w	r1, r5, lr
 8000e58:	4291      	cmp	r1, r2
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x282>
 8000e5c:	eb1c 0202 	adds.w	r2, ip, r2
 8000e60:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e64:	d216      	bcs.n	8000e94 <__udivmoddi4+0x2a8>
 8000e66:	4291      	cmp	r1, r2
 8000e68:	d914      	bls.n	8000e94 <__udivmoddi4+0x2a8>
 8000e6a:	3d02      	subs	r5, #2
 8000e6c:	4462      	add	r2, ip
 8000e6e:	1a52      	subs	r2, r2, r1
 8000e70:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e74:	e738      	b.n	8000ce8 <__udivmoddi4+0xfc>
 8000e76:	4631      	mov	r1, r6
 8000e78:	4630      	mov	r0, r6
 8000e7a:	e708      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000e7c:	4639      	mov	r1, r7
 8000e7e:	e6e6      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e80:	4610      	mov	r0, r2
 8000e82:	e6fb      	b.n	8000c7c <__udivmoddi4+0x90>
 8000e84:	4548      	cmp	r0, r9
 8000e86:	d2a9      	bcs.n	8000ddc <__udivmoddi4+0x1f0>
 8000e88:	ebb9 0802 	subs.w	r8, r9, r2
 8000e8c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e90:	3b01      	subs	r3, #1
 8000e92:	e7a3      	b.n	8000ddc <__udivmoddi4+0x1f0>
 8000e94:	4645      	mov	r5, r8
 8000e96:	e7ea      	b.n	8000e6e <__udivmoddi4+0x282>
 8000e98:	462b      	mov	r3, r5
 8000e9a:	e794      	b.n	8000dc6 <__udivmoddi4+0x1da>
 8000e9c:	4640      	mov	r0, r8
 8000e9e:	e7d1      	b.n	8000e44 <__udivmoddi4+0x258>
 8000ea0:	46d0      	mov	r8, sl
 8000ea2:	e77b      	b.n	8000d9c <__udivmoddi4+0x1b0>
 8000ea4:	3d02      	subs	r5, #2
 8000ea6:	4462      	add	r2, ip
 8000ea8:	e732      	b.n	8000d10 <__udivmoddi4+0x124>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e70a      	b.n	8000cc4 <__udivmoddi4+0xd8>
 8000eae:	4464      	add	r4, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e742      	b.n	8000d3a <__udivmoddi4+0x14e>

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <MPU_begin>:

/// @brief Check for connection, reset IMU, and set full range scale
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
uint8_t MPU_begin(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af02      	add	r7, sp, #8
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
    // Initialize variables
    uint8_t check, addr, val;

    // Confirm device
    MPU_REG_READ(SPIx, pMPU9250, WHO_AM_I, &check, 1);
 8000ec2:	f107 0317 	add.w	r3, r7, #23
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	9200      	str	r2, [sp, #0]
 8000eca:	2275      	movs	r2, #117	; 0x75
 8000ecc:	6839      	ldr	r1, [r7, #0]
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f000 f8a9 	bl	8001026 <MPU_REG_READ>
    if (check == WHO_AM_I_9250_ANS)
 8000ed4:	7dfb      	ldrb	r3, [r7, #23]
 8000ed6:	2b71      	cmp	r3, #113	; 0x71
 8000ed8:	d17f      	bne.n	8000fda <MPU_begin+0x122>
    {
        // Startup / reset the sensor
        addr = PWR_MGMT_1;
 8000eda:	236b      	movs	r3, #107	; 0x6b
 8000edc:	75bb      	strb	r3, [r7, #22]
        val = 0x00;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	757b      	strb	r3, [r7, #21]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8000ee2:	f107 0315 	add.w	r3, r7, #21
 8000ee6:	f107 0216 	add.w	r2, r7, #22
 8000eea:	6839      	ldr	r1, [r7, #0]
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f000 f87b 	bl	8000fe8 <MPU_REG_WRITE>

        // Disable I2C (SPI only)
        addr = USER_CTRL;
 8000ef2:	236a      	movs	r3, #106	; 0x6a
 8000ef4:	75bb      	strb	r3, [r7, #22]
        val = 0x10;
 8000ef6:	2310      	movs	r3, #16
 8000ef8:	757b      	strb	r3, [r7, #21]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8000efa:	f107 0315 	add.w	r3, r7, #21
 8000efe:	f107 0216 	add.w	r2, r7, #22
 8000f02:	6839      	ldr	r1, [r7, #0]
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f000 f86f 	bl	8000fe8 <MPU_REG_WRITE>

        // Set the full scale ranges
        MPU_writeAccFullScaleRange(SPIx, pMPU9250, pMPU9250->settings.aFullScaleRange);
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8000f10:	461a      	mov	r2, r3
 8000f12:	6839      	ldr	r1, [r7, #0]
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f000 f941 	bl	800119c <MPU_writeAccFullScaleRange>
        //addr = 29;
        //val  = ;
        //MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);


        MPU_writeGyroFullScaleRange(SPIx, pMPU9250, pMPU9250->settings.gFullScaleRange);
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8000f20:	461a      	mov	r2, r3
 8000f22:	6839      	ldr	r1, [r7, #0]
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f9a1 	bl	800126c <MPU_writeGyroFullScaleRange>
        // digital filter for gyro , smplrt_div, dlpf

        /* ROM START */
        // Enable I2C Master setting 400Khz
        uint8_t reg, value;
        reg = USR_CTRL_REG; value = USR_CTRL_REG_I2CEN;
 8000f2a:	236a      	movs	r3, #106	; 0x6a
 8000f2c:	753b      	strb	r3, [r7, #20]
 8000f2e:	2320      	movs	r3, #32
 8000f30:	74fb      	strb	r3, [r7, #19]
        MPU_REG_WRITE(SPIx, pMPU9250, &reg, &value);
 8000f32:	f107 0313 	add.w	r3, r7, #19
 8000f36:	f107 0214 	add.w	r2, r7, #20
 8000f3a:	6839      	ldr	r1, [r7, #0]
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f000 f853 	bl	8000fe8 <MPU_REG_WRITE>
        reg = I2C_MSTR_CTRL_REG; value = I2C_MSTR_CTRL_400;
 8000f42:	2324      	movs	r3, #36	; 0x24
 8000f44:	753b      	strb	r3, [r7, #20]
 8000f46:	230d      	movs	r3, #13
 8000f48:	74fb      	strb	r3, [r7, #19]
        MPU_REG_WRITE(SPIx, pMPU9250, &reg, &value);
 8000f4a:	f107 0313 	add.w	r3, r7, #19
 8000f4e:	f107 0214 	add.w	r2, r7, #20
 8000f52:	6839      	ldr	r1, [r7, #0]
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f000 f847 	bl	8000fe8 <MPU_REG_WRITE>

        // POWER down Magnetometer
        reg = AK8963_CTRL_REG; value = AK8963_PWR_DWN;
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	753b      	strb	r3, [r7, #20]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	74fb      	strb	r3, [r7, #19]
        MPU_REG_WRITE(SPIx, pMPU9250, &reg, &value);
 8000f62:	f107 0313 	add.w	r3, r7, #19
 8000f66:	f107 0214 	add.w	r2, r7, #20
 8000f6a:	6839      	ldr	r1, [r7, #0]
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f000 f83b 	bl	8000fe8 <MPU_REG_WRITE>
        HAL_Delay(10);
 8000f72:	200a      	movs	r0, #10
 8000f74:	f001 f8d8 	bl	8002128 <HAL_Delay>

        ak8963_write_reg(SPIx, pMPU9250, AK8963_CTRL_REG, AK8963_FUSE_ROM);
 8000f78:	230f      	movs	r3, #15
 8000f7a:	220a      	movs	r2, #10
 8000f7c:	6839      	ldr	r1, [r7, #0]
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f000 f877 	bl	8001072 <ak8963_write_reg>
        HAL_Delay(10);
 8000f84:	200a      	movs	r0, #10
 8000f86:	f001 f8cf 	bl	8002128 <HAL_Delay>

        ak8963_read_reg(SPIx, pMPU9250, AK8963_SEN_ONSET_REG, mag_adjust, 3);
 8000f8a:	2303      	movs	r3, #3
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <MPU_begin+0x12c>)
 8000f90:	2210      	movs	r2, #16
 8000f92:	6839      	ldr	r1, [r7, #0]
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f000 f8ab 	bl	80010f0 <ak8963_read_reg>

        ak8963_write_reg(SPIx, pMPU9250, AK8963_CTRL_REG, AK8963_PWR_DWN);
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	220a      	movs	r2, #10
 8000f9e:	6839      	ldr	r1, [r7, #0]
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 f866 	bl	8001072 <ak8963_write_reg>
        HAL_Delay(10);
 8000fa6:	200a      	movs	r0, #10
 8000fa8:	f001 f8be 	bl	8002128 <HAL_Delay>

        ak8963_write_reg(SPIx, pMPU9250, AK8963_CTRL_REG, AK8963_CONT_MEAS2);
 8000fac:	2316      	movs	r3, #22
 8000fae:	220a      	movs	r2, #10
 8000fb0:	6839      	ldr	r1, [r7, #0]
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 f85d 	bl	8001072 <ak8963_write_reg>
        HAL_Delay(10);
 8000fb8:	200a      	movs	r0, #10
 8000fba:	f001 f8b5 	bl	8002128 <HAL_Delay>

        // measure high, low 6 bytes and overflow
        uint8_t temp_data[7];
        ak8963_read_reg(SPIx, pMPU9250, AK8963_DATA_ONSET_REG, temp_data, 7);
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2207      	movs	r2, #7
 8000fc4:	9200      	str	r2, [sp, #0]
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	6839      	ldr	r1, [r7, #0]
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	f000 f890 	bl	80010f0 <ak8963_read_reg>
        HAL_Delay(10);
 8000fd0:	200a      	movs	r0, #10
 8000fd2:	f001 f8a9 	bl	8002128 <HAL_Delay>
        /* ROM END */
        return 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <MPU_begin+0x124>
    }
    else
    {
        return 0;
 8000fda:	2300      	movs	r3, #0
    }
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000084 	.word	0x20000084

08000fe8 <MPU_REG_WRITE>:
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param pAddr Pointer to address to be written to
/// @param pVal Pointer of value to write to given address
void MPU_REG_WRITE(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t *pAddr, uint8_t *pVal)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
 8000ff4:	603b      	str	r3, [r7, #0]
    MPU_CS(pMPU9250, CS_SELECT);
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	68b8      	ldr	r0, [r7, #8]
 8000ffa:	f000 f8ba 	bl	8001172 <MPU_CS>
    HAL_SPI_Transmit(SPIx, pAddr, 1, SPI_TIMOUT_MS);
 8000ffe:	2301      	movs	r3, #1
 8001000:	2201      	movs	r2, #1
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f002 f868 	bl	80030da <HAL_SPI_Transmit>
    HAL_SPI_Transmit(SPIx, pVal, 1, SPI_TIMOUT_MS);
 800100a:	2301      	movs	r3, #1
 800100c:	2201      	movs	r2, #1
 800100e:	6839      	ldr	r1, [r7, #0]
 8001010:	68f8      	ldr	r0, [r7, #12]
 8001012:	f002 f862 	bl	80030da <HAL_SPI_Transmit>
    MPU_CS(pMPU9250, CS_DESELECT);
 8001016:	2101      	movs	r1, #1
 8001018:	68b8      	ldr	r0, [r7, #8]
 800101a:	f000 f8aa 	bl	8001172 <MPU_CS>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <MPU_REG_READ>:
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param addr Address to start reading at
/// @param pRxData Pointer to data buffer
/// @param RxSize Size of data buffer
void MPU_REG_READ(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t addr, uint8_t *pRxData, uint16_t RxSize)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	603b      	str	r3, [r7, #0]
 8001032:	4613      	mov	r3, r2
 8001034:	71fb      	strb	r3, [r7, #7]
    MPU_CS(pMPU9250, CS_SELECT);
 8001036:	2100      	movs	r1, #0
 8001038:	68b8      	ldr	r0, [r7, #8]
 800103a:	f000 f89a 	bl	8001172 <MPU_CS>
    uint8_t writeAddr = addr | READWRITE;
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001044:	b2db      	uxtb	r3, r3
 8001046:	75fb      	strb	r3, [r7, #23]
    HAL_SPI_Transmit(SPIx, &writeAddr, 1, SPI_TIMOUT_MS);
 8001048:	f107 0117 	add.w	r1, r7, #23
 800104c:	2301      	movs	r3, #1
 800104e:	2201      	movs	r2, #1
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	f002 f842 	bl	80030da <HAL_SPI_Transmit>
    HAL_SPI_Receive(SPIx, pRxData, RxSize, SPI_TIMOUT_MS);
 8001056:	8c3a      	ldrh	r2, [r7, #32]
 8001058:	2301      	movs	r3, #1
 800105a:	6839      	ldr	r1, [r7, #0]
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f002 f97f 	bl	8003360 <HAL_SPI_Receive>
    MPU_CS(pMPU9250, CS_DESELECT);
 8001062:	2101      	movs	r1, #1
 8001064:	68b8      	ldr	r0, [r7, #8]
 8001066:	f000 f884 	bl	8001172 <MPU_CS>
}
 800106a:	bf00      	nop
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <ak8963_write_reg>:

void ak8963_write_reg(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t reg, uint8_t data)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	60f8      	str	r0, [r7, #12]
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	4611      	mov	r1, r2
 800107e:	461a      	mov	r2, r3
 8001080:	460b      	mov	r3, r1
 8001082:	71fb      	strb	r3, [r7, #7]
 8001084:	4613      	mov	r3, r2
 8001086:	71bb      	strb	r3, [r7, #6]
	uint8_t r = I2C_SLV0_ADDR_REG; uint8_t v = AK8963_ADDRESS;
 8001088:	2325      	movs	r3, #37	; 0x25
 800108a:	75fb      	strb	r3, [r7, #23]
 800108c:	230c      	movs	r3, #12
 800108e:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 8001090:	f107 0316 	add.w	r3, r7, #22
 8001094:	f107 0217 	add.w	r2, r7, #23
 8001098:	68b9      	ldr	r1, [r7, #8]
 800109a:	68f8      	ldr	r0, [r7, #12]
 800109c:	f7ff ffa4 	bl	8000fe8 <MPU_REG_WRITE>
	r = I2C_SLV0_REG_REG; v = reg;
 80010a0:	2326      	movs	r3, #38	; 0x26
 80010a2:	75fb      	strb	r3, [r7, #23]
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 80010a8:	f107 0316 	add.w	r3, r7, #22
 80010ac:	f107 0217 	add.w	r2, r7, #23
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f7ff ff98 	bl	8000fe8 <MPU_REG_WRITE>
	r = I2C_SLV0_DATA_REG; v = data;
 80010b8:	2363      	movs	r3, #99	; 0x63
 80010ba:	75fb      	strb	r3, [r7, #23]
 80010bc:	79bb      	ldrb	r3, [r7, #6]
 80010be:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 80010c0:	f107 0316 	add.w	r3, r7, #22
 80010c4:	f107 0217 	add.w	r2, r7, #23
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f7ff ff8c 	bl	8000fe8 <MPU_REG_WRITE>
	r = I2C_SLV0_CTRL_REG; v = (I2C_SLV0_CTRL_EN|0x01);
 80010d0:	2327      	movs	r3, #39	; 0x27
 80010d2:	75fb      	strb	r3, [r7, #23]
 80010d4:	2381      	movs	r3, #129	; 0x81
 80010d6:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 80010d8:	f107 0316 	add.w	r3, r7, #22
 80010dc:	f107 0217 	add.w	r2, r7, #23
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f7ff ff80 	bl	8000fe8 <MPU_REG_WRITE>
}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <ak8963_read_reg>:

void ak8963_read_reg(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t reg, uint8_t *data, uint8_t len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	4613      	mov	r3, r2
 80010fe:	71fb      	strb	r3, [r7, #7]
	uint8_t r = I2C_SLV0_ADDR_REG; uint8_t v = (0x80 | AK8963_ADDRESS);
 8001100:	2325      	movs	r3, #37	; 0x25
 8001102:	75fb      	strb	r3, [r7, #23]
 8001104:	238c      	movs	r3, #140	; 0x8c
 8001106:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 8001108:	f107 0316 	add.w	r3, r7, #22
 800110c:	f107 0217 	add.w	r2, r7, #23
 8001110:	68b9      	ldr	r1, [r7, #8]
 8001112:	68f8      	ldr	r0, [r7, #12]
 8001114:	f7ff ff68 	bl	8000fe8 <MPU_REG_WRITE>

	r = I2C_SLV0_REG_REG; v = reg;
 8001118:	2326      	movs	r3, #38	; 0x26
 800111a:	75fb      	strb	r3, [r7, #23]
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 8001120:	f107 0316 	add.w	r3, r7, #22
 8001124:	f107 0217 	add.w	r2, r7, #23
 8001128:	68b9      	ldr	r1, [r7, #8]
 800112a:	68f8      	ldr	r0, [r7, #12]
 800112c:	f7ff ff5c 	bl	8000fe8 <MPU_REG_WRITE>

	r = I2C_SLV0_CTRL_REG; v = (I2C_SLV0_CTRL_EN|len);
 8001130:	2327      	movs	r3, #39	; 0x27
 8001132:	75fb      	strb	r3, [r7, #23]
 8001134:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001138:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800113c:	b2db      	uxtb	r3, r3
 800113e:	75bb      	strb	r3, [r7, #22]
	MPU_REG_WRITE(SPIx, pMPU9250, &r, &v);
 8001140:	f107 0316 	add.w	r3, r7, #22
 8001144:	f107 0217 	add.w	r2, r7, #23
 8001148:	68b9      	ldr	r1, [r7, #8]
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f7ff ff4c 	bl	8000fe8 <MPU_REG_WRITE>
	HAL_Delay(10);
 8001150:	200a      	movs	r0, #10
 8001152:	f000 ffe9 	bl	8002128 <HAL_Delay>

	MPU_REG_READ(SPIx, pMPU9250, EXT_SENS_DATA_00_REG, data, len);
 8001156:	f897 3020 	ldrb.w	r3, [r7, #32]
 800115a:	b29b      	uxth	r3, r3
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	2217      	movs	r2, #23
 8001162:	68b9      	ldr	r1, [r7, #8]
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f7ff ff5e 	bl	8001026 <MPU_REG_READ>
}
 800116a:	bf00      	nop
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <MPU_CS>:

/// @brief Set CS state to either start or end transmissions
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param state Set low to select, high to deselect
void MPU_CS(MPU9250_t *pMPU9250, uint8_t state)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(pMPU9250->settings.CS_PORT, pMPU9250->settings.CS_PIN, state);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001188:	b29b      	uxth	r3, r3
 800118a:	78fa      	ldrb	r2, [r7, #3]
 800118c:	4619      	mov	r1, r3
 800118e:	f001 fa9d 	bl	80026cc <HAL_GPIO_WritePin>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <MPU_writeAccFullScaleRange>:
/// @brief Set the accelerometer full scale range
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param aScale Set 0 for 2g, 1 for 4g, 2 for 8g, and 3 for 16g
void MPU_writeAccFullScaleRange(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t aScale)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	4613      	mov	r3, r2
 80011a8:	71fb      	strb	r3, [r7, #7]
    // Variable init
    uint8_t addr = ACCEL_CONFIG;
 80011aa:	231c      	movs	r3, #28
 80011ac:	75fb      	strb	r3, [r7, #23]
    uint8_t val;

    // Set the value
    switch (aScale)
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	2b03      	cmp	r3, #3
 80011b2:	d847      	bhi.n	8001244 <MPU_writeAccFullScaleRange+0xa8>
 80011b4:	a201      	add	r2, pc, #4	; (adr r2, 80011bc <MPU_writeAccFullScaleRange+0x20>)
 80011b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ba:	bf00      	nop
 80011bc:	080011cd 	.word	0x080011cd
 80011c0:	080011eb 	.word	0x080011eb
 80011c4:	08001209 	.word	0x08001209
 80011c8:	08001227 	.word	0x08001227
    {
    case AFSR_2G:
        pMPU9250->sensorData.aScaleFactor = 16384.0;
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80011d2:	615a      	str	r2, [r3, #20]
        val = 0x00;
 80011d4:	2300      	movs	r3, #0
 80011d6:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80011d8:	f107 0316 	add.w	r3, r7, #22
 80011dc:	f107 0217 	add.w	r2, r7, #23
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f7ff ff00 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 80011e8:	e03b      	b.n	8001262 <MPU_writeAccFullScaleRange+0xc6>
    case AFSR_4G:
        pMPU9250->sensorData.aScaleFactor = 8192.0;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80011f0:	615a      	str	r2, [r3, #20]
        val = 0x08;
 80011f2:	2308      	movs	r3, #8
 80011f4:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80011f6:	f107 0316 	add.w	r3, r7, #22
 80011fa:	f107 0217 	add.w	r2, r7, #23
 80011fe:	68b9      	ldr	r1, [r7, #8]
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f7ff fef1 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 8001206:	e02c      	b.n	8001262 <MPU_writeAccFullScaleRange+0xc6>
    case AFSR_8G:
        pMPU9250->sensorData.aScaleFactor = 4096.0;
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 800120e:	615a      	str	r2, [r3, #20]
        val = 0x10;
 8001210:	2310      	movs	r3, #16
 8001212:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001214:	f107 0316 	add.w	r3, r7, #22
 8001218:	f107 0217 	add.w	r2, r7, #23
 800121c:	68b9      	ldr	r1, [r7, #8]
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff fee2 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 8001224:	e01d      	b.n	8001262 <MPU_writeAccFullScaleRange+0xc6>
    case AFSR_16G:
        pMPU9250->sensorData.aScaleFactor = 2048.0;
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800122c:	615a      	str	r2, [r3, #20]
        val = 0x18;
 800122e:	2318      	movs	r3, #24
 8001230:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001232:	f107 0316 	add.w	r3, r7, #22
 8001236:	f107 0217 	add.w	r2, r7, #23
 800123a:	68b9      	ldr	r1, [r7, #8]
 800123c:	68f8      	ldr	r0, [r7, #12]
 800123e:	f7ff fed3 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 8001242:	e00e      	b.n	8001262 <MPU_writeAccFullScaleRange+0xc6>
    default:
        pMPU9250->sensorData.aScaleFactor = 8192.0;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 800124a:	615a      	str	r2, [r3, #20]
        val = 0x08;
 800124c:	2308      	movs	r3, #8
 800124e:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001250:	f107 0316 	add.w	r3, r7, #22
 8001254:	f107 0217 	add.w	r2, r7, #23
 8001258:	68b9      	ldr	r1, [r7, #8]
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f7ff fec4 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 8001260:	bf00      	nop
    }
}
 8001262:	bf00      	nop
 8001264:	3718      	adds	r7, #24
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop

0800126c <MPU_writeGyroFullScaleRange>:
/// @brief Set the gyroscope full scale range
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param gScale Set 0 for 250/s, 1 for 500/s, 2 for 1000/s, and 3 for 2000/s
void MPU_writeGyroFullScaleRange(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint8_t gScale)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	4613      	mov	r3, r2
 8001278:	71fb      	strb	r3, [r7, #7]
    // Variable init
    uint8_t addr = GYRO_CONFIG;
 800127a:	231b      	movs	r3, #27
 800127c:	75fb      	strb	r3, [r7, #23]
    uint8_t val;

    // Set the value
    switch (gScale)
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	2b03      	cmp	r3, #3
 8001282:	d843      	bhi.n	800130c <MPU_writeGyroFullScaleRange+0xa0>
 8001284:	a201      	add	r2, pc, #4	; (adr r2, 800128c <MPU_writeGyroFullScaleRange+0x20>)
 8001286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128a:	bf00      	nop
 800128c:	0800129d 	.word	0x0800129d
 8001290:	080012b9 	.word	0x080012b9
 8001294:	080012d5 	.word	0x080012d5
 8001298:	080012f1 	.word	0x080012f1
    {
    case GFSR_250DPS:
        pMPU9250->sensorData.gScaleFactor = 131.0;
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	4a24      	ldr	r2, [pc, #144]	; (8001330 <MPU_writeGyroFullScaleRange+0xc4>)
 80012a0:	619a      	str	r2, [r3, #24]
        val = 0x00;
 80012a2:	2300      	movs	r3, #0
 80012a4:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80012a6:	f107 0316 	add.w	r3, r7, #22
 80012aa:	f107 0217 	add.w	r2, r7, #23
 80012ae:	68b9      	ldr	r1, [r7, #8]
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f7ff fe99 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 80012b6:	e037      	b.n	8001328 <MPU_writeGyroFullScaleRange+0xbc>
    case GFSR_500DPS:
        pMPU9250->sensorData.gScaleFactor = 65.5;
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	4a1e      	ldr	r2, [pc, #120]	; (8001334 <MPU_writeGyroFullScaleRange+0xc8>)
 80012bc:	619a      	str	r2, [r3, #24]
        val = 0x08;
 80012be:	2308      	movs	r3, #8
 80012c0:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80012c2:	f107 0316 	add.w	r3, r7, #22
 80012c6:	f107 0217 	add.w	r2, r7, #23
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f7ff fe8b 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 80012d2:	e029      	b.n	8001328 <MPU_writeGyroFullScaleRange+0xbc>
    case GFSR_1000DPS:
        pMPU9250->sensorData.gScaleFactor = 32.8;
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	4a18      	ldr	r2, [pc, #96]	; (8001338 <MPU_writeGyroFullScaleRange+0xcc>)
 80012d8:	619a      	str	r2, [r3, #24]
        val = 0x10;
 80012da:	2310      	movs	r3, #16
 80012dc:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80012de:	f107 0316 	add.w	r3, r7, #22
 80012e2:	f107 0217 	add.w	r2, r7, #23
 80012e6:	68b9      	ldr	r1, [r7, #8]
 80012e8:	68f8      	ldr	r0, [r7, #12]
 80012ea:	f7ff fe7d 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 80012ee:	e01b      	b.n	8001328 <MPU_writeGyroFullScaleRange+0xbc>
    case GFSR_2000DPS:
        pMPU9250->sensorData.gScaleFactor = 16.4;
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	4a12      	ldr	r2, [pc, #72]	; (800133c <MPU_writeGyroFullScaleRange+0xd0>)
 80012f4:	619a      	str	r2, [r3, #24]
        val = 0x18;
 80012f6:	2318      	movs	r3, #24
 80012f8:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 80012fa:	f107 0316 	add.w	r3, r7, #22
 80012fe:	f107 0217 	add.w	r2, r7, #23
 8001302:	68b9      	ldr	r1, [r7, #8]
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f7ff fe6f 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 800130a:	e00d      	b.n	8001328 <MPU_writeGyroFullScaleRange+0xbc>
    default:
        pMPU9250->sensorData.gScaleFactor = 65.5;
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	4a09      	ldr	r2, [pc, #36]	; (8001334 <MPU_writeGyroFullScaleRange+0xc8>)
 8001310:	619a      	str	r2, [r3, #24]
        val = 0x08;
 8001312:	2308      	movs	r3, #8
 8001314:	75bb      	strb	r3, [r7, #22]
        MPU_REG_WRITE(SPIx, pMPU9250, &addr, &val);
 8001316:	f107 0316 	add.w	r3, r7, #22
 800131a:	f107 0217 	add.w	r2, r7, #23
 800131e:	68b9      	ldr	r1, [r7, #8]
 8001320:	68f8      	ldr	r0, [r7, #12]
 8001322:	f7ff fe61 	bl	8000fe8 <MPU_REG_WRITE>
        break;
 8001326:	bf00      	nop
    }
}
 8001328:	bf00      	nop
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	43030000 	.word	0x43030000
 8001334:	42830000 	.word	0x42830000
 8001338:	42033333 	.word	0x42033333
 800133c:	41833333 	.word	0x41833333

08001340 <MPU_readRawData>:

/// @brief Read raw data from IMU
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_readRawData(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af02      	add	r7, sp, #8
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
    // Init buffer
    uint8_t buf[14];

    // Subroutine for reading the raw data
    MPU_REG_READ(SPIx, pMPU9250, ACCEL_XOUT_H, &buf[0], 14);
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	220e      	movs	r2, #14
 8001350:	9200      	str	r2, [sp, #0]
 8001352:	223b      	movs	r2, #59	; 0x3b
 8001354:	6839      	ldr	r1, [r7, #0]
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff fe65 	bl	8001026 <MPU_REG_READ>

    // Bit shift the data
    pMPU9250->rawData.ax = buf[0] << 8 | buf[1];
 800135c:	7a3b      	ldrb	r3, [r7, #8]
 800135e:	021b      	lsls	r3, r3, #8
 8001360:	b21a      	sxth	r2, r3
 8001362:	7a7b      	ldrb	r3, [r7, #9]
 8001364:	b21b      	sxth	r3, r3
 8001366:	4313      	orrs	r3, r2
 8001368:	b21a      	sxth	r2, r3
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	801a      	strh	r2, [r3, #0]
    pMPU9250->rawData.ay = buf[2] << 8 | buf[3];
 800136e:	7abb      	ldrb	r3, [r7, #10]
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	7afb      	ldrb	r3, [r7, #11]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b21a      	sxth	r2, r3
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	805a      	strh	r2, [r3, #2]
    pMPU9250->rawData.az = buf[4] << 8 | buf[5];
 8001380:	7b3b      	ldrb	r3, [r7, #12]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7b7b      	ldrb	r3, [r7, #13]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21a      	sxth	r2, r3
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	809a      	strh	r2, [r3, #4]
    // temperature = buf[6] << 8 | buf[7];
    pMPU9250->rawData.gx = buf[8]  << 8 | buf[9];
 8001392:	7c3b      	ldrb	r3, [r7, #16]
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	b21a      	sxth	r2, r3
 8001398:	7c7b      	ldrb	r3, [r7, #17]
 800139a:	b21b      	sxth	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b21a      	sxth	r2, r3
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	80da      	strh	r2, [r3, #6]
    pMPU9250->rawData.gy = buf[10] << 8 | buf[11];
 80013a4:	7cbb      	ldrb	r3, [r7, #18]
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	7cfb      	ldrb	r3, [r7, #19]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	811a      	strh	r2, [r3, #8]
    pMPU9250->rawData.gz = buf[12] << 8 | buf[13];
 80013b6:	7d3b      	ldrb	r3, [r7, #20]
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	b21a      	sxth	r2, r3
 80013bc:	7d7b      	ldrb	r3, [r7, #21]
 80013be:	b21b      	sxth	r3, r3
 80013c0:	4313      	orrs	r3, r2
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	815a      	strh	r2, [r3, #10]

    //pMPU9250->rawData.mx = buf[15] << 8 | buf[14];
    //pMPU9250->rawData.my = buf[17] << 8 | buf[16];
    //pMPU9250->rawData.mz = buf[19] << 8 | buf[18];
}
 80013c8:	bf00      	nop
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <MPU_calibrateGyro>:
/// @brief Find offsets for each axis of gyroscope
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
/// @param numCalPoints Number of data points to average
void MPU_calibrateGyro(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250, uint16_t numCalPoints)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	4613      	mov	r3, r2
 80013dc:	80fb      	strh	r3, [r7, #6]
    // Init
    int32_t x = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
    int32_t z = 0;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]

    // Zero guard
    if (numCalPoints == 0)
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <MPU_calibrateGyro+0x24>
    {
        numCalPoints = 1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	80fb      	strh	r3, [r7, #6]
    }

    // Save specified number of points
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	827b      	strh	r3, [r7, #18]
 80013f8:	e01e      	b.n	8001438 <MPU_calibrateGyro+0x68>
    {
        MPU_readRawData(SPIx, pMPU9250);
 80013fa:	68b9      	ldr	r1, [r7, #8]
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f7ff ff9f 	bl	8001340 <MPU_readRawData>
        x += pMPU9250->rawData.gx;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001408:	461a      	mov	r2, r3
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	4413      	add	r3, r2
 800140e:	61fb      	str	r3, [r7, #28]
        y += pMPU9250->rawData.gy;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001416:	461a      	mov	r2, r3
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	4413      	add	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        z += pMPU9250->rawData.gz;
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001424:	461a      	mov	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	4413      	add	r3, r2
 800142a:	617b      	str	r3, [r7, #20]
        HAL_Delay(3);
 800142c:	2003      	movs	r0, #3
 800142e:	f000 fe7b 	bl	8002128 <HAL_Delay>
    for (uint16_t ii = 0; ii < numCalPoints; ii++)
 8001432:	8a7b      	ldrh	r3, [r7, #18]
 8001434:	3301      	adds	r3, #1
 8001436:	827b      	strh	r3, [r7, #18]
 8001438:	8a7a      	ldrh	r2, [r7, #18]
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	429a      	cmp	r2, r3
 800143e:	d3dc      	bcc.n	80013fa <MPU_calibrateGyro+0x2a>
    }

    // Average the saved data points to find the gyroscope offset
    pMPU9250->gyroCal.x = (float)x / (float)numCalPoints;
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800144a:	88fb      	ldrh	r3, [r7, #6]
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001454:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    pMPU9250->gyroCal.y = (float)y / (float)numCalPoints;
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	ee07 3a90 	vmov	s15, r3
 8001464:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    pMPU9250->gyroCal.z = (float)z / (float)numCalPoints;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	ee07 3a90 	vmov	s15, r3
 800148c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001490:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
}
 800149a:	bf00      	nop
 800149c:	3720      	adds	r7, #32
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <MPU_readProcessedData>:

/// @brief Calculate the real world sensor values
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_readProcessedData(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	; 0x28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    // Get raw values from the IMU
    MPU_readRawData(SPIx, pMPU9250);
 80014ae:	6839      	ldr	r1, [r7, #0]
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff45 	bl	8001340 <MPU_readRawData>

    // Convert accelerometer values to g's
    pMPU9250->sensorData.ax = pMPU9250->rawData.ax / pMPU9250->sensorData.aScaleFactor;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014bc:	ee07 3a90 	vmov	s15, r3
 80014c0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	ed93 7a05 	vldr	s14, [r3, #20]
 80014ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	edc3 7a07 	vstr	s15, [r3, #28]
    pMPU9250->sensorData.ay = pMPU9250->rawData.ay / pMPU9250->sensorData.aScaleFactor;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	ed93 7a05 	vldr	s14, [r3, #20]
 80014e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	edc3 7a08 	vstr	s15, [r3, #32]
    pMPU9250->sensorData.az = pMPU9250->rawData.az / pMPU9250->sensorData.aScaleFactor;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014f8:	ee07 3a90 	vmov	s15, r3
 80014fc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	ed93 7a05 	vldr	s14, [r3, #20]
 8001506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

    // Compensate for gyro offset
    pMPU9250->sensorData.gx = pMPU9250->rawData.gx - pMPU9250->gyroCal.x;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001516:	ee07 3a90 	vmov	s15, r3
 800151a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001524:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    pMPU9250->sensorData.gy = pMPU9250->rawData.gy - pMPU9250->gyroCal.y;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001542:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    pMPU9250->sensorData.gz = pMPU9250->rawData.gz - pMPU9250->gyroCal.z;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001552:	ee07 3a90 	vmov	s15, r3
 8001556:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    // Convert gyro values to deg/s
    pMPU9250->sensorData.gx /= pMPU9250->sensorData.gScaleFactor;
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	ed93 7a06 	vldr	s14, [r3, #24]
 8001576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    pMPU9250->sensorData.gy /= pMPU9250->sensorData.gScaleFactor;
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	ed93 7a06 	vldr	s14, [r3, #24]
 800158c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    pMPU9250->sensorData.gz /= pMPU9250->sensorData.gScaleFactor;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	ed93 7a06 	vldr	s14, [r3, #24]
 80015a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

    // ROM ADD
    pMPU9250->sensorData.mx = pMPU9250->rawData.mx - MAG_X_BIAS;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80015b2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80015b6:	ee07 3a90 	vmov	s15, r3
 80015ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    pMPU9250->sensorData.my = pMPU9250->rawData.my - MAG_Y_BIAS;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80015ca:	3bf3      	subs	r3, #243	; 0xf3
 80015cc:	ee07 3a90 	vmov	s15, r3
 80015d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    pMPU9250->sensorData.mz = pMPU9250->rawData.mz - MAG_Z_BIAS;
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015e0:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    // Normalize data
    /* Magneto */
    float32_t norm_accelero, norm_magneto;
    arm_status arm_status_temp;
    arm_status_temp = arm_sqrt_f32((float32_t)pMPU9250->sensorData.mx * pMPU9250->sensorData.mx
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80015fe:	ee27 7a27 	vmul.f32	s14, s14, s15
    			+ (float32_t)pMPU9250->sensorData.my * pMPU9250->sensorData.my
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800160e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001612:	ee37 7a27 	vadd.f32	s14, s14, s15
    			+ (float32_t)pMPU9250->sensorData.mz * pMPU9250->sensorData.mz, &norm_magneto);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001622:	ee66 7aa7 	vmul.f32	s15, s13, s15
    arm_status_temp = arm_sqrt_f32((float32_t)pMPU9250->sensorData.mx * pMPU9250->sensorData.mx
 8001626:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162a:	edc7 7a08 	vstr	s15, [r7, #32]
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	61fb      	str	r3, [r7, #28]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8001634:	edd7 7a08 	vldr	s15, [r7, #32]
 8001638:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800163c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001640:	db0a      	blt.n	8001658 <MPU_readProcessedData+0x1b4>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8001642:	ed97 0a08 	vldr	s0, [r7, #32]
 8001646:	f003 fdd3 	bl	80051f0 <sqrtf>
 800164a:	eef0 7a40 	vmov.f32	s15, s0
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8001654:	2300      	movs	r3, #0
 8001656:	e005      	b.n	8001664 <MPU_readProcessedData+0x1c0>
    }
    else
    {
      *pOut = 0.0f;
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001660:	f04f 33ff 	mov.w	r3, #4294967295
 8001664:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if(arm_status_temp != ARM_MATH_SUCCESS)
 8001668:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800166c:	2b00      	cmp	r3, #0
 800166e:	d006      	beq.n	800167e <MPU_readProcessedData+0x1da>
    {
    	printf("error sqrt of magneto norm! %d \n", arm_status_temp);
 8001670:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001674:	4619      	mov	r1, r3
 8001676:	4845      	ldr	r0, [pc, #276]	; (800178c <MPU_readProcessedData+0x2e8>)
 8001678:	f002 ff42 	bl	8004500 <iprintf>
    	while(1);
 800167c:	e7fe      	b.n	800167c <MPU_readProcessedData+0x1d8>
    }
    pMPU9250->sensorData.mx /= norm_magneto;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001684:	ed97 7a03 	vldr	s14, [r7, #12]
 8001688:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    pMPU9250->sensorData.my /= norm_magneto;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001698:	ed97 7a03 	vldr	s14, [r7, #12]
 800169c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    pMPU9250->sensorData.mz /= norm_magneto;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 80016ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80016b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    /* Accelero */
    arm_status_temp = arm_sqrt_f32((float32_t)pMPU9250->sensorData.ax * pMPU9250->sensorData.ax
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80016c6:	ee27 7a27 	vmul.f32	s14, s14, s15
        			+ (float32_t)pMPU9250->sensorData.ay * pMPU9250->sensorData.ay
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	edd3 6a08 	vldr	s13, [r3, #32]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	edd3 7a08 	vldr	s15, [r3, #32]
 80016d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016da:	ee37 7a27 	vadd.f32	s14, s14, s15
        			+ (float32_t)pMPU9250->sensorData.az * pMPU9250->sensorData.az, &norm_accelero);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80016ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
    arm_status_temp = arm_sqrt_f32((float32_t)pMPU9250->sensorData.ax * pMPU9250->sensorData.ax
 80016ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f2:	edc7 7a06 	vstr	s15, [r7, #24]
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	617b      	str	r3, [r7, #20]
    if (in >= 0.0f)
 80016fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001708:	db0a      	blt.n	8001720 <MPU_readProcessedData+0x27c>
      *pOut = __builtin_sqrtf(in);
 800170a:	ed97 0a06 	vldr	s0, [r7, #24]
 800170e:	f003 fd6f 	bl	80051f0 <sqrtf>
 8001712:	eef0 7a40 	vmov.f32	s15, s0
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 800171c:	2300      	movs	r3, #0
 800171e:	e005      	b.n	800172c <MPU_readProcessedData+0x288>
      *pOut = 0.0f;
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f04f 0200 	mov.w	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001728:	f04f 33ff 	mov.w	r3, #4294967295
 800172c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if(arm_status_temp != ARM_MATH_SUCCESS)
 8001730:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001734:	2b00      	cmp	r3, #0
 8001736:	d006      	beq.n	8001746 <MPU_readProcessedData+0x2a2>
    {
    	printf("error sqrt of accelero norm! %d \n", arm_status_temp);
 8001738:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800173c:	4619      	mov	r1, r3
 800173e:	4814      	ldr	r0, [pc, #80]	; (8001790 <MPU_readProcessedData+0x2ec>)
 8001740:	f002 fede 	bl	8004500 <iprintf>
        while(1);
 8001744:	e7fe      	b.n	8001744 <MPU_readProcessedData+0x2a0>
    }
    pMPU9250->sensorData.ax /= norm_accelero;
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	edd3 6a07 	vldr	s13, [r3, #28]
 800174c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001750:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	edc3 7a07 	vstr	s15, [r3, #28]
    pMPU9250->sensorData.ay /= norm_accelero;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	edd3 6a08 	vldr	s13, [r3, #32]
 8001760:	ed97 7a04 	vldr	s14, [r7, #16]
 8001764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	edc3 7a08 	vstr	s15, [r3, #32]
    pMPU9250->sensorData.az /= norm_accelero;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001774:	ed97 7a04 	vldr	s14, [r7, #16]
 8001778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 8001782:	bf00      	nop
 8001784:	3728      	adds	r7, #40	; 0x28
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	08005738 	.word	0x08005738
 8001790:	0800575c 	.word	0x0800575c
 8001794:	00000000 	.word	0x00000000

08001798 <MPU_calcAttitude>:

/// @brief Calculate the attitude of the sensor in degrees using a complementary filter
/// @param SPIx Pointer to SPI structure config
/// @param pMPU9250 Pointer to master MPU9250 struct
void MPU_calcAttitude(SPI_HandleTypeDef *SPIx, MPU9250_t *pMPU9250)
{
 8001798:	b5b0      	push	{r4, r5, r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
    // Read processed data
    MPU_readProcessedData(SPIx, pMPU9250);
 80017a2:	6839      	ldr	r1, [r7, #0]
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff fe7d 	bl	80014a4 <MPU_readProcessedData>

    // Complementary filter
    float accelPitch = atan2(pMPU9250->sensorData.ay, pMPU9250->sensorData.az) * RAD2DEG;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fec2 	bl	8000538 <__aeabi_f2d>
 80017b4:	4604      	mov	r4, r0
 80017b6:	460d      	mov	r5, r1
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe febb 	bl	8000538 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	ec43 2b11 	vmov	d1, r2, r3
 80017ca:	ec45 4b10 	vmov	d0, r4, r5
 80017ce:	f003 fd0d 	bl	80051ec <atan2>
 80017d2:	ec51 0b10 	vmov	r0, r1, d0
 80017d6:	a344      	add	r3, pc, #272	; (adr r3, 80018e8 <MPU_calcAttitude+0x150>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7fe ff04 	bl	80005e8 <__aeabi_dmul>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	4610      	mov	r0, r2
 80017e6:	4619      	mov	r1, r3
 80017e8:	f7ff f998 	bl	8000b1c <__aeabi_d2f>
 80017ec:	4603      	mov	r3, r0
 80017ee:	60fb      	str	r3, [r7, #12]
    float accelRoll = atan2(pMPU9250->sensorData.ax, pMPU9250->sensorData.az) * RAD2DEG;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fe9f 	bl	8000538 <__aeabi_f2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fe98 	bl	8000538 <__aeabi_f2d>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	ec43 2b11 	vmov	d1, r2, r3
 8001810:	ec45 4b10 	vmov	d0, r4, r5
 8001814:	f003 fcea 	bl	80051ec <atan2>
 8001818:	ec51 0b10 	vmov	r0, r1, d0
 800181c:	a332      	add	r3, pc, #200	; (adr r3, 80018e8 <MPU_calcAttitude+0x150>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f7fe fee1 	bl	80005e8 <__aeabi_dmul>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4610      	mov	r0, r2
 800182c:	4619      	mov	r1, r3
 800182e:	f7ff f975 	bl	8000b1c <__aeabi_d2f>
 8001832:	4603      	mov	r3, r0
 8001834:	60bb      	str	r3, [r7, #8]

    //float accelPitch = atan2(pMPU9250->sensorData.ay, pMPU9250->sensorData.az);
    //float accelRoll = atan2(pMPU9250->sensorData.ax, pMPU9250->sensorData.az);

    pMPU9250->attitude.r = pMPU9250->attitude.tau * (pMPU9250->attitude.r - pMPU9250->sensorData.gy * pMPU9250->attitude.dt) + (1 - pMPU9250->attitude.tau) * accelRoll;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800184e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001852:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001856:	ee27 7a27 	vmul.f32	s14, s14, s15
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001860:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001864:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001868:	edd7 7a02 	vldr	s15, [r7, #8]
 800186c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    pMPU9250->attitude.p = pMPU9250->attitude.tau * (pMPU9250->attitude.p - pMPU9250->sensorData.gx * pMPU9250->attitude.dt) + (1 - pMPU9250->attitude.tau) * accelPitch;
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	ed93 6a0a 	vldr	s12, [r3, #40]	; 0x28
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001892:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001896:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800189a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80018a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80018a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80018b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
    pMPU9250->attitude.y += (pMPU9250->sensorData.gz * pMPU9250->attitude.dt);
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80018d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bdb0      	pop	{r4, r5, r7, pc}
 80018e6:	bf00      	nop
 80018e8:	1a63cbb0 	.word	0x1a63cbb0
 80018ec:	404ca5dc 	.word	0x404ca5dc

080018f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
 8001904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	4b26      	ldr	r3, [pc, #152]	; (80019a4 <MX_GPIO_Init+0xb4>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a25      	ldr	r2, [pc, #148]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b23      	ldr	r3, [pc, #140]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	4b1f      	ldr	r3, [pc, #124]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	4a1e      	ldr	r2, [pc, #120]	; (80019a4 <MX_GPIO_Init+0xb4>)
 800192c:	f043 0304 	orr.w	r3, r3, #4
 8001930:	6313      	str	r3, [r2, #48]	; 0x30
 8001932:	4b1c      	ldr	r3, [pc, #112]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a17      	ldr	r2, [pc, #92]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001948:	f043 0302 	orr.w	r3, r3, #2
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	60bb      	str	r3, [r7, #8]
 8001958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a10      	ldr	r2, [pc, #64]	; (80019a4 <MX_GPIO_Init+0xb4>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_GPIO_Init+0xb4>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001976:	2201      	movs	r2, #1
 8001978:	2101      	movs	r1, #1
 800197a:	480b      	ldr	r0, [pc, #44]	; (80019a8 <MX_GPIO_Init+0xb8>)
 800197c:	f000 fea6 	bl	80026cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8001980:	2301      	movs	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4804      	ldr	r0, [pc, #16]	; (80019a8 <MX_GPIO_Init+0xb8>)
 8001998:	f000 fcfc 	bl	8002394 <HAL_GPIO_Init>

}
 800199c:	bf00      	nop
 800199e:	3728      	adds	r7, #40	; 0x28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020800 	.word	0x40020800

080019ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80019b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80019b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d013      	beq.n	80019ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80019c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80019c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80019cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00b      	beq.n	80019ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80019d4:	e000      	b.n	80019d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80019d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80019d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f9      	beq.n	80019d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80019e2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80019ec:	687b      	ldr	r3, [r7, #4]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	mpu.settings.gFullScaleRange = GFSR_500DPS;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <main+0x74>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	mpu.settings.aFullScaleRange = AFSR_4G;
 8001a08:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <main+0x74>)
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	mpu.settings.CS_PIN = GPIO_PIN_0;
 8001a10:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <main+0x74>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	mpu.settings.CS_PORT = GPIOC;
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <main+0x74>)
 8001a1a:	4a16      	ldr	r2, [pc, #88]	; (8001a74 <main+0x78>)
 8001a1c:	67da      	str	r2, [r3, #124]	; 0x7c
	mpu.attitude.tau = 0.98;
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <main+0x74>)
 8001a20:	4a15      	ldr	r2, [pc, #84]	; (8001a78 <main+0x7c>)
 8001a22:	64da      	str	r2, [r3, #76]	; 0x4c
	mpu.attitude.dt = 0.010;
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <main+0x74>)
 8001a26:	4a15      	ldr	r2, [pc, #84]	; (8001a7c <main+0x80>)
 8001a28:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2a:	f000 fb0b 	bl	8002044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a2e:	f000 f82b 	bl	8001a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a32:	f7ff ff5d 	bl	80018f0 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001a36:	f000 f8d1 	bl	8001bdc <MX_SPI2_Init>
  MX_TIM9_Init();
 8001a3a:	f000 fa75 	bl	8001f28 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  if(MPU_begin(&hspi2, &mpu) != 1) { while(1); }
 8001a3e:	490c      	ldr	r1, [pc, #48]	; (8001a70 <main+0x74>)
 8001a40:	480f      	ldr	r0, [pc, #60]	; (8001a80 <main+0x84>)
 8001a42:	f7ff fa39 	bl	8000eb8 <MPU_begin>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d000      	beq.n	8001a4e <main+0x52>
 8001a4c:	e7fe      	b.n	8001a4c <main+0x50>
  MPU_calibrateGyro(&hspi2, &mpu, 1000);
 8001a4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a52:	4907      	ldr	r1, [pc, #28]	; (8001a70 <main+0x74>)
 8001a54:	480a      	ldr	r0, [pc, #40]	; (8001a80 <main+0x84>)
 8001a56:	f7ff fcbb 	bl	80013d0 <MPU_calibrateGyro>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 if(mpu_flag) { mpu_callback(); mpu_flag=0; }
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <main+0x88>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0fb      	beq.n	8001a5a <main+0x5e>
 8001a62:	f000 f897 	bl	8001b94 <mpu_callback>
 8001a66:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <main+0x88>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	e7f5      	b.n	8001a5a <main+0x5e>
 8001a6e:	bf00      	nop
 8001a70:	20000088 	.word	0x20000088
 8001a74:	40020800 	.word	0x40020800
 8001a78:	3f7ae148 	.word	0x3f7ae148
 8001a7c:	3c23d70a 	.word	0x3c23d70a
 8001a80:	2000011c 	.word	0x2000011c
 8001a84:	20000118 	.word	0x20000118

08001a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b094      	sub	sp, #80	; 0x50
 8001a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8e:	f107 0320 	add.w	r3, r7, #32
 8001a92:	2230      	movs	r2, #48	; 0x30
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f002 fd87 	bl	80045aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <SystemClock_Config+0xcc>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab4:	4a27      	ldr	r2, [pc, #156]	; (8001b54 <SystemClock_Config+0xcc>)
 8001ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aba:	6413      	str	r3, [r2, #64]	; 0x40
 8001abc:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <SystemClock_Config+0xcc>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ac8:	2300      	movs	r3, #0
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <SystemClock_Config+0xd0>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a21      	ldr	r2, [pc, #132]	; (8001b58 <SystemClock_Config+0xd0>)
 8001ad2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad6:	6013      	str	r3, [r2, #0]
 8001ad8:	4b1f      	ldr	r3, [pc, #124]	; (8001b58 <SystemClock_Config+0xd0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae0:	607b      	str	r3, [r7, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ae8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aee:	2302      	movs	r3, #2
 8001af0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001af8:	2304      	movs	r3, #4
 8001afa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001afc:	23a8      	movs	r3, #168	; 0xa8
 8001afe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b00:	2302      	movs	r3, #2
 8001b02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b04:	2307      	movs	r3, #7
 8001b06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b08:	f107 0320 	add.w	r3, r7, #32
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 fdf7 	bl	8002700 <HAL_RCC_OscConfig>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b18:	f000 f85a 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b20:	2302      	movs	r3, #2
 8001b22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	2105      	movs	r1, #5
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f001 f858 	bl	8002bf0 <HAL_RCC_ClockConfig>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b46:	f000 f843 	bl	8001bd0 <Error_Handler>
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	3750      	adds	r7, #80	; 0x50
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40007000 	.word	0x40007000

08001b5c <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	e009      	b.n	8001b82 <_write+0x26>
		ITM_SendChar(*ptr++);
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	60ba      	str	r2, [r7, #8]
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff18 	bl	80019ac <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	dbf1      	blt.n	8001b6e <_write+0x12>
	return len;
 8001b8a:	687b      	ldr	r3, [r7, #4]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <mpu_callback>:
void mpu_callback(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	MPU_calcAttitude(&hspi2, &mpu);
 8001b98:	4908      	ldr	r1, [pc, #32]	; (8001bbc <mpu_callback+0x28>)
 8001b9a:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <mpu_callback+0x2c>)
 8001b9c:	f7ff fdfc 	bl	8001798 <MPU_calcAttitude>
	roll = mpu.attitude.r;
 8001ba0:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <mpu_callback+0x28>)
 8001ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba4:	4a07      	ldr	r2, [pc, #28]	; (8001bc4 <mpu_callback+0x30>)
 8001ba6:	6013      	str	r3, [r2, #0]
	pitch = mpu.attitude.p;
 8001ba8:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <mpu_callback+0x28>)
 8001baa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bac:	4a06      	ldr	r2, [pc, #24]	; (8001bc8 <mpu_callback+0x34>)
 8001bae:	6013      	str	r3, [r2, #0]
	yaw = mpu.attitude.y;
 8001bb0:	4b02      	ldr	r3, [pc, #8]	; (8001bbc <mpu_callback+0x28>)
 8001bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb4:	4a05      	ldr	r2, [pc, #20]	; (8001bcc <mpu_callback+0x38>)
 8001bb6:	6013      	str	r3, [r2, #0]
	//print_accelero(&mpu);
	//print_gyro(&mpu);
	//print_magneto(&mpu);
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000088 	.word	0x20000088
 8001bc0:	2000011c 	.word	0x2000011c
 8001bc4:	2000010c 	.word	0x2000010c
 8001bc8:	20000110 	.word	0x20000110
 8001bcc:	20000114 	.word	0x20000114

08001bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <Error_Handler+0x8>
	...

08001bdc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001be0:	4b17      	ldr	r3, [pc, #92]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001be2:	4a18      	ldr	r2, [pc, #96]	; (8001c44 <MX_SPI2_Init+0x68>)
 8001be4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001be6:	4b16      	ldr	r3, [pc, #88]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001be8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001bee:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bf4:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c00:	4b0f      	ldr	r3, [pc, #60]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c0c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c10:	2228      	movs	r2, #40	; 0x28
 8001c12:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c14:	4b0a      	ldr	r3, [pc, #40]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c1a:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c20:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c26:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c28:	220a      	movs	r2, #10
 8001c2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c2c:	4804      	ldr	r0, [pc, #16]	; (8001c40 <MX_SPI2_Init+0x64>)
 8001c2e:	f001 f9cb 	bl	8002fc8 <HAL_SPI_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c38:	f7ff ffca 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c3c:	bf00      	nop
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	2000011c 	.word	0x2000011c
 8001c44:	40003800 	.word	0x40003800

08001c48 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a28      	ldr	r2, [pc, #160]	; (8001d08 <HAL_SPI_MspInit+0xc0>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d14a      	bne.n	8001d00 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	4a26      	ldr	r2, [pc, #152]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c78:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7a:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a1f      	ldr	r2, [pc, #124]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c90:	f043 0304 	orr.w	r3, r3, #4
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b1d      	ldr	r3, [pc, #116]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0304 	and.w	r3, r3, #4
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b19      	ldr	r3, [pc, #100]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a18      	ldr	r2, [pc, #96]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001cac:	f043 0302 	orr.w	r3, r3, #2
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b16      	ldr	r3, [pc, #88]	; (8001d0c <HAL_SPI_MspInit+0xc4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cbe:	230c      	movs	r3, #12
 8001cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	480d      	ldr	r0, [pc, #52]	; (8001d10 <HAL_SPI_MspInit+0xc8>)
 8001cda:	f000 fb5b 	bl	8002394 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cec:	2303      	movs	r3, #3
 8001cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cf0:	2305      	movs	r3, #5
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4806      	ldr	r0, [pc, #24]	; (8001d14 <HAL_SPI_MspInit+0xcc>)
 8001cfc:	f000 fb4a 	bl	8002394 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001d00:	bf00      	nop
 8001d02:	3728      	adds	r7, #40	; 0x28
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40003800 	.word	0x40003800
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020400 	.word	0x40020400

08001d18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
 8001d22:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d26:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d36:	607b      	str	r3, [r7, #4]
 8001d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	603b      	str	r3, [r7, #0]
 8001d3e:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	4a08      	ldr	r2, [pc, #32]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d48:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4a:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d52:	603b      	str	r3, [r7, #0]
 8001d54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d56:	2007      	movs	r0, #7
 8001d58:	f000 fada 	bl	8002310 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40023800 	.word	0x40023800

08001d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d6c:	e7fe      	b.n	8001d6c <NMI_Handler+0x4>

08001d6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d72:	e7fe      	b.n	8001d72 <HardFault_Handler+0x4>

08001d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <MemManage_Handler+0x4>

08001d7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d7e:	e7fe      	b.n	8001d7e <BusFault_Handler+0x4>

08001d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <UsageFault_Handler+0x4>

08001d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d86:	b480      	push	{r7}
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db4:	f000 f998 	bl	80020e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001db8:	bf00      	nop
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	if(TIM9->SR & TIM_SR_UIF)
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d002      	beq.n	8001dd2 <TIM1_BRK_TIM9_IRQHandler+0x16>
	{
		mpu_flag = 1;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]

	}
	TIM9->SR &= ~TIM_SR_UIF;
 8001dd2:	4b05      	ldr	r3, [pc, #20]	; (8001de8 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	4a04      	ldr	r2, [pc, #16]	; (8001de8 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8001dd8:	f023 0301 	bic.w	r3, r3, #1
 8001ddc:	6113      	str	r3, [r2, #16]
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001dde:	4804      	ldr	r0, [pc, #16]	; (8001df0 <TIM1_BRK_TIM9_IRQHandler+0x34>)
 8001de0:	f001 ff88 	bl	8003cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40014000 	.word	0x40014000
 8001dec:	20000118 	.word	0x20000118
 8001df0:	20000178 	.word	0x20000178

08001df4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	e00a      	b.n	8001e1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e06:	f3af 8000 	nop.w
 8001e0a:	4601      	mov	r1, r0
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	60ba      	str	r2, [r7, #8]
 8001e12:	b2ca      	uxtb	r2, r1
 8001e14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dbf0      	blt.n	8001e06 <_read+0x12>
  }

  return len;
 8001e24:	687b      	ldr	r3, [r7, #4]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e56:	605a      	str	r2, [r3, #4]
  return 0;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <_isatty>:

int _isatty(int file)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
	...

08001e98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ea0:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <_sbrk+0x5c>)
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <_sbrk+0x60>)
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d102      	bne.n	8001eba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <_sbrk+0x64>)
 8001eb6:	4a12      	ldr	r2, [pc, #72]	; (8001f00 <_sbrk+0x68>)
 8001eb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d207      	bcs.n	8001ed8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec8:	f002 fbbe 	bl	8004648 <__errno>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	220c      	movs	r2, #12
 8001ed0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed6:	e009      	b.n	8001eec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <_sbrk+0x64>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <_sbrk+0x64>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	4a05      	ldr	r2, [pc, #20]	; (8001efc <_sbrk+0x64>)
 8001ee8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eea:	68fb      	ldr	r3, [r7, #12]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20020000 	.word	0x20020000
 8001ef8:	00000400 	.word	0x00000400
 8001efc:	20000174 	.word	0x20000174
 8001f00:	20000310 	.word	0x20000310

08001f04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <SystemInit+0x20>)
 8001f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0e:	4a05      	ldr	r2, [pc, #20]	; (8001f24 <SystemInit+0x20>)
 8001f10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <MX_TIM9_Init>:

TIM_HandleTypeDef htim9;

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2e:	463b      	mov	r3, r7
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f3a:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f3c:	4a17      	ldr	r2, [pc, #92]	; (8001f9c <MX_TIM9_Init+0x74>)
 8001f3e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001f40:	4b15      	ldr	r3, [pc, #84]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f46:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f52:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f54:	4b10      	ldr	r3, [pc, #64]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f5a:	4b0f      	ldr	r3, [pc, #60]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001f60:	480d      	ldr	r0, [pc, #52]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f62:	f001 fe07 	bl	8003b74 <HAL_TIM_Base_Init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001f6c:	f7ff fe30 	bl	8001bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f74:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f76:	463b      	mov	r3, r7
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4807      	ldr	r0, [pc, #28]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f7c:	f001 ffaa 	bl	8003ed4 <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001f86:	f7ff fe23 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */
  HAL_TIM_Base_Start_IT(&htim9);
 8001f8a:	4803      	ldr	r0, [pc, #12]	; (8001f98 <MX_TIM9_Init+0x70>)
 8001f8c:	f001 fe42 	bl	8003c14 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM9_Init 2 */

}
 8001f90:	bf00      	nop
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000178 	.word	0x20000178
 8001f9c:	40014000 	.word	0x40014000

08001fa0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <HAL_TIM_Base_MspInit+0x48>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d115      	bne.n	8001fde <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <HAL_TIM_Base_MspInit+0x4c>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <HAL_TIM_Base_MspInit+0x4c>)
 8001fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_TIM_Base_MspInit+0x4c>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2018      	movs	r0, #24
 8001fd4:	f000 f9a7 	bl	8002326 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001fd8:	2018      	movs	r0, #24
 8001fda:	f000 f9c0 	bl	800235e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40014000 	.word	0x40014000
 8001fec:	40023800 	.word	0x40023800

08001ff0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ff0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002028 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001ff4:	f7ff ff86 	bl	8001f04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ff8:	480c      	ldr	r0, [pc, #48]	; (800202c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ffa:	490d      	ldr	r1, [pc, #52]	; (8002030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002000:	e002      	b.n	8002008 <LoopCopyDataInit>

08002002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002006:	3304      	adds	r3, #4

08002008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800200c:	d3f9      	bcc.n	8002002 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800200e:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002010:	4c0a      	ldr	r4, [pc, #40]	; (800203c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002014:	e001      	b.n	800201a <LoopFillZerobss>

08002016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002018:	3204      	adds	r2, #4

0800201a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800201c:	d3fb      	bcc.n	8002016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800201e:	f002 fb19 	bl	8004654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002022:	f7ff fceb 	bl	80019fc <main>
  bx  lr    
 8002026:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800202c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002030:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002034:	08005898 	.word	0x08005898
  ldr r2, =_sbss
 8002038:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800203c:	20000310 	.word	0x20000310

08002040 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002040:	e7fe      	b.n	8002040 <ADC_IRQHandler>
	...

08002044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002048:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <HAL_Init+0x40>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0d      	ldr	r2, [pc, #52]	; (8002084 <HAL_Init+0x40>)
 800204e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002052:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002054:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_Init+0x40>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a0a      	ldr	r2, [pc, #40]	; (8002084 <HAL_Init+0x40>)
 800205a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800205e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002060:	4b08      	ldr	r3, [pc, #32]	; (8002084 <HAL_Init+0x40>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a07      	ldr	r2, [pc, #28]	; (8002084 <HAL_Init+0x40>)
 8002066:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800206a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800206c:	2003      	movs	r0, #3
 800206e:	f000 f94f 	bl	8002310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002072:	2000      	movs	r0, #0
 8002074:	f000 f808 	bl	8002088 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002078:	f7ff fe4e 	bl	8001d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40023c00 	.word	0x40023c00

08002088 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002090:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_InitTick+0x54>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_InitTick+0x58>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	4619      	mov	r1, r3
 800209a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800209e:	fbb3 f3f1 	udiv	r3, r3, r1
 80020a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a6:	4618      	mov	r0, r3
 80020a8:	f000 f967 	bl	800237a <HAL_SYSTICK_Config>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e00e      	b.n	80020d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2b0f      	cmp	r3, #15
 80020ba:	d80a      	bhi.n	80020d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020bc:	2200      	movs	r2, #0
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	f04f 30ff 	mov.w	r0, #4294967295
 80020c4:	f000 f92f 	bl	8002326 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020c8:	4a06      	ldr	r2, [pc, #24]	; (80020e4 <HAL_InitTick+0x5c>)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e000      	b.n	80020d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	20000000 	.word	0x20000000
 80020e0:	20000008 	.word	0x20000008
 80020e4:	20000004 	.word	0x20000004

080020e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ec:	4b06      	ldr	r3, [pc, #24]	; (8002108 <HAL_IncTick+0x20>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	4b06      	ldr	r3, [pc, #24]	; (800210c <HAL_IncTick+0x24>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4413      	add	r3, r2
 80020f8:	4a04      	ldr	r2, [pc, #16]	; (800210c <HAL_IncTick+0x24>)
 80020fa:	6013      	str	r3, [r2, #0]
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	20000008 	.word	0x20000008
 800210c:	200001c0 	.word	0x200001c0

08002110 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  return uwTick;
 8002114:	4b03      	ldr	r3, [pc, #12]	; (8002124 <HAL_GetTick+0x14>)
 8002116:	681b      	ldr	r3, [r3, #0]
}
 8002118:	4618      	mov	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	200001c0 	.word	0x200001c0

08002128 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002130:	f7ff ffee 	bl	8002110 <HAL_GetTick>
 8002134:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002140:	d005      	beq.n	800214e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002142:	4b0a      	ldr	r3, [pc, #40]	; (800216c <HAL_Delay+0x44>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4413      	add	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800214e:	bf00      	nop
 8002150:	f7ff ffde 	bl	8002110 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	429a      	cmp	r2, r3
 800215e:	d8f7      	bhi.n	8002150 <HAL_Delay+0x28>
  {
  }
}
 8002160:	bf00      	nop
 8002162:	bf00      	nop
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	20000008 	.word	0x20000008

08002170 <__NVIC_SetPriorityGrouping>:
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f003 0307 	and.w	r3, r3, #7
 800217e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800218c:	4013      	ands	r3, r2
 800218e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002198:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800219c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021a2:	4a04      	ldr	r2, [pc, #16]	; (80021b4 <__NVIC_SetPriorityGrouping+0x44>)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	60d3      	str	r3, [r2, #12]
}
 80021a8:	bf00      	nop
 80021aa:	3714      	adds	r7, #20
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <__NVIC_GetPriorityGrouping>:
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <__NVIC_GetPriorityGrouping+0x18>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	0a1b      	lsrs	r3, r3, #8
 80021c2:	f003 0307 	and.w	r3, r3, #7
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_EnableIRQ>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	db0b      	blt.n	80021fe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	f003 021f 	and.w	r2, r3, #31
 80021ec:	4907      	ldr	r1, [pc, #28]	; (800220c <__NVIC_EnableIRQ+0x38>)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	095b      	lsrs	r3, r3, #5
 80021f4:	2001      	movs	r0, #1
 80021f6:	fa00 f202 	lsl.w	r2, r0, r2
 80021fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	e000e100 	.word	0xe000e100

08002210 <__NVIC_SetPriority>:
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	6039      	str	r1, [r7, #0]
 800221a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800221c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002220:	2b00      	cmp	r3, #0
 8002222:	db0a      	blt.n	800223a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	b2da      	uxtb	r2, r3
 8002228:	490c      	ldr	r1, [pc, #48]	; (800225c <__NVIC_SetPriority+0x4c>)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	0112      	lsls	r2, r2, #4
 8002230:	b2d2      	uxtb	r2, r2
 8002232:	440b      	add	r3, r1
 8002234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002238:	e00a      	b.n	8002250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	b2da      	uxtb	r2, r3
 800223e:	4908      	ldr	r1, [pc, #32]	; (8002260 <__NVIC_SetPriority+0x50>)
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	3b04      	subs	r3, #4
 8002248:	0112      	lsls	r2, r2, #4
 800224a:	b2d2      	uxtb	r2, r2
 800224c:	440b      	add	r3, r1
 800224e:	761a      	strb	r2, [r3, #24]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	e000e100 	.word	0xe000e100
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <NVIC_EncodePriority>:
{
 8002264:	b480      	push	{r7}
 8002266:	b089      	sub	sp, #36	; 0x24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	f1c3 0307 	rsb	r3, r3, #7
 800227e:	2b04      	cmp	r3, #4
 8002280:	bf28      	it	cs
 8002282:	2304      	movcs	r3, #4
 8002284:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	3304      	adds	r3, #4
 800228a:	2b06      	cmp	r3, #6
 800228c:	d902      	bls.n	8002294 <NVIC_EncodePriority+0x30>
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	3b03      	subs	r3, #3
 8002292:	e000      	b.n	8002296 <NVIC_EncodePriority+0x32>
 8002294:	2300      	movs	r3, #0
 8002296:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002298:	f04f 32ff 	mov.w	r2, #4294967295
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43da      	mvns	r2, r3
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	401a      	ands	r2, r3
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022ac:	f04f 31ff 	mov.w	r1, #4294967295
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	fa01 f303 	lsl.w	r3, r1, r3
 80022b6:	43d9      	mvns	r1, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022bc:	4313      	orrs	r3, r2
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3724      	adds	r7, #36	; 0x24
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
	...

080022cc <SysTick_Config>:
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022dc:	d301      	bcc.n	80022e2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80022de:	2301      	movs	r3, #1
 80022e0:	e00f      	b.n	8002302 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022e2:	4a0a      	ldr	r2, [pc, #40]	; (800230c <SysTick_Config+0x40>)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ea:	210f      	movs	r1, #15
 80022ec:	f04f 30ff 	mov.w	r0, #4294967295
 80022f0:	f7ff ff8e 	bl	8002210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <SysTick_Config+0x40>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022fa:	4b04      	ldr	r3, [pc, #16]	; (800230c <SysTick_Config+0x40>)
 80022fc:	2207      	movs	r2, #7
 80022fe:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	e000e010 	.word	0xe000e010

08002310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff ff29 	bl	8002170 <__NVIC_SetPriorityGrouping>
}
 800231e:	bf00      	nop
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002326:	b580      	push	{r7, lr}
 8002328:	b086      	sub	sp, #24
 800232a:	af00      	add	r7, sp, #0
 800232c:	4603      	mov	r3, r0
 800232e:	60b9      	str	r1, [r7, #8]
 8002330:	607a      	str	r2, [r7, #4]
 8002332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002338:	f7ff ff3e 	bl	80021b8 <__NVIC_GetPriorityGrouping>
 800233c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	68b9      	ldr	r1, [r7, #8]
 8002342:	6978      	ldr	r0, [r7, #20]
 8002344:	f7ff ff8e 	bl	8002264 <NVIC_EncodePriority>
 8002348:	4602      	mov	r2, r0
 800234a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800234e:	4611      	mov	r1, r2
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ff5d 	bl	8002210 <__NVIC_SetPriority>
}
 8002356:	bf00      	nop
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	4603      	mov	r3, r0
 8002366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff ff31 	bl	80021d4 <__NVIC_EnableIRQ>
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff ffa2 	bl	80022cc <SysTick_Config>
 8002388:	4603      	mov	r3, r0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
	...

08002394 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800239e:	2300      	movs	r3, #0
 80023a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
 80023ae:	e16b      	b.n	8002688 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b0:	2201      	movs	r2, #1
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	f040 815a 	bne.w	8002682 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d005      	beq.n	80023e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d130      	bne.n	8002448 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	2203      	movs	r2, #3
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4013      	ands	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800241c:	2201      	movs	r2, #1
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	f003 0201 	and.w	r2, r3, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	2b03      	cmp	r3, #3
 8002452:	d017      	beq.n	8002484 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	2203      	movs	r2, #3
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d123      	bne.n	80024d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	08da      	lsrs	r2, r3, #3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	3208      	adds	r2, #8
 8002498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	220f      	movs	r2, #15
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	691a      	ldr	r2, [r3, #16]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	08da      	lsrs	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3208      	adds	r2, #8
 80024d2:	69b9      	ldr	r1, [r7, #24]
 80024d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	2203      	movs	r2, #3
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 0203 	and.w	r2, r3, #3
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 80b4 	beq.w	8002682 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b60      	ldr	r3, [pc, #384]	; (80026a0 <HAL_GPIO_Init+0x30c>)
 8002520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002522:	4a5f      	ldr	r2, [pc, #380]	; (80026a0 <HAL_GPIO_Init+0x30c>)
 8002524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002528:	6453      	str	r3, [r2, #68]	; 0x44
 800252a:	4b5d      	ldr	r3, [pc, #372]	; (80026a0 <HAL_GPIO_Init+0x30c>)
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002536:	4a5b      	ldr	r2, [pc, #364]	; (80026a4 <HAL_GPIO_Init+0x310>)
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	089b      	lsrs	r3, r3, #2
 800253c:	3302      	adds	r3, #2
 800253e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002542:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	220f      	movs	r2, #15
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	4013      	ands	r3, r2
 8002558:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a52      	ldr	r2, [pc, #328]	; (80026a8 <HAL_GPIO_Init+0x314>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d02b      	beq.n	80025ba <HAL_GPIO_Init+0x226>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a51      	ldr	r2, [pc, #324]	; (80026ac <HAL_GPIO_Init+0x318>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d025      	beq.n	80025b6 <HAL_GPIO_Init+0x222>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a50      	ldr	r2, [pc, #320]	; (80026b0 <HAL_GPIO_Init+0x31c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d01f      	beq.n	80025b2 <HAL_GPIO_Init+0x21e>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a4f      	ldr	r2, [pc, #316]	; (80026b4 <HAL_GPIO_Init+0x320>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d019      	beq.n	80025ae <HAL_GPIO_Init+0x21a>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a4e      	ldr	r2, [pc, #312]	; (80026b8 <HAL_GPIO_Init+0x324>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d013      	beq.n	80025aa <HAL_GPIO_Init+0x216>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a4d      	ldr	r2, [pc, #308]	; (80026bc <HAL_GPIO_Init+0x328>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d00d      	beq.n	80025a6 <HAL_GPIO_Init+0x212>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a4c      	ldr	r2, [pc, #304]	; (80026c0 <HAL_GPIO_Init+0x32c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d007      	beq.n	80025a2 <HAL_GPIO_Init+0x20e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a4b      	ldr	r2, [pc, #300]	; (80026c4 <HAL_GPIO_Init+0x330>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d101      	bne.n	800259e <HAL_GPIO_Init+0x20a>
 800259a:	2307      	movs	r3, #7
 800259c:	e00e      	b.n	80025bc <HAL_GPIO_Init+0x228>
 800259e:	2308      	movs	r3, #8
 80025a0:	e00c      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025a2:	2306      	movs	r3, #6
 80025a4:	e00a      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025a6:	2305      	movs	r3, #5
 80025a8:	e008      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025aa:	2304      	movs	r3, #4
 80025ac:	e006      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025ae:	2303      	movs	r3, #3
 80025b0:	e004      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025b2:	2302      	movs	r3, #2
 80025b4:	e002      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025b6:	2301      	movs	r3, #1
 80025b8:	e000      	b.n	80025bc <HAL_GPIO_Init+0x228>
 80025ba:	2300      	movs	r3, #0
 80025bc:	69fa      	ldr	r2, [r7, #28]
 80025be:	f002 0203 	and.w	r2, r2, #3
 80025c2:	0092      	lsls	r2, r2, #2
 80025c4:	4093      	lsls	r3, r2
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025cc:	4935      	ldr	r1, [pc, #212]	; (80026a4 <HAL_GPIO_Init+0x310>)
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	089b      	lsrs	r3, r3, #2
 80025d2:	3302      	adds	r3, #2
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025da:	4b3b      	ldr	r3, [pc, #236]	; (80026c8 <HAL_GPIO_Init+0x334>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025fe:	4a32      	ldr	r2, [pc, #200]	; (80026c8 <HAL_GPIO_Init+0x334>)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002604:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <HAL_GPIO_Init+0x334>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002628:	4a27      	ldr	r2, [pc, #156]	; (80026c8 <HAL_GPIO_Init+0x334>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800262e:	4b26      	ldr	r3, [pc, #152]	; (80026c8 <HAL_GPIO_Init+0x334>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	43db      	mvns	r3, r3
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	4013      	ands	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800264a:	69ba      	ldr	r2, [r7, #24]
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	4313      	orrs	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002652:	4a1d      	ldr	r2, [pc, #116]	; (80026c8 <HAL_GPIO_Init+0x334>)
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002658:	4b1b      	ldr	r3, [pc, #108]	; (80026c8 <HAL_GPIO_Init+0x334>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	43db      	mvns	r3, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	4013      	ands	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800267c:	4a12      	ldr	r2, [pc, #72]	; (80026c8 <HAL_GPIO_Init+0x334>)
 800267e:	69bb      	ldr	r3, [r7, #24]
 8002680:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3301      	adds	r3, #1
 8002686:	61fb      	str	r3, [r7, #28]
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	2b0f      	cmp	r3, #15
 800268c:	f67f ae90 	bls.w	80023b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002690:	bf00      	nop
 8002692:	bf00      	nop
 8002694:	3724      	adds	r7, #36	; 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40013800 	.word	0x40013800
 80026a8:	40020000 	.word	0x40020000
 80026ac:	40020400 	.word	0x40020400
 80026b0:	40020800 	.word	0x40020800
 80026b4:	40020c00 	.word	0x40020c00
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40021400 	.word	0x40021400
 80026c0:	40021800 	.word	0x40021800
 80026c4:	40021c00 	.word	0x40021c00
 80026c8:	40013c00 	.word	0x40013c00

080026cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	807b      	strh	r3, [r7, #2]
 80026d8:	4613      	mov	r3, r2
 80026da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026dc:	787b      	ldrb	r3, [r7, #1]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026e2:	887a      	ldrh	r2, [r7, #2]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026e8:	e003      	b.n	80026f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026ea:	887b      	ldrh	r3, [r7, #2]
 80026ec:	041a      	lsls	r2, r3, #16
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	619a      	str	r2, [r3, #24]
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e267      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d075      	beq.n	800280a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800271e:	4b88      	ldr	r3, [pc, #544]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 030c 	and.w	r3, r3, #12
 8002726:	2b04      	cmp	r3, #4
 8002728:	d00c      	beq.n	8002744 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800272a:	4b85      	ldr	r3, [pc, #532]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002732:	2b08      	cmp	r3, #8
 8002734:	d112      	bne.n	800275c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002736:	4b82      	ldr	r3, [pc, #520]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800273e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002742:	d10b      	bne.n	800275c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4b7e      	ldr	r3, [pc, #504]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d05b      	beq.n	8002808 <HAL_RCC_OscConfig+0x108>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d157      	bne.n	8002808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e242      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002764:	d106      	bne.n	8002774 <HAL_RCC_OscConfig+0x74>
 8002766:	4b76      	ldr	r3, [pc, #472]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a75      	ldr	r2, [pc, #468]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800276c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	e01d      	b.n	80027b0 <HAL_RCC_OscConfig+0xb0>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800277c:	d10c      	bne.n	8002798 <HAL_RCC_OscConfig+0x98>
 800277e:	4b70      	ldr	r3, [pc, #448]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a6f      	ldr	r2, [pc, #444]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002784:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002788:	6013      	str	r3, [r2, #0]
 800278a:	4b6d      	ldr	r3, [pc, #436]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a6c      	ldr	r2, [pc, #432]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002794:	6013      	str	r3, [r2, #0]
 8002796:	e00b      	b.n	80027b0 <HAL_RCC_OscConfig+0xb0>
 8002798:	4b69      	ldr	r3, [pc, #420]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a68      	ldr	r2, [pc, #416]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800279e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	4b66      	ldr	r3, [pc, #408]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a65      	ldr	r2, [pc, #404]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80027aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d013      	beq.n	80027e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027b8:	f7ff fcaa 	bl	8002110 <HAL_GetTick>
 80027bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027c0:	f7ff fca6 	bl	8002110 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b64      	cmp	r3, #100	; 0x64
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e207      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d2:	4b5b      	ldr	r3, [pc, #364]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0f0      	beq.n	80027c0 <HAL_RCC_OscConfig+0xc0>
 80027de:	e014      	b.n	800280a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7ff fc96 	bl	8002110 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027e8:	f7ff fc92 	bl	8002110 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b64      	cmp	r3, #100	; 0x64
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e1f3      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027fa:	4b51      	ldr	r3, [pc, #324]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0xe8>
 8002806:	e000      	b.n	800280a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d063      	beq.n	80028de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002816:	4b4a      	ldr	r3, [pc, #296]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00b      	beq.n	800283a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002822:	4b47      	ldr	r3, [pc, #284]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800282a:	2b08      	cmp	r3, #8
 800282c:	d11c      	bne.n	8002868 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282e:	4b44      	ldr	r3, [pc, #272]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d116      	bne.n	8002868 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800283a:	4b41      	ldr	r3, [pc, #260]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <HAL_RCC_OscConfig+0x152>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d001      	beq.n	8002852 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e1c7      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002852:	4b3b      	ldr	r3, [pc, #236]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	4937      	ldr	r1, [pc, #220]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002866:	e03a      	b.n	80028de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d020      	beq.n	80028b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002870:	4b34      	ldr	r3, [pc, #208]	; (8002944 <HAL_RCC_OscConfig+0x244>)
 8002872:	2201      	movs	r2, #1
 8002874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002876:	f7ff fc4b 	bl	8002110 <HAL_GetTick>
 800287a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800287c:	e008      	b.n	8002890 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800287e:	f7ff fc47 	bl	8002110 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d901      	bls.n	8002890 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e1a8      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002890:	4b2b      	ldr	r3, [pc, #172]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0f0      	beq.n	800287e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800289c:	4b28      	ldr	r3, [pc, #160]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	4925      	ldr	r1, [pc, #148]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]
 80028b0:	e015      	b.n	80028de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028b2:	4b24      	ldr	r3, [pc, #144]	; (8002944 <HAL_RCC_OscConfig+0x244>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7ff fc2a 	bl	8002110 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028c0:	f7ff fc26 	bl	8002110 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e187      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d2:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d036      	beq.n	8002958 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d016      	beq.n	8002920 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <HAL_RCC_OscConfig+0x248>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f8:	f7ff fc0a 	bl	8002110 <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002900:	f7ff fc06 	bl	8002110 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e167      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002912:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <HAL_RCC_OscConfig+0x240>)
 8002914:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d0f0      	beq.n	8002900 <HAL_RCC_OscConfig+0x200>
 800291e:	e01b      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002920:	4b09      	ldr	r3, [pc, #36]	; (8002948 <HAL_RCC_OscConfig+0x248>)
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002926:	f7ff fbf3 	bl	8002110 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800292c:	e00e      	b.n	800294c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800292e:	f7ff fbef 	bl	8002110 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d907      	bls.n	800294c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e150      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
 8002940:	40023800 	.word	0x40023800
 8002944:	42470000 	.word	0x42470000
 8002948:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800294c:	4b88      	ldr	r3, [pc, #544]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 800294e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002950:	f003 0302 	and.w	r3, r3, #2
 8002954:	2b00      	cmp	r3, #0
 8002956:	d1ea      	bne.n	800292e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 8097 	beq.w	8002a94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002966:	2300      	movs	r3, #0
 8002968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800296a:	4b81      	ldr	r3, [pc, #516]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10f      	bne.n	8002996 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	4b7d      	ldr	r3, [pc, #500]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	4a7c      	ldr	r2, [pc, #496]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002984:	6413      	str	r3, [r2, #64]	; 0x40
 8002986:	4b7a      	ldr	r3, [pc, #488]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002992:	2301      	movs	r3, #1
 8002994:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002996:	4b77      	ldr	r3, [pc, #476]	; (8002b74 <HAL_RCC_OscConfig+0x474>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d118      	bne.n	80029d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029a2:	4b74      	ldr	r3, [pc, #464]	; (8002b74 <HAL_RCC_OscConfig+0x474>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a73      	ldr	r2, [pc, #460]	; (8002b74 <HAL_RCC_OscConfig+0x474>)
 80029a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029ae:	f7ff fbaf 	bl	8002110 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029b6:	f7ff fbab 	bl	8002110 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e10c      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c8:	4b6a      	ldr	r3, [pc, #424]	; (8002b74 <HAL_RCC_OscConfig+0x474>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0f0      	beq.n	80029b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d106      	bne.n	80029ea <HAL_RCC_OscConfig+0x2ea>
 80029dc:	4b64      	ldr	r3, [pc, #400]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 80029de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e0:	4a63      	ldr	r2, [pc, #396]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6713      	str	r3, [r2, #112]	; 0x70
 80029e8:	e01c      	b.n	8002a24 <HAL_RCC_OscConfig+0x324>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	2b05      	cmp	r3, #5
 80029f0:	d10c      	bne.n	8002a0c <HAL_RCC_OscConfig+0x30c>
 80029f2:	4b5f      	ldr	r3, [pc, #380]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 80029f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f6:	4a5e      	ldr	r2, [pc, #376]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 80029f8:	f043 0304 	orr.w	r3, r3, #4
 80029fc:	6713      	str	r3, [r2, #112]	; 0x70
 80029fe:	4b5c      	ldr	r3, [pc, #368]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a02:	4a5b      	ldr	r2, [pc, #364]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	6713      	str	r3, [r2, #112]	; 0x70
 8002a0a:	e00b      	b.n	8002a24 <HAL_RCC_OscConfig+0x324>
 8002a0c:	4b58      	ldr	r3, [pc, #352]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a10:	4a57      	ldr	r2, [pc, #348]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a12:	f023 0301 	bic.w	r3, r3, #1
 8002a16:	6713      	str	r3, [r2, #112]	; 0x70
 8002a18:	4b55      	ldr	r3, [pc, #340]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1c:	4a54      	ldr	r2, [pc, #336]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a1e:	f023 0304 	bic.w	r3, r3, #4
 8002a22:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d015      	beq.n	8002a58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2c:	f7ff fb70 	bl	8002110 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a32:	e00a      	b.n	8002a4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a34:	f7ff fb6c 	bl	8002110 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e0cb      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a4a:	4b49      	ldr	r3, [pc, #292]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0ee      	beq.n	8002a34 <HAL_RCC_OscConfig+0x334>
 8002a56:	e014      	b.n	8002a82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a58:	f7ff fb5a 	bl	8002110 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a5e:	e00a      	b.n	8002a76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a60:	f7ff fb56 	bl	8002110 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e0b5      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a76:	4b3e      	ldr	r3, [pc, #248]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1ee      	bne.n	8002a60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a82:	7dfb      	ldrb	r3, [r7, #23]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d105      	bne.n	8002a94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a88:	4b39      	ldr	r3, [pc, #228]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	4a38      	ldr	r2, [pc, #224]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002a8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a92:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a1 	beq.w	8002be0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a9e:	4b34      	ldr	r3, [pc, #208]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 030c 	and.w	r3, r3, #12
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d05c      	beq.n	8002b64 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d141      	bne.n	8002b36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ab2:	4b31      	ldr	r3, [pc, #196]	; (8002b78 <HAL_RCC_OscConfig+0x478>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab8:	f7ff fb2a 	bl	8002110 <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac0:	f7ff fb26 	bl	8002110 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e087      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ad2:	4b27      	ldr	r3, [pc, #156]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f0      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69da      	ldr	r2, [r3, #28]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aec:	019b      	lsls	r3, r3, #6
 8002aee:	431a      	orrs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af4:	085b      	lsrs	r3, r3, #1
 8002af6:	3b01      	subs	r3, #1
 8002af8:	041b      	lsls	r3, r3, #16
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	061b      	lsls	r3, r3, #24
 8002b02:	491b      	ldr	r1, [pc, #108]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b08:	4b1b      	ldr	r3, [pc, #108]	; (8002b78 <HAL_RCC_OscConfig+0x478>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0e:	f7ff faff 	bl	8002110 <HAL_GetTick>
 8002b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b14:	e008      	b.n	8002b28 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b16:	f7ff fafb 	bl	8002110 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e05c      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b28:	4b11      	ldr	r3, [pc, #68]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0f0      	beq.n	8002b16 <HAL_RCC_OscConfig+0x416>
 8002b34:	e054      	b.n	8002be0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b36:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <HAL_RCC_OscConfig+0x478>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3c:	f7ff fae8 	bl	8002110 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b44:	f7ff fae4 	bl	8002110 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e045      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b56:	4b06      	ldr	r3, [pc, #24]	; (8002b70 <HAL_RCC_OscConfig+0x470>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1f0      	bne.n	8002b44 <HAL_RCC_OscConfig+0x444>
 8002b62:	e03d      	b.n	8002be0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d107      	bne.n	8002b7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e038      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
 8002b70:	40023800 	.word	0x40023800
 8002b74:	40007000 	.word	0x40007000
 8002b78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_RCC_OscConfig+0x4ec>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d028      	beq.n	8002bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d121      	bne.n	8002bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d11a      	bne.n	8002bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bac:	4013      	ands	r3, r2
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d111      	bne.n	8002bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc2:	085b      	lsrs	r3, r3, #1
 8002bc4:	3b01      	subs	r3, #1
 8002bc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d107      	bne.n	8002bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3718      	adds	r7, #24
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800

08002bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0cc      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c04:	4b68      	ldr	r3, [pc, #416]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d90c      	bls.n	8002c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b65      	ldr	r3, [pc, #404]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1a:	4b63      	ldr	r3, [pc, #396]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0b8      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d020      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c44:	4b59      	ldr	r3, [pc, #356]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	4a58      	ldr	r2, [pc, #352]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c5c:	4b53      	ldr	r3, [pc, #332]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	4a52      	ldr	r2, [pc, #328]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c68:	4b50      	ldr	r3, [pc, #320]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	494d      	ldr	r1, [pc, #308]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d044      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d107      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8e:	4b47      	ldr	r3, [pc, #284]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d119      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e07f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d003      	beq.n	8002cae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d107      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cae:	4b3f      	ldr	r3, [pc, #252]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d109      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e06f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbe:	4b3b      	ldr	r3, [pc, #236]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e067      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f023 0203 	bic.w	r2, r3, #3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	4934      	ldr	r1, [pc, #208]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce0:	f7ff fa16 	bl	8002110 <HAL_GetTick>
 8002ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce6:	e00a      	b.n	8002cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce8:	f7ff fa12 	bl	8002110 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e04f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 020c 	and.w	r2, r3, #12
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d1eb      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d10:	4b25      	ldr	r3, [pc, #148]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d20c      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b22      	ldr	r3, [pc, #136]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b20      	ldr	r3, [pc, #128]	; (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e032      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d008      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d44:	4b19      	ldr	r3, [pc, #100]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	4916      	ldr	r1, [pc, #88]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d62:	4b12      	ldr	r3, [pc, #72]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	490e      	ldr	r1, [pc, #56]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d76:	f000 f821 	bl	8002dbc <HAL_RCC_GetSysClockFreq>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	091b      	lsrs	r3, r3, #4
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	490a      	ldr	r1, [pc, #40]	; (8002db0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d88:	5ccb      	ldrb	r3, [r1, r3]
 8002d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8e:	4a09      	ldr	r2, [pc, #36]	; (8002db4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002d92:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff f976 	bl	8002088 <HAL_InitTick>

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40023c00 	.word	0x40023c00
 8002dac:	40023800 	.word	0x40023800
 8002db0:	080057d0 	.word	0x080057d0
 8002db4:	20000000 	.word	0x20000000
 8002db8:	20000004 	.word	0x20000004

08002dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dc0:	b094      	sub	sp, #80	; 0x50
 8002dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	647b      	str	r3, [r7, #68]	; 0x44
 8002dc8:	2300      	movs	r3, #0
 8002dca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002dcc:	2300      	movs	r3, #0
 8002dce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dd4:	4b79      	ldr	r3, [pc, #484]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 030c 	and.w	r3, r3, #12
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d00d      	beq.n	8002dfc <HAL_RCC_GetSysClockFreq+0x40>
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	f200 80e1 	bhi.w	8002fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <HAL_RCC_GetSysClockFreq+0x34>
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d003      	beq.n	8002df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002dee:	e0db      	b.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002df0:	4b73      	ldr	r3, [pc, #460]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002df2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002df4:	e0db      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002df6:	4b73      	ldr	r3, [pc, #460]	; (8002fc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002df8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dfa:	e0d8      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dfc:	4b6f      	ldr	r3, [pc, #444]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e04:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e06:	4b6d      	ldr	r3, [pc, #436]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d063      	beq.n	8002eda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e12:	4b6a      	ldr	r3, [pc, #424]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	099b      	lsrs	r3, r3, #6
 8002e18:	2200      	movs	r2, #0
 8002e1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e24:	633b      	str	r3, [r7, #48]	; 0x30
 8002e26:	2300      	movs	r3, #0
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
 8002e2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e2e:	4622      	mov	r2, r4
 8002e30:	462b      	mov	r3, r5
 8002e32:	f04f 0000 	mov.w	r0, #0
 8002e36:	f04f 0100 	mov.w	r1, #0
 8002e3a:	0159      	lsls	r1, r3, #5
 8002e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e40:	0150      	lsls	r0, r2, #5
 8002e42:	4602      	mov	r2, r0
 8002e44:	460b      	mov	r3, r1
 8002e46:	4621      	mov	r1, r4
 8002e48:	1a51      	subs	r1, r2, r1
 8002e4a:	6139      	str	r1, [r7, #16]
 8002e4c:	4629      	mov	r1, r5
 8002e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e60:	4659      	mov	r1, fp
 8002e62:	018b      	lsls	r3, r1, #6
 8002e64:	4651      	mov	r1, sl
 8002e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e6a:	4651      	mov	r1, sl
 8002e6c:	018a      	lsls	r2, r1, #6
 8002e6e:	4651      	mov	r1, sl
 8002e70:	ebb2 0801 	subs.w	r8, r2, r1
 8002e74:	4659      	mov	r1, fp
 8002e76:	eb63 0901 	sbc.w	r9, r3, r1
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	f04f 0300 	mov.w	r3, #0
 8002e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e8e:	4690      	mov	r8, r2
 8002e90:	4699      	mov	r9, r3
 8002e92:	4623      	mov	r3, r4
 8002e94:	eb18 0303 	adds.w	r3, r8, r3
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	462b      	mov	r3, r5
 8002e9c:	eb49 0303 	adc.w	r3, r9, r3
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002eae:	4629      	mov	r1, r5
 8002eb0:	024b      	lsls	r3, r1, #9
 8002eb2:	4621      	mov	r1, r4
 8002eb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002eb8:	4621      	mov	r1, r4
 8002eba:	024a      	lsls	r2, r1, #9
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ec6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ec8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ecc:	f7fd fe76 	bl	8000bbc <__aeabi_uldivmod>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ed8:	e058      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eda:	4b38      	ldr	r3, [pc, #224]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	099b      	lsrs	r3, r3, #6
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002eea:	623b      	str	r3, [r7, #32]
 8002eec:	2300      	movs	r3, #0
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
 8002ef0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ef4:	4642      	mov	r2, r8
 8002ef6:	464b      	mov	r3, r9
 8002ef8:	f04f 0000 	mov.w	r0, #0
 8002efc:	f04f 0100 	mov.w	r1, #0
 8002f00:	0159      	lsls	r1, r3, #5
 8002f02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f06:	0150      	lsls	r0, r2, #5
 8002f08:	4602      	mov	r2, r0
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	4641      	mov	r1, r8
 8002f0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f12:	4649      	mov	r1, r9
 8002f14:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f2c:	ebb2 040a 	subs.w	r4, r2, sl
 8002f30:	eb63 050b 	sbc.w	r5, r3, fp
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	00eb      	lsls	r3, r5, #3
 8002f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f42:	00e2      	lsls	r2, r4, #3
 8002f44:	4614      	mov	r4, r2
 8002f46:	461d      	mov	r5, r3
 8002f48:	4643      	mov	r3, r8
 8002f4a:	18e3      	adds	r3, r4, r3
 8002f4c:	603b      	str	r3, [r7, #0]
 8002f4e:	464b      	mov	r3, r9
 8002f50:	eb45 0303 	adc.w	r3, r5, r3
 8002f54:	607b      	str	r3, [r7, #4]
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	f04f 0300 	mov.w	r3, #0
 8002f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f62:	4629      	mov	r1, r5
 8002f64:	028b      	lsls	r3, r1, #10
 8002f66:	4621      	mov	r1, r4
 8002f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	028a      	lsls	r2, r1, #10
 8002f70:	4610      	mov	r0, r2
 8002f72:	4619      	mov	r1, r3
 8002f74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f76:	2200      	movs	r2, #0
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	61fa      	str	r2, [r7, #28]
 8002f7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f80:	f7fd fe1c 	bl	8000bbc <__aeabi_uldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4613      	mov	r3, r2
 8002f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	0c1b      	lsrs	r3, r3, #16
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	3301      	adds	r3, #1
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002f9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002f9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fa6:	e002      	b.n	8002fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fa8:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002faa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3750      	adds	r7, #80	; 0x50
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fba:	bf00      	nop
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	00f42400 	.word	0x00f42400
 8002fc4:	007a1200 	.word	0x007a1200

08002fc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07b      	b.n	80030d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d108      	bne.n	8002ff4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fea:	d009      	beq.n	8003000 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	61da      	str	r2, [r3, #28]
 8002ff2:	e005      	b.n	8003000 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d106      	bne.n	8003020 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fe fe14 	bl	8001c48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2202      	movs	r2, #2
 8003024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003036:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003070:	431a      	orrs	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	69db      	ldr	r3, [r3, #28]
 8003076:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003084:	ea42 0103 	orr.w	r1, r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	0c1b      	lsrs	r3, r3, #16
 800309e:	f003 0104 	and.w	r1, r3, #4
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	f003 0210 	and.w	r2, r3, #16
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	430a      	orrs	r2, r1
 80030b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69da      	ldr	r2, [r3, #28]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b088      	sub	sp, #32
 80030de:	af00      	add	r7, sp, #0
 80030e0:	60f8      	str	r0, [r7, #12]
 80030e2:	60b9      	str	r1, [r7, #8]
 80030e4:	603b      	str	r3, [r7, #0]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030ea:	2300      	movs	r3, #0
 80030ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_SPI_Transmit+0x22>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e12d      	b.n	8003358 <HAL_SPI_Transmit+0x27e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003104:	f7ff f804 	bl	8002110 <HAL_GetTick>
 8003108:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b01      	cmp	r3, #1
 8003118:	d002      	beq.n	8003120 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800311a:	2302      	movs	r3, #2
 800311c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800311e:	e116      	b.n	800334e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <HAL_SPI_Transmit+0x52>
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d102      	bne.n	8003132 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003130:	e10d      	b.n	800334e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2203      	movs	r2, #3
 8003136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	88fa      	ldrh	r2, [r7, #6]
 800314a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	88fa      	ldrh	r2, [r7, #6]
 8003150:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003178:	d10f      	bne.n	800319a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003188:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003198:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a4:	2b40      	cmp	r3, #64	; 0x40
 80031a6:	d007      	beq.n	80031b8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031c0:	d14f      	bne.n	8003262 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_SPI_Transmit+0xf6>
 80031ca:	8afb      	ldrh	r3, [r7, #22]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d142      	bne.n	8003256 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	881a      	ldrh	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	1c9a      	adds	r2, r3, #2
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80031f4:	e02f      	b.n	8003256 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b02      	cmp	r3, #2
 8003202:	d112      	bne.n	800322a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003208:	881a      	ldrh	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003214:	1c9a      	adds	r2, r3, #2
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	86da      	strh	r2, [r3, #54]	; 0x36
 8003228:	e015      	b.n	8003256 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800322a:	f7fe ff71 	bl	8002110 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	429a      	cmp	r2, r3
 8003238:	d803      	bhi.n	8003242 <HAL_SPI_Transmit+0x168>
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003240:	d102      	bne.n	8003248 <HAL_SPI_Transmit+0x16e>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d106      	bne.n	8003256 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003254:	e07b      	b.n	800334e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800325a:	b29b      	uxth	r3, r3
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1ca      	bne.n	80031f6 <HAL_SPI_Transmit+0x11c>
 8003260:	e050      	b.n	8003304 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <HAL_SPI_Transmit+0x196>
 800326a:	8afb      	ldrh	r3, [r7, #22]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d144      	bne.n	80032fa <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	330c      	adds	r3, #12
 800327a:	7812      	ldrb	r2, [r2, #0]
 800327c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800328c:	b29b      	uxth	r3, r3
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003296:	e030      	b.n	80032fa <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d113      	bne.n	80032ce <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	330c      	adds	r3, #12
 80032b0:	7812      	ldrb	r2, [r2, #0]
 80032b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b8:	1c5a      	adds	r2, r3, #1
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	3b01      	subs	r3, #1
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80032cc:	e015      	b.n	80032fa <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032ce:	f7fe ff1f 	bl	8002110 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d803      	bhi.n	80032e6 <HAL_SPI_Transmit+0x20c>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032e4:	d102      	bne.n	80032ec <HAL_SPI_Transmit+0x212>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d106      	bne.n	80032fa <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80032f8:	e029      	b.n	800334e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1c9      	bne.n	8003298 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	6839      	ldr	r1, [r7, #0]
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f000 fbdf 	bl	8003acc <SPI_EndRxTxTransaction>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2220      	movs	r2, #32
 8003318:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10a      	bne.n	8003338 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003322:	2300      	movs	r3, #0
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	613b      	str	r3, [r7, #16]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	613b      	str	r3, [r7, #16]
 8003336:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	2b00      	cmp	r3, #0
 800333e:	d002      	beq.n	8003346 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	77fb      	strb	r3, [r7, #31]
 8003344:	e003      	b.n	800334e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003356:	7ffb      	ldrb	r3, [r7, #31]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3720      	adds	r7, #32
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af02      	add	r7, sp, #8
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	4613      	mov	r3, r2
 800336e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d002      	beq.n	8003386 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003380:	2302      	movs	r3, #2
 8003382:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003384:	e0fb      	b.n	800357e <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800338e:	d112      	bne.n	80033b6 <HAL_SPI_Receive+0x56>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10e      	bne.n	80033b6 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2204      	movs	r2, #4
 800339c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033a0:	88fa      	ldrh	r2, [r7, #6]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	4613      	mov	r3, r2
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	68b9      	ldr	r1, [r7, #8]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f8ef 	bl	8003590 <HAL_SPI_TransmitReceive>
 80033b2:	4603      	mov	r3, r0
 80033b4:	e0e8      	b.n	8003588 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_SPI_Receive+0x64>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e0e1      	b.n	8003588 <HAL_SPI_Receive+0x228>
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033cc:	f7fe fea0 	bl	8002110 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d002      	beq.n	80033de <HAL_SPI_Receive+0x7e>
 80033d8:	88fb      	ldrh	r3, [r7, #6]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80033e2:	e0cc      	b.n	800357e <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2204      	movs	r2, #4
 80033e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	88fa      	ldrh	r2, [r7, #6]
 8003402:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800342a:	d10f      	bne.n	800344c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800343a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800344a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003456:	2b40      	cmp	r3, #64	; 0x40
 8003458:	d007      	beq.n	800346a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003468:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d16a      	bne.n	8003548 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003472:	e032      	b.n	80034da <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b01      	cmp	r3, #1
 8003480:	d115      	bne.n	80034ae <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f103 020c 	add.w	r2, r3, #12
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348e:	7812      	ldrb	r2, [r2, #0]
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034ac:	e015      	b.n	80034da <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ae:	f7fe fe2f 	bl	8002110 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d803      	bhi.n	80034c6 <HAL_SPI_Receive+0x166>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c4:	d102      	bne.n	80034cc <HAL_SPI_Receive+0x16c>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d106      	bne.n	80034da <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80034d8:	e051      	b.n	800357e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034de:	b29b      	uxth	r3, r3
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1c7      	bne.n	8003474 <HAL_SPI_Receive+0x114>
 80034e4:	e035      	b.n	8003552 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d113      	bne.n	800351c <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68da      	ldr	r2, [r3, #12]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fe:	b292      	uxth	r2, r2
 8003500:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003506:	1c9a      	adds	r2, r3, #2
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	87da      	strh	r2, [r3, #62]	; 0x3e
 800351a:	e015      	b.n	8003548 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800351c:	f7fe fdf8 	bl	8002110 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	429a      	cmp	r2, r3
 800352a:	d803      	bhi.n	8003534 <HAL_SPI_Receive+0x1d4>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003532:	d102      	bne.n	800353a <HAL_SPI_Receive+0x1da>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d106      	bne.n	8003548 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003546:	e01a      	b.n	800357e <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354c:	b29b      	uxth	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1c9      	bne.n	80034e6 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	6839      	ldr	r1, [r7, #0]
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 fa52 	bl	8003a00 <SPI_EndRxTransaction>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2220      	movs	r2, #32
 8003566:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356c:	2b00      	cmp	r3, #0
 800356e:	d002      	beq.n	8003576 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	75fb      	strb	r3, [r7, #23]
 8003574:	e003      	b.n	800357e <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003586:	7dfb      	ldrb	r3, [r7, #23]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b08c      	sub	sp, #48	; 0x30
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800359e:	2301      	movs	r3, #1
 80035a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d101      	bne.n	80035b6 <HAL_SPI_TransmitReceive+0x26>
 80035b2:	2302      	movs	r3, #2
 80035b4:	e198      	b.n	80038e8 <HAL_SPI_TransmitReceive+0x358>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035be:	f7fe fda7 	bl	8002110 <HAL_GetTick>
 80035c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80035d4:	887b      	ldrh	r3, [r7, #2]
 80035d6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80035d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d00f      	beq.n	8003600 <HAL_SPI_TransmitReceive+0x70>
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035e6:	d107      	bne.n	80035f8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d103      	bne.n	80035f8 <HAL_SPI_TransmitReceive+0x68>
 80035f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d003      	beq.n	8003600 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80035f8:	2302      	movs	r3, #2
 80035fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80035fe:	e16d      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d005      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x82>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_SPI_TransmitReceive+0x82>
 800360c:	887b      	ldrh	r3, [r7, #2]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d103      	bne.n	800361a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003618:	e160      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b04      	cmp	r3, #4
 8003624:	d003      	beq.n	800362e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2205      	movs	r2, #5
 800362a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	887a      	ldrh	r2, [r7, #2]
 800363e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	887a      	ldrh	r2, [r7, #2]
 8003644:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	887a      	ldrh	r2, [r7, #2]
 8003656:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800366e:	2b40      	cmp	r3, #64	; 0x40
 8003670:	d007      	beq.n	8003682 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003680:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800368a:	d17c      	bne.n	8003786 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <HAL_SPI_TransmitReceive+0x10a>
 8003694:	8b7b      	ldrh	r3, [r7, #26]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d16a      	bne.n	8003770 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	881a      	ldrh	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	1c9a      	adds	r2, r3, #2
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	3b01      	subs	r3, #1
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036be:	e057      	b.n	8003770 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d11b      	bne.n	8003706 <HAL_SPI_TransmitReceive+0x176>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d016      	beq.n	8003706 <HAL_SPI_TransmitReceive+0x176>
 80036d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d113      	bne.n	8003706 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	881a      	ldrh	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	1c9a      	adds	r2, r3, #2
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 0301 	and.w	r3, r3, #1
 8003710:	2b01      	cmp	r3, #1
 8003712:	d119      	bne.n	8003748 <HAL_SPI_TransmitReceive+0x1b8>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003718:	b29b      	uxth	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d014      	beq.n	8003748 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003728:	b292      	uxth	r2, r2
 800372a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003730:	1c9a      	adds	r2, r3, #2
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003744:	2301      	movs	r3, #1
 8003746:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003748:	f7fe fce2 	bl	8002110 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003754:	429a      	cmp	r2, r3
 8003756:	d80b      	bhi.n	8003770 <HAL_SPI_TransmitReceive+0x1e0>
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375e:	d007      	beq.n	8003770 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800376e:	e0b5      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1a2      	bne.n	80036c0 <HAL_SPI_TransmitReceive+0x130>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800377e:	b29b      	uxth	r3, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d19d      	bne.n	80036c0 <HAL_SPI_TransmitReceive+0x130>
 8003784:	e080      	b.n	8003888 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d002      	beq.n	8003794 <HAL_SPI_TransmitReceive+0x204>
 800378e:	8b7b      	ldrh	r3, [r7, #26]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d16f      	bne.n	8003874 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	330c      	adds	r3, #12
 800379e:	7812      	ldrb	r2, [r2, #0]
 80037a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037ba:	e05b      	b.n	8003874 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d11c      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x274>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d017      	beq.n	8003804 <HAL_SPI_TransmitReceive+0x274>
 80037d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d114      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	330c      	adds	r3, #12
 80037e4:	7812      	ldrb	r2, [r2, #0]
 80037e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b01      	cmp	r3, #1
 8003810:	d119      	bne.n	8003846 <HAL_SPI_TransmitReceive+0x2b6>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d014      	beq.n	8003846 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68da      	ldr	r2, [r3, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003838:	b29b      	uxth	r3, r3
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003842:	2301      	movs	r3, #1
 8003844:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003846:	f7fe fc63 	bl	8002110 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003852:	429a      	cmp	r2, r3
 8003854:	d803      	bhi.n	800385e <HAL_SPI_TransmitReceive+0x2ce>
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800385c:	d102      	bne.n	8003864 <HAL_SPI_TransmitReceive+0x2d4>
 800385e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003860:	2b00      	cmp	r3, #0
 8003862:	d107      	bne.n	8003874 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003872:	e033      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003878:	b29b      	uxth	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d19e      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x22c>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b00      	cmp	r3, #0
 8003886:	d199      	bne.n	80037bc <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800388a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800388c:	68f8      	ldr	r0, [r7, #12]
 800388e:	f000 f91d 	bl	8003acc <SPI_EndRxTxTransaction>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d006      	beq.n	80038a6 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2220      	movs	r2, #32
 80038a2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80038a4:	e01a      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10a      	bne.n	80038c4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038ae:	2300      	movs	r3, #0
 80038b0:	617b      	str	r3, [r7, #20]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038d2:	e003      	b.n	80038dc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80038e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3730      	adds	r7, #48	; 0x30
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b088      	sub	sp, #32
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003900:	f7fe fc06 	bl	8002110 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003908:	1a9b      	subs	r3, r3, r2
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	4413      	add	r3, r2
 800390e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003910:	f7fe fbfe 	bl	8002110 <HAL_GetTick>
 8003914:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003916:	4b39      	ldr	r3, [pc, #228]	; (80039fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	015b      	lsls	r3, r3, #5
 800391c:	0d1b      	lsrs	r3, r3, #20
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	fb02 f303 	mul.w	r3, r2, r3
 8003924:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003926:	e054      	b.n	80039d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392e:	d050      	beq.n	80039d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003930:	f7fe fbee 	bl	8002110 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	69fa      	ldr	r2, [r7, #28]
 800393c:	429a      	cmp	r2, r3
 800393e:	d902      	bls.n	8003946 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d13d      	bne.n	80039c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003954:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800395e:	d111      	bne.n	8003984 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003968:	d004      	beq.n	8003974 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003972:	d107      	bne.n	8003984 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003982:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800398c:	d10f      	bne.n	80039ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e017      	b.n	80039f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d101      	bne.n	80039cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4013      	ands	r3, r2
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	429a      	cmp	r2, r3
 80039e0:	bf0c      	ite	eq
 80039e2:	2301      	moveq	r3, #1
 80039e4:	2300      	movne	r3, #0
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	461a      	mov	r2, r3
 80039ea:	79fb      	ldrb	r3, [r7, #7]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d19b      	bne.n	8003928 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3720      	adds	r7, #32
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20000000 	.word	0x20000000

08003a00 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a14:	d111      	bne.n	8003a3a <SPI_EndRxTransaction+0x3a>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a1e:	d004      	beq.n	8003a2a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a28:	d107      	bne.n	8003a3a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a38:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a42:	d12a      	bne.n	8003a9a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a4c:	d012      	beq.n	8003a74 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2200      	movs	r2, #0
 8003a56:	2180      	movs	r1, #128	; 0x80
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f7ff ff49 	bl	80038f0 <SPI_WaitFlagStateUntilTimeout>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d02d      	beq.n	8003ac0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a68:	f043 0220 	orr.w	r2, r3, #32
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e026      	b.n	8003ac2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f7ff ff36 	bl	80038f0 <SPI_WaitFlagStateUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d01a      	beq.n	8003ac0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8e:	f043 0220 	orr.w	r2, r3, #32
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e013      	b.n	8003ac2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f7ff ff23 	bl	80038f0 <SPI_WaitFlagStateUntilTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d007      	beq.n	8003ac0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab4:	f043 0220 	orr.w	r2, r3, #32
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e000      	b.n	8003ac2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
	...

08003acc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	2102      	movs	r1, #2
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f7ff ff04 	bl	80038f0 <SPI_WaitFlagStateUntilTimeout>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af2:	f043 0220 	orr.w	r2, r3, #32
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e032      	b.n	8003b64 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003afe:	4b1b      	ldr	r3, [pc, #108]	; (8003b6c <SPI_EndRxTxTransaction+0xa0>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a1b      	ldr	r2, [pc, #108]	; (8003b70 <SPI_EndRxTxTransaction+0xa4>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	0d5b      	lsrs	r3, r3, #21
 8003b0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b1c:	d112      	bne.n	8003b44 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	9300      	str	r3, [sp, #0]
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	2200      	movs	r2, #0
 8003b26:	2180      	movs	r1, #128	; 0x80
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f7ff fee1 	bl	80038f0 <SPI_WaitFlagStateUntilTimeout>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d016      	beq.n	8003b62 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b38:	f043 0220 	orr.w	r2, r3, #32
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e00f      	b.n	8003b64 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b5a:	2b80      	cmp	r3, #128	; 0x80
 8003b5c:	d0f2      	beq.n	8003b44 <SPI_EndRxTxTransaction+0x78>
 8003b5e:	e000      	b.n	8003b62 <SPI_EndRxTxTransaction+0x96>
        break;
 8003b60:	bf00      	nop
  }

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	20000000 	.word	0x20000000
 8003b70:	165e9f81 	.word	0x165e9f81

08003b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e041      	b.n	8003c0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fe fa00 	bl	8001fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3304      	adds	r3, #4
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	4610      	mov	r0, r2
 8003bb4:	f000 fa88 	bl	80040c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d001      	beq.n	8003c2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e04e      	b.n	8003cca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68da      	ldr	r2, [r3, #12]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a23      	ldr	r2, [pc, #140]	; (8003cd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d022      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c56:	d01d      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <HAL_TIM_Base_Start_IT+0xc8>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d018      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a1e      	ldr	r2, [pc, #120]	; (8003ce0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d013      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a1c      	ldr	r2, [pc, #112]	; (8003ce4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d00e      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a1b      	ldr	r2, [pc, #108]	; (8003ce8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d009      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a19      	ldr	r2, [pc, #100]	; (8003cec <HAL_TIM_Base_Start_IT+0xd8>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d004      	beq.n	8003c94 <HAL_TIM_Base_Start_IT+0x80>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a18      	ldr	r2, [pc, #96]	; (8003cf0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d111      	bne.n	8003cb8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2b06      	cmp	r3, #6
 8003ca4:	d010      	beq.n	8003cc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb6:	e007      	b.n	8003cc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f042 0201 	orr.w	r2, r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	40010000 	.word	0x40010000
 8003cdc:	40000400 	.word	0x40000400
 8003ce0:	40000800 	.word	0x40000800
 8003ce4:	40000c00 	.word	0x40000c00
 8003ce8:	40010400 	.word	0x40010400
 8003cec:	40014000 	.word	0x40014000
 8003cf0:	40001800 	.word	0x40001800

08003cf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d020      	beq.n	8003d58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d01b      	beq.n	8003d58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f06f 0202 	mvn.w	r2, #2
 8003d28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f9a3 	bl	800408a <HAL_TIM_IC_CaptureCallback>
 8003d44:	e005      	b.n	8003d52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 f995 	bl	8004076 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f000 f9a6 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d020      	beq.n	8003da4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d01b      	beq.n	8003da4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f06f 0204 	mvn.w	r2, #4
 8003d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2202      	movs	r2, #2
 8003d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 f97d 	bl	800408a <HAL_TIM_IC_CaptureCallback>
 8003d90:	e005      	b.n	8003d9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f96f 	bl	8004076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f000 f980 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d020      	beq.n	8003df0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d01b      	beq.n	8003df0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f06f 0208 	mvn.w	r2, #8
 8003dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2204      	movs	r2, #4
 8003dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	f003 0303 	and.w	r3, r3, #3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f957 	bl	800408a <HAL_TIM_IC_CaptureCallback>
 8003ddc:	e005      	b.n	8003dea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f949 	bl	8004076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f95a 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d020      	beq.n	8003e3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f003 0310 	and.w	r3, r3, #16
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d01b      	beq.n	8003e3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0210 	mvn.w	r2, #16
 8003e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2208      	movs	r2, #8
 8003e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f931 	bl	800408a <HAL_TIM_IC_CaptureCallback>
 8003e28:	e005      	b.n	8003e36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f923 	bl	8004076 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 f934 	bl	800409e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d00c      	beq.n	8003e60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f003 0301 	and.w	r3, r3, #1
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f06f 0201 	mvn.w	r2, #1
 8003e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f000 f901 	bl	8004062 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00c      	beq.n	8003e84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d007      	beq.n	8003e84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fa72 	bl	8004368 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00c      	beq.n	8003ea8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d007      	beq.n	8003ea8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f905 	bl	80040b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f003 0320 	and.w	r3, r3, #32
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00c      	beq.n	8003ecc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d007      	beq.n	8003ecc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f06f 0220 	mvn.w	r2, #32
 8003ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 fa44 	bl	8004354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ecc:	bf00      	nop
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_TIM_ConfigClockSource+0x1c>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e0b4      	b.n	800405a <HAL_TIM_ConfigClockSource+0x186>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68ba      	ldr	r2, [r7, #8]
 8003f1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f28:	d03e      	beq.n	8003fa8 <HAL_TIM_ConfigClockSource+0xd4>
 8003f2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f2e:	f200 8087 	bhi.w	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f36:	f000 8086 	beq.w	8004046 <HAL_TIM_ConfigClockSource+0x172>
 8003f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f3e:	d87f      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f40:	2b70      	cmp	r3, #112	; 0x70
 8003f42:	d01a      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0xa6>
 8003f44:	2b70      	cmp	r3, #112	; 0x70
 8003f46:	d87b      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f48:	2b60      	cmp	r3, #96	; 0x60
 8003f4a:	d050      	beq.n	8003fee <HAL_TIM_ConfigClockSource+0x11a>
 8003f4c:	2b60      	cmp	r3, #96	; 0x60
 8003f4e:	d877      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f50:	2b50      	cmp	r3, #80	; 0x50
 8003f52:	d03c      	beq.n	8003fce <HAL_TIM_ConfigClockSource+0xfa>
 8003f54:	2b50      	cmp	r3, #80	; 0x50
 8003f56:	d873      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f58:	2b40      	cmp	r3, #64	; 0x40
 8003f5a:	d058      	beq.n	800400e <HAL_TIM_ConfigClockSource+0x13a>
 8003f5c:	2b40      	cmp	r3, #64	; 0x40
 8003f5e:	d86f      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f60:	2b30      	cmp	r3, #48	; 0x30
 8003f62:	d064      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x15a>
 8003f64:	2b30      	cmp	r3, #48	; 0x30
 8003f66:	d86b      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d060      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x15a>
 8003f6c:	2b20      	cmp	r3, #32
 8003f6e:	d867      	bhi.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d05c      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x15a>
 8003f74:	2b10      	cmp	r3, #16
 8003f76:	d05a      	beq.n	800402e <HAL_TIM_ConfigClockSource+0x15a>
 8003f78:	e062      	b.n	8004040 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f8a:	f000 f9c3 	bl	8004314 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	609a      	str	r2, [r3, #8]
      break;
 8003fa6:	e04f      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fb8:	f000 f9ac 	bl	8004314 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fca:	609a      	str	r2, [r3, #8]
      break;
 8003fcc:	e03c      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fda:	461a      	mov	r2, r3
 8003fdc:	f000 f920 	bl	8004220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2150      	movs	r1, #80	; 0x50
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f979 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 8003fec:	e02c      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f000 f93f 	bl	800427e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2160      	movs	r1, #96	; 0x60
 8004006:	4618      	mov	r0, r3
 8004008:	f000 f969 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 800400c:	e01c      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800401a:	461a      	mov	r2, r3
 800401c:	f000 f900 	bl	8004220 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2140      	movs	r1, #64	; 0x40
 8004026:	4618      	mov	r0, r3
 8004028:	f000 f959 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 800402c:	e00c      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4619      	mov	r1, r3
 8004038:	4610      	mov	r0, r2
 800403a:	f000 f950 	bl	80042de <TIM_ITRx_SetConfig>
      break;
 800403e:	e003      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	73fb      	strb	r3, [r7, #15]
      break;
 8004044:	e000      	b.n	8004048 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004046:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004058:	7bfb      	ldrb	r3, [r7, #15]
}
 800405a:	4618      	mov	r0, r3
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004062:	b480      	push	{r7}
 8004064:	b083      	sub	sp, #12
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800407e:	bf00      	nop
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800408a:	b480      	push	{r7}
 800408c:	b083      	sub	sp, #12
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004092:	bf00      	nop
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr

080040b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040b2:	b480      	push	{r7}
 80040b4:	b083      	sub	sp, #12
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
	...

080040c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a46      	ldr	r2, [pc, #280]	; (80041f4 <TIM_Base_SetConfig+0x12c>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d013      	beq.n	8004108 <TIM_Base_SetConfig+0x40>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e6:	d00f      	beq.n	8004108 <TIM_Base_SetConfig+0x40>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a43      	ldr	r2, [pc, #268]	; (80041f8 <TIM_Base_SetConfig+0x130>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00b      	beq.n	8004108 <TIM_Base_SetConfig+0x40>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a42      	ldr	r2, [pc, #264]	; (80041fc <TIM_Base_SetConfig+0x134>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d007      	beq.n	8004108 <TIM_Base_SetConfig+0x40>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a41      	ldr	r2, [pc, #260]	; (8004200 <TIM_Base_SetConfig+0x138>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d003      	beq.n	8004108 <TIM_Base_SetConfig+0x40>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a40      	ldr	r2, [pc, #256]	; (8004204 <TIM_Base_SetConfig+0x13c>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d108      	bne.n	800411a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	4313      	orrs	r3, r2
 8004118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a35      	ldr	r2, [pc, #212]	; (80041f4 <TIM_Base_SetConfig+0x12c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d02b      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004128:	d027      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a32      	ldr	r2, [pc, #200]	; (80041f8 <TIM_Base_SetConfig+0x130>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d023      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a31      	ldr	r2, [pc, #196]	; (80041fc <TIM_Base_SetConfig+0x134>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d01f      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a30      	ldr	r2, [pc, #192]	; (8004200 <TIM_Base_SetConfig+0x138>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d01b      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a2f      	ldr	r2, [pc, #188]	; (8004204 <TIM_Base_SetConfig+0x13c>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d017      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a2e      	ldr	r2, [pc, #184]	; (8004208 <TIM_Base_SetConfig+0x140>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d013      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a2d      	ldr	r2, [pc, #180]	; (800420c <TIM_Base_SetConfig+0x144>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d00f      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	4a2c      	ldr	r2, [pc, #176]	; (8004210 <TIM_Base_SetConfig+0x148>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00b      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a2b      	ldr	r2, [pc, #172]	; (8004214 <TIM_Base_SetConfig+0x14c>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d007      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a2a      	ldr	r2, [pc, #168]	; (8004218 <TIM_Base_SetConfig+0x150>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d003      	beq.n	800417a <TIM_Base_SetConfig+0xb2>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a29      	ldr	r2, [pc, #164]	; (800421c <TIM_Base_SetConfig+0x154>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d108      	bne.n	800418c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004180:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	4313      	orrs	r3, r2
 800418a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a10      	ldr	r2, [pc, #64]	; (80041f4 <TIM_Base_SetConfig+0x12c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d003      	beq.n	80041c0 <TIM_Base_SetConfig+0xf8>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a12      	ldr	r2, [pc, #72]	; (8004204 <TIM_Base_SetConfig+0x13c>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d103      	bne.n	80041c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	691a      	ldr	r2, [r3, #16]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d105      	bne.n	80041e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	f023 0201 	bic.w	r2, r3, #1
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	611a      	str	r2, [r3, #16]
  }
}
 80041e6:	bf00      	nop
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40010000 	.word	0x40010000
 80041f8:	40000400 	.word	0x40000400
 80041fc:	40000800 	.word	0x40000800
 8004200:	40000c00 	.word	0x40000c00
 8004204:	40010400 	.word	0x40010400
 8004208:	40014000 	.word	0x40014000
 800420c:	40014400 	.word	0x40014400
 8004210:	40014800 	.word	0x40014800
 8004214:	40001800 	.word	0x40001800
 8004218:	40001c00 	.word	0x40001c00
 800421c:	40002000 	.word	0x40002000

08004220 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	f023 0201 	bic.w	r2, r3, #1
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800424a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4313      	orrs	r3, r2
 8004254:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f023 030a 	bic.w	r3, r3, #10
 800425c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	4313      	orrs	r3, r2
 8004264:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	621a      	str	r2, [r3, #32]
}
 8004272:	bf00      	nop
 8004274:	371c      	adds	r7, #28
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800427e:	b480      	push	{r7}
 8004280:	b087      	sub	sp, #28
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	f023 0210 	bic.w	r2, r3, #16
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	031b      	lsls	r3, r3, #12
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042ba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	621a      	str	r2, [r3, #32]
}
 80042d2:	bf00      	nop
 80042d4:	371c      	adds	r7, #28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042de:	b480      	push	{r7}
 80042e0:	b085      	sub	sp, #20
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
 80042e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f043 0307 	orr.w	r3, r3, #7
 8004300:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	609a      	str	r2, [r3, #8]
}
 8004308:	bf00      	nop
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800432e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	021a      	lsls	r2, r3, #8
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	431a      	orrs	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4313      	orrs	r3, r2
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	4313      	orrs	r3, r2
 8004340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	609a      	str	r2, [r3, #8]
}
 8004348:	bf00      	nop
 800434a:	371c      	adds	r7, #28
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <std>:
 800437c:	2300      	movs	r3, #0
 800437e:	b510      	push	{r4, lr}
 8004380:	4604      	mov	r4, r0
 8004382:	e9c0 3300 	strd	r3, r3, [r0]
 8004386:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800438a:	6083      	str	r3, [r0, #8]
 800438c:	8181      	strh	r1, [r0, #12]
 800438e:	6643      	str	r3, [r0, #100]	; 0x64
 8004390:	81c2      	strh	r2, [r0, #14]
 8004392:	6183      	str	r3, [r0, #24]
 8004394:	4619      	mov	r1, r3
 8004396:	2208      	movs	r2, #8
 8004398:	305c      	adds	r0, #92	; 0x5c
 800439a:	f000 f906 	bl	80045aa <memset>
 800439e:	4b0d      	ldr	r3, [pc, #52]	; (80043d4 <std+0x58>)
 80043a0:	6263      	str	r3, [r4, #36]	; 0x24
 80043a2:	4b0d      	ldr	r3, [pc, #52]	; (80043d8 <std+0x5c>)
 80043a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80043a6:	4b0d      	ldr	r3, [pc, #52]	; (80043dc <std+0x60>)
 80043a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80043aa:	4b0d      	ldr	r3, [pc, #52]	; (80043e0 <std+0x64>)
 80043ac:	6323      	str	r3, [r4, #48]	; 0x30
 80043ae:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <std+0x68>)
 80043b0:	6224      	str	r4, [r4, #32]
 80043b2:	429c      	cmp	r4, r3
 80043b4:	d006      	beq.n	80043c4 <std+0x48>
 80043b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80043ba:	4294      	cmp	r4, r2
 80043bc:	d002      	beq.n	80043c4 <std+0x48>
 80043be:	33d0      	adds	r3, #208	; 0xd0
 80043c0:	429c      	cmp	r4, r3
 80043c2:	d105      	bne.n	80043d0 <std+0x54>
 80043c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80043c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043cc:	f000 b966 	b.w	800469c <__retarget_lock_init_recursive>
 80043d0:	bd10      	pop	{r4, pc}
 80043d2:	bf00      	nop
 80043d4:	08004525 	.word	0x08004525
 80043d8:	08004547 	.word	0x08004547
 80043dc:	0800457f 	.word	0x0800457f
 80043e0:	080045a3 	.word	0x080045a3
 80043e4:	200001c4 	.word	0x200001c4

080043e8 <stdio_exit_handler>:
 80043e8:	4a02      	ldr	r2, [pc, #8]	; (80043f4 <stdio_exit_handler+0xc>)
 80043ea:	4903      	ldr	r1, [pc, #12]	; (80043f8 <stdio_exit_handler+0x10>)
 80043ec:	4803      	ldr	r0, [pc, #12]	; (80043fc <stdio_exit_handler+0x14>)
 80043ee:	f000 b869 	b.w	80044c4 <_fwalk_sglue>
 80043f2:	bf00      	nop
 80043f4:	2000000c 	.word	0x2000000c
 80043f8:	08004f49 	.word	0x08004f49
 80043fc:	20000018 	.word	0x20000018

08004400 <cleanup_stdio>:
 8004400:	6841      	ldr	r1, [r0, #4]
 8004402:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <cleanup_stdio+0x34>)
 8004404:	4299      	cmp	r1, r3
 8004406:	b510      	push	{r4, lr}
 8004408:	4604      	mov	r4, r0
 800440a:	d001      	beq.n	8004410 <cleanup_stdio+0x10>
 800440c:	f000 fd9c 	bl	8004f48 <_fflush_r>
 8004410:	68a1      	ldr	r1, [r4, #8]
 8004412:	4b09      	ldr	r3, [pc, #36]	; (8004438 <cleanup_stdio+0x38>)
 8004414:	4299      	cmp	r1, r3
 8004416:	d002      	beq.n	800441e <cleanup_stdio+0x1e>
 8004418:	4620      	mov	r0, r4
 800441a:	f000 fd95 	bl	8004f48 <_fflush_r>
 800441e:	68e1      	ldr	r1, [r4, #12]
 8004420:	4b06      	ldr	r3, [pc, #24]	; (800443c <cleanup_stdio+0x3c>)
 8004422:	4299      	cmp	r1, r3
 8004424:	d004      	beq.n	8004430 <cleanup_stdio+0x30>
 8004426:	4620      	mov	r0, r4
 8004428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800442c:	f000 bd8c 	b.w	8004f48 <_fflush_r>
 8004430:	bd10      	pop	{r4, pc}
 8004432:	bf00      	nop
 8004434:	200001c4 	.word	0x200001c4
 8004438:	2000022c 	.word	0x2000022c
 800443c:	20000294 	.word	0x20000294

08004440 <global_stdio_init.part.0>:
 8004440:	b510      	push	{r4, lr}
 8004442:	4b0b      	ldr	r3, [pc, #44]	; (8004470 <global_stdio_init.part.0+0x30>)
 8004444:	4c0b      	ldr	r4, [pc, #44]	; (8004474 <global_stdio_init.part.0+0x34>)
 8004446:	4a0c      	ldr	r2, [pc, #48]	; (8004478 <global_stdio_init.part.0+0x38>)
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	4620      	mov	r0, r4
 800444c:	2200      	movs	r2, #0
 800444e:	2104      	movs	r1, #4
 8004450:	f7ff ff94 	bl	800437c <std>
 8004454:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004458:	2201      	movs	r2, #1
 800445a:	2109      	movs	r1, #9
 800445c:	f7ff ff8e 	bl	800437c <std>
 8004460:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004464:	2202      	movs	r2, #2
 8004466:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800446a:	2112      	movs	r1, #18
 800446c:	f7ff bf86 	b.w	800437c <std>
 8004470:	200002fc 	.word	0x200002fc
 8004474:	200001c4 	.word	0x200001c4
 8004478:	080043e9 	.word	0x080043e9

0800447c <__sfp_lock_acquire>:
 800447c:	4801      	ldr	r0, [pc, #4]	; (8004484 <__sfp_lock_acquire+0x8>)
 800447e:	f000 b90e 	b.w	800469e <__retarget_lock_acquire_recursive>
 8004482:	bf00      	nop
 8004484:	20000305 	.word	0x20000305

08004488 <__sfp_lock_release>:
 8004488:	4801      	ldr	r0, [pc, #4]	; (8004490 <__sfp_lock_release+0x8>)
 800448a:	f000 b909 	b.w	80046a0 <__retarget_lock_release_recursive>
 800448e:	bf00      	nop
 8004490:	20000305 	.word	0x20000305

08004494 <__sinit>:
 8004494:	b510      	push	{r4, lr}
 8004496:	4604      	mov	r4, r0
 8004498:	f7ff fff0 	bl	800447c <__sfp_lock_acquire>
 800449c:	6a23      	ldr	r3, [r4, #32]
 800449e:	b11b      	cbz	r3, 80044a8 <__sinit+0x14>
 80044a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044a4:	f7ff bff0 	b.w	8004488 <__sfp_lock_release>
 80044a8:	4b04      	ldr	r3, [pc, #16]	; (80044bc <__sinit+0x28>)
 80044aa:	6223      	str	r3, [r4, #32]
 80044ac:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <__sinit+0x2c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1f5      	bne.n	80044a0 <__sinit+0xc>
 80044b4:	f7ff ffc4 	bl	8004440 <global_stdio_init.part.0>
 80044b8:	e7f2      	b.n	80044a0 <__sinit+0xc>
 80044ba:	bf00      	nop
 80044bc:	08004401 	.word	0x08004401
 80044c0:	200002fc 	.word	0x200002fc

080044c4 <_fwalk_sglue>:
 80044c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044c8:	4607      	mov	r7, r0
 80044ca:	4688      	mov	r8, r1
 80044cc:	4614      	mov	r4, r2
 80044ce:	2600      	movs	r6, #0
 80044d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80044d4:	f1b9 0901 	subs.w	r9, r9, #1
 80044d8:	d505      	bpl.n	80044e6 <_fwalk_sglue+0x22>
 80044da:	6824      	ldr	r4, [r4, #0]
 80044dc:	2c00      	cmp	r4, #0
 80044de:	d1f7      	bne.n	80044d0 <_fwalk_sglue+0xc>
 80044e0:	4630      	mov	r0, r6
 80044e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044e6:	89ab      	ldrh	r3, [r5, #12]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d907      	bls.n	80044fc <_fwalk_sglue+0x38>
 80044ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80044f0:	3301      	adds	r3, #1
 80044f2:	d003      	beq.n	80044fc <_fwalk_sglue+0x38>
 80044f4:	4629      	mov	r1, r5
 80044f6:	4638      	mov	r0, r7
 80044f8:	47c0      	blx	r8
 80044fa:	4306      	orrs	r6, r0
 80044fc:	3568      	adds	r5, #104	; 0x68
 80044fe:	e7e9      	b.n	80044d4 <_fwalk_sglue+0x10>

08004500 <iprintf>:
 8004500:	b40f      	push	{r0, r1, r2, r3}
 8004502:	b507      	push	{r0, r1, r2, lr}
 8004504:	4906      	ldr	r1, [pc, #24]	; (8004520 <iprintf+0x20>)
 8004506:	ab04      	add	r3, sp, #16
 8004508:	6808      	ldr	r0, [r1, #0]
 800450a:	f853 2b04 	ldr.w	r2, [r3], #4
 800450e:	6881      	ldr	r1, [r0, #8]
 8004510:	9301      	str	r3, [sp, #4]
 8004512:	f000 f9e9 	bl	80048e8 <_vfiprintf_r>
 8004516:	b003      	add	sp, #12
 8004518:	f85d eb04 	ldr.w	lr, [sp], #4
 800451c:	b004      	add	sp, #16
 800451e:	4770      	bx	lr
 8004520:	20000064 	.word	0x20000064

08004524 <__sread>:
 8004524:	b510      	push	{r4, lr}
 8004526:	460c      	mov	r4, r1
 8004528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800452c:	f000 f868 	bl	8004600 <_read_r>
 8004530:	2800      	cmp	r0, #0
 8004532:	bfab      	itete	ge
 8004534:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004536:	89a3      	ldrhlt	r3, [r4, #12]
 8004538:	181b      	addge	r3, r3, r0
 800453a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800453e:	bfac      	ite	ge
 8004540:	6563      	strge	r3, [r4, #84]	; 0x54
 8004542:	81a3      	strhlt	r3, [r4, #12]
 8004544:	bd10      	pop	{r4, pc}

08004546 <__swrite>:
 8004546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800454a:	461f      	mov	r7, r3
 800454c:	898b      	ldrh	r3, [r1, #12]
 800454e:	05db      	lsls	r3, r3, #23
 8004550:	4605      	mov	r5, r0
 8004552:	460c      	mov	r4, r1
 8004554:	4616      	mov	r6, r2
 8004556:	d505      	bpl.n	8004564 <__swrite+0x1e>
 8004558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800455c:	2302      	movs	r3, #2
 800455e:	2200      	movs	r2, #0
 8004560:	f000 f83c 	bl	80045dc <_lseek_r>
 8004564:	89a3      	ldrh	r3, [r4, #12]
 8004566:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800456a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800456e:	81a3      	strh	r3, [r4, #12]
 8004570:	4632      	mov	r2, r6
 8004572:	463b      	mov	r3, r7
 8004574:	4628      	mov	r0, r5
 8004576:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800457a:	f000 b853 	b.w	8004624 <_write_r>

0800457e <__sseek>:
 800457e:	b510      	push	{r4, lr}
 8004580:	460c      	mov	r4, r1
 8004582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004586:	f000 f829 	bl	80045dc <_lseek_r>
 800458a:	1c43      	adds	r3, r0, #1
 800458c:	89a3      	ldrh	r3, [r4, #12]
 800458e:	bf15      	itete	ne
 8004590:	6560      	strne	r0, [r4, #84]	; 0x54
 8004592:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004596:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800459a:	81a3      	strheq	r3, [r4, #12]
 800459c:	bf18      	it	ne
 800459e:	81a3      	strhne	r3, [r4, #12]
 80045a0:	bd10      	pop	{r4, pc}

080045a2 <__sclose>:
 80045a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045a6:	f000 b809 	b.w	80045bc <_close_r>

080045aa <memset>:
 80045aa:	4402      	add	r2, r0
 80045ac:	4603      	mov	r3, r0
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d100      	bne.n	80045b4 <memset+0xa>
 80045b2:	4770      	bx	lr
 80045b4:	f803 1b01 	strb.w	r1, [r3], #1
 80045b8:	e7f9      	b.n	80045ae <memset+0x4>
	...

080045bc <_close_r>:
 80045bc:	b538      	push	{r3, r4, r5, lr}
 80045be:	4d06      	ldr	r5, [pc, #24]	; (80045d8 <_close_r+0x1c>)
 80045c0:	2300      	movs	r3, #0
 80045c2:	4604      	mov	r4, r0
 80045c4:	4608      	mov	r0, r1
 80045c6:	602b      	str	r3, [r5, #0]
 80045c8:	f7fd fc31 	bl	8001e2e <_close>
 80045cc:	1c43      	adds	r3, r0, #1
 80045ce:	d102      	bne.n	80045d6 <_close_r+0x1a>
 80045d0:	682b      	ldr	r3, [r5, #0]
 80045d2:	b103      	cbz	r3, 80045d6 <_close_r+0x1a>
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	bd38      	pop	{r3, r4, r5, pc}
 80045d8:	20000300 	.word	0x20000300

080045dc <_lseek_r>:
 80045dc:	b538      	push	{r3, r4, r5, lr}
 80045de:	4d07      	ldr	r5, [pc, #28]	; (80045fc <_lseek_r+0x20>)
 80045e0:	4604      	mov	r4, r0
 80045e2:	4608      	mov	r0, r1
 80045e4:	4611      	mov	r1, r2
 80045e6:	2200      	movs	r2, #0
 80045e8:	602a      	str	r2, [r5, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	f7fd fc46 	bl	8001e7c <_lseek>
 80045f0:	1c43      	adds	r3, r0, #1
 80045f2:	d102      	bne.n	80045fa <_lseek_r+0x1e>
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	b103      	cbz	r3, 80045fa <_lseek_r+0x1e>
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	bd38      	pop	{r3, r4, r5, pc}
 80045fc:	20000300 	.word	0x20000300

08004600 <_read_r>:
 8004600:	b538      	push	{r3, r4, r5, lr}
 8004602:	4d07      	ldr	r5, [pc, #28]	; (8004620 <_read_r+0x20>)
 8004604:	4604      	mov	r4, r0
 8004606:	4608      	mov	r0, r1
 8004608:	4611      	mov	r1, r2
 800460a:	2200      	movs	r2, #0
 800460c:	602a      	str	r2, [r5, #0]
 800460e:	461a      	mov	r2, r3
 8004610:	f7fd fbf0 	bl	8001df4 <_read>
 8004614:	1c43      	adds	r3, r0, #1
 8004616:	d102      	bne.n	800461e <_read_r+0x1e>
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	b103      	cbz	r3, 800461e <_read_r+0x1e>
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	bd38      	pop	{r3, r4, r5, pc}
 8004620:	20000300 	.word	0x20000300

08004624 <_write_r>:
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	4d07      	ldr	r5, [pc, #28]	; (8004644 <_write_r+0x20>)
 8004628:	4604      	mov	r4, r0
 800462a:	4608      	mov	r0, r1
 800462c:	4611      	mov	r1, r2
 800462e:	2200      	movs	r2, #0
 8004630:	602a      	str	r2, [r5, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	f7fd fa92 	bl	8001b5c <_write>
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	d102      	bne.n	8004642 <_write_r+0x1e>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	b103      	cbz	r3, 8004642 <_write_r+0x1e>
 8004640:	6023      	str	r3, [r4, #0]
 8004642:	bd38      	pop	{r3, r4, r5, pc}
 8004644:	20000300 	.word	0x20000300

08004648 <__errno>:
 8004648:	4b01      	ldr	r3, [pc, #4]	; (8004650 <__errno+0x8>)
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	20000064 	.word	0x20000064

08004654 <__libc_init_array>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	4d0d      	ldr	r5, [pc, #52]	; (800468c <__libc_init_array+0x38>)
 8004658:	4c0d      	ldr	r4, [pc, #52]	; (8004690 <__libc_init_array+0x3c>)
 800465a:	1b64      	subs	r4, r4, r5
 800465c:	10a4      	asrs	r4, r4, #2
 800465e:	2600      	movs	r6, #0
 8004660:	42a6      	cmp	r6, r4
 8004662:	d109      	bne.n	8004678 <__libc_init_array+0x24>
 8004664:	4d0b      	ldr	r5, [pc, #44]	; (8004694 <__libc_init_array+0x40>)
 8004666:	4c0c      	ldr	r4, [pc, #48]	; (8004698 <__libc_init_array+0x44>)
 8004668:	f001 f858 	bl	800571c <_init>
 800466c:	1b64      	subs	r4, r4, r5
 800466e:	10a4      	asrs	r4, r4, #2
 8004670:	2600      	movs	r6, #0
 8004672:	42a6      	cmp	r6, r4
 8004674:	d105      	bne.n	8004682 <__libc_init_array+0x2e>
 8004676:	bd70      	pop	{r4, r5, r6, pc}
 8004678:	f855 3b04 	ldr.w	r3, [r5], #4
 800467c:	4798      	blx	r3
 800467e:	3601      	adds	r6, #1
 8004680:	e7ee      	b.n	8004660 <__libc_init_array+0xc>
 8004682:	f855 3b04 	ldr.w	r3, [r5], #4
 8004686:	4798      	blx	r3
 8004688:	3601      	adds	r6, #1
 800468a:	e7f2      	b.n	8004672 <__libc_init_array+0x1e>
 800468c:	08005890 	.word	0x08005890
 8004690:	08005890 	.word	0x08005890
 8004694:	08005890 	.word	0x08005890
 8004698:	08005894 	.word	0x08005894

0800469c <__retarget_lock_init_recursive>:
 800469c:	4770      	bx	lr

0800469e <__retarget_lock_acquire_recursive>:
 800469e:	4770      	bx	lr

080046a0 <__retarget_lock_release_recursive>:
 80046a0:	4770      	bx	lr
	...

080046a4 <_free_r>:
 80046a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80046a6:	2900      	cmp	r1, #0
 80046a8:	d044      	beq.n	8004734 <_free_r+0x90>
 80046aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046ae:	9001      	str	r0, [sp, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f1a1 0404 	sub.w	r4, r1, #4
 80046b6:	bfb8      	it	lt
 80046b8:	18e4      	addlt	r4, r4, r3
 80046ba:	f000 f8df 	bl	800487c <__malloc_lock>
 80046be:	4a1e      	ldr	r2, [pc, #120]	; (8004738 <_free_r+0x94>)
 80046c0:	9801      	ldr	r0, [sp, #4]
 80046c2:	6813      	ldr	r3, [r2, #0]
 80046c4:	b933      	cbnz	r3, 80046d4 <_free_r+0x30>
 80046c6:	6063      	str	r3, [r4, #4]
 80046c8:	6014      	str	r4, [r2, #0]
 80046ca:	b003      	add	sp, #12
 80046cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80046d0:	f000 b8da 	b.w	8004888 <__malloc_unlock>
 80046d4:	42a3      	cmp	r3, r4
 80046d6:	d908      	bls.n	80046ea <_free_r+0x46>
 80046d8:	6825      	ldr	r5, [r4, #0]
 80046da:	1961      	adds	r1, r4, r5
 80046dc:	428b      	cmp	r3, r1
 80046de:	bf01      	itttt	eq
 80046e0:	6819      	ldreq	r1, [r3, #0]
 80046e2:	685b      	ldreq	r3, [r3, #4]
 80046e4:	1949      	addeq	r1, r1, r5
 80046e6:	6021      	streq	r1, [r4, #0]
 80046e8:	e7ed      	b.n	80046c6 <_free_r+0x22>
 80046ea:	461a      	mov	r2, r3
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	b10b      	cbz	r3, 80046f4 <_free_r+0x50>
 80046f0:	42a3      	cmp	r3, r4
 80046f2:	d9fa      	bls.n	80046ea <_free_r+0x46>
 80046f4:	6811      	ldr	r1, [r2, #0]
 80046f6:	1855      	adds	r5, r2, r1
 80046f8:	42a5      	cmp	r5, r4
 80046fa:	d10b      	bne.n	8004714 <_free_r+0x70>
 80046fc:	6824      	ldr	r4, [r4, #0]
 80046fe:	4421      	add	r1, r4
 8004700:	1854      	adds	r4, r2, r1
 8004702:	42a3      	cmp	r3, r4
 8004704:	6011      	str	r1, [r2, #0]
 8004706:	d1e0      	bne.n	80046ca <_free_r+0x26>
 8004708:	681c      	ldr	r4, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	6053      	str	r3, [r2, #4]
 800470e:	440c      	add	r4, r1
 8004710:	6014      	str	r4, [r2, #0]
 8004712:	e7da      	b.n	80046ca <_free_r+0x26>
 8004714:	d902      	bls.n	800471c <_free_r+0x78>
 8004716:	230c      	movs	r3, #12
 8004718:	6003      	str	r3, [r0, #0]
 800471a:	e7d6      	b.n	80046ca <_free_r+0x26>
 800471c:	6825      	ldr	r5, [r4, #0]
 800471e:	1961      	adds	r1, r4, r5
 8004720:	428b      	cmp	r3, r1
 8004722:	bf04      	itt	eq
 8004724:	6819      	ldreq	r1, [r3, #0]
 8004726:	685b      	ldreq	r3, [r3, #4]
 8004728:	6063      	str	r3, [r4, #4]
 800472a:	bf04      	itt	eq
 800472c:	1949      	addeq	r1, r1, r5
 800472e:	6021      	streq	r1, [r4, #0]
 8004730:	6054      	str	r4, [r2, #4]
 8004732:	e7ca      	b.n	80046ca <_free_r+0x26>
 8004734:	b003      	add	sp, #12
 8004736:	bd30      	pop	{r4, r5, pc}
 8004738:	20000308 	.word	0x20000308

0800473c <sbrk_aligned>:
 800473c:	b570      	push	{r4, r5, r6, lr}
 800473e:	4e0e      	ldr	r6, [pc, #56]	; (8004778 <sbrk_aligned+0x3c>)
 8004740:	460c      	mov	r4, r1
 8004742:	6831      	ldr	r1, [r6, #0]
 8004744:	4605      	mov	r5, r0
 8004746:	b911      	cbnz	r1, 800474e <sbrk_aligned+0x12>
 8004748:	f000 fcbc 	bl	80050c4 <_sbrk_r>
 800474c:	6030      	str	r0, [r6, #0]
 800474e:	4621      	mov	r1, r4
 8004750:	4628      	mov	r0, r5
 8004752:	f000 fcb7 	bl	80050c4 <_sbrk_r>
 8004756:	1c43      	adds	r3, r0, #1
 8004758:	d00a      	beq.n	8004770 <sbrk_aligned+0x34>
 800475a:	1cc4      	adds	r4, r0, #3
 800475c:	f024 0403 	bic.w	r4, r4, #3
 8004760:	42a0      	cmp	r0, r4
 8004762:	d007      	beq.n	8004774 <sbrk_aligned+0x38>
 8004764:	1a21      	subs	r1, r4, r0
 8004766:	4628      	mov	r0, r5
 8004768:	f000 fcac 	bl	80050c4 <_sbrk_r>
 800476c:	3001      	adds	r0, #1
 800476e:	d101      	bne.n	8004774 <sbrk_aligned+0x38>
 8004770:	f04f 34ff 	mov.w	r4, #4294967295
 8004774:	4620      	mov	r0, r4
 8004776:	bd70      	pop	{r4, r5, r6, pc}
 8004778:	2000030c 	.word	0x2000030c

0800477c <_malloc_r>:
 800477c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004780:	1ccd      	adds	r5, r1, #3
 8004782:	f025 0503 	bic.w	r5, r5, #3
 8004786:	3508      	adds	r5, #8
 8004788:	2d0c      	cmp	r5, #12
 800478a:	bf38      	it	cc
 800478c:	250c      	movcc	r5, #12
 800478e:	2d00      	cmp	r5, #0
 8004790:	4607      	mov	r7, r0
 8004792:	db01      	blt.n	8004798 <_malloc_r+0x1c>
 8004794:	42a9      	cmp	r1, r5
 8004796:	d905      	bls.n	80047a4 <_malloc_r+0x28>
 8004798:	230c      	movs	r3, #12
 800479a:	603b      	str	r3, [r7, #0]
 800479c:	2600      	movs	r6, #0
 800479e:	4630      	mov	r0, r6
 80047a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004878 <_malloc_r+0xfc>
 80047a8:	f000 f868 	bl	800487c <__malloc_lock>
 80047ac:	f8d8 3000 	ldr.w	r3, [r8]
 80047b0:	461c      	mov	r4, r3
 80047b2:	bb5c      	cbnz	r4, 800480c <_malloc_r+0x90>
 80047b4:	4629      	mov	r1, r5
 80047b6:	4638      	mov	r0, r7
 80047b8:	f7ff ffc0 	bl	800473c <sbrk_aligned>
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	4604      	mov	r4, r0
 80047c0:	d155      	bne.n	800486e <_malloc_r+0xf2>
 80047c2:	f8d8 4000 	ldr.w	r4, [r8]
 80047c6:	4626      	mov	r6, r4
 80047c8:	2e00      	cmp	r6, #0
 80047ca:	d145      	bne.n	8004858 <_malloc_r+0xdc>
 80047cc:	2c00      	cmp	r4, #0
 80047ce:	d048      	beq.n	8004862 <_malloc_r+0xe6>
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	4631      	mov	r1, r6
 80047d4:	4638      	mov	r0, r7
 80047d6:	eb04 0903 	add.w	r9, r4, r3
 80047da:	f000 fc73 	bl	80050c4 <_sbrk_r>
 80047de:	4581      	cmp	r9, r0
 80047e0:	d13f      	bne.n	8004862 <_malloc_r+0xe6>
 80047e2:	6821      	ldr	r1, [r4, #0]
 80047e4:	1a6d      	subs	r5, r5, r1
 80047e6:	4629      	mov	r1, r5
 80047e8:	4638      	mov	r0, r7
 80047ea:	f7ff ffa7 	bl	800473c <sbrk_aligned>
 80047ee:	3001      	adds	r0, #1
 80047f0:	d037      	beq.n	8004862 <_malloc_r+0xe6>
 80047f2:	6823      	ldr	r3, [r4, #0]
 80047f4:	442b      	add	r3, r5
 80047f6:	6023      	str	r3, [r4, #0]
 80047f8:	f8d8 3000 	ldr.w	r3, [r8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d038      	beq.n	8004872 <_malloc_r+0xf6>
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	42a2      	cmp	r2, r4
 8004804:	d12b      	bne.n	800485e <_malloc_r+0xe2>
 8004806:	2200      	movs	r2, #0
 8004808:	605a      	str	r2, [r3, #4]
 800480a:	e00f      	b.n	800482c <_malloc_r+0xb0>
 800480c:	6822      	ldr	r2, [r4, #0]
 800480e:	1b52      	subs	r2, r2, r5
 8004810:	d41f      	bmi.n	8004852 <_malloc_r+0xd6>
 8004812:	2a0b      	cmp	r2, #11
 8004814:	d917      	bls.n	8004846 <_malloc_r+0xca>
 8004816:	1961      	adds	r1, r4, r5
 8004818:	42a3      	cmp	r3, r4
 800481a:	6025      	str	r5, [r4, #0]
 800481c:	bf18      	it	ne
 800481e:	6059      	strne	r1, [r3, #4]
 8004820:	6863      	ldr	r3, [r4, #4]
 8004822:	bf08      	it	eq
 8004824:	f8c8 1000 	streq.w	r1, [r8]
 8004828:	5162      	str	r2, [r4, r5]
 800482a:	604b      	str	r3, [r1, #4]
 800482c:	4638      	mov	r0, r7
 800482e:	f104 060b 	add.w	r6, r4, #11
 8004832:	f000 f829 	bl	8004888 <__malloc_unlock>
 8004836:	f026 0607 	bic.w	r6, r6, #7
 800483a:	1d23      	adds	r3, r4, #4
 800483c:	1af2      	subs	r2, r6, r3
 800483e:	d0ae      	beq.n	800479e <_malloc_r+0x22>
 8004840:	1b9b      	subs	r3, r3, r6
 8004842:	50a3      	str	r3, [r4, r2]
 8004844:	e7ab      	b.n	800479e <_malloc_r+0x22>
 8004846:	42a3      	cmp	r3, r4
 8004848:	6862      	ldr	r2, [r4, #4]
 800484a:	d1dd      	bne.n	8004808 <_malloc_r+0x8c>
 800484c:	f8c8 2000 	str.w	r2, [r8]
 8004850:	e7ec      	b.n	800482c <_malloc_r+0xb0>
 8004852:	4623      	mov	r3, r4
 8004854:	6864      	ldr	r4, [r4, #4]
 8004856:	e7ac      	b.n	80047b2 <_malloc_r+0x36>
 8004858:	4634      	mov	r4, r6
 800485a:	6876      	ldr	r6, [r6, #4]
 800485c:	e7b4      	b.n	80047c8 <_malloc_r+0x4c>
 800485e:	4613      	mov	r3, r2
 8004860:	e7cc      	b.n	80047fc <_malloc_r+0x80>
 8004862:	230c      	movs	r3, #12
 8004864:	603b      	str	r3, [r7, #0]
 8004866:	4638      	mov	r0, r7
 8004868:	f000 f80e 	bl	8004888 <__malloc_unlock>
 800486c:	e797      	b.n	800479e <_malloc_r+0x22>
 800486e:	6025      	str	r5, [r4, #0]
 8004870:	e7dc      	b.n	800482c <_malloc_r+0xb0>
 8004872:	605b      	str	r3, [r3, #4]
 8004874:	deff      	udf	#255	; 0xff
 8004876:	bf00      	nop
 8004878:	20000308 	.word	0x20000308

0800487c <__malloc_lock>:
 800487c:	4801      	ldr	r0, [pc, #4]	; (8004884 <__malloc_lock+0x8>)
 800487e:	f7ff bf0e 	b.w	800469e <__retarget_lock_acquire_recursive>
 8004882:	bf00      	nop
 8004884:	20000304 	.word	0x20000304

08004888 <__malloc_unlock>:
 8004888:	4801      	ldr	r0, [pc, #4]	; (8004890 <__malloc_unlock+0x8>)
 800488a:	f7ff bf09 	b.w	80046a0 <__retarget_lock_release_recursive>
 800488e:	bf00      	nop
 8004890:	20000304 	.word	0x20000304

08004894 <__sfputc_r>:
 8004894:	6893      	ldr	r3, [r2, #8]
 8004896:	3b01      	subs	r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	b410      	push	{r4}
 800489c:	6093      	str	r3, [r2, #8]
 800489e:	da08      	bge.n	80048b2 <__sfputc_r+0x1e>
 80048a0:	6994      	ldr	r4, [r2, #24]
 80048a2:	42a3      	cmp	r3, r4
 80048a4:	db01      	blt.n	80048aa <__sfputc_r+0x16>
 80048a6:	290a      	cmp	r1, #10
 80048a8:	d103      	bne.n	80048b2 <__sfputc_r+0x1e>
 80048aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048ae:	f000 bb73 	b.w	8004f98 <__swbuf_r>
 80048b2:	6813      	ldr	r3, [r2, #0]
 80048b4:	1c58      	adds	r0, r3, #1
 80048b6:	6010      	str	r0, [r2, #0]
 80048b8:	7019      	strb	r1, [r3, #0]
 80048ba:	4608      	mov	r0, r1
 80048bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <__sfputs_r>:
 80048c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c4:	4606      	mov	r6, r0
 80048c6:	460f      	mov	r7, r1
 80048c8:	4614      	mov	r4, r2
 80048ca:	18d5      	adds	r5, r2, r3
 80048cc:	42ac      	cmp	r4, r5
 80048ce:	d101      	bne.n	80048d4 <__sfputs_r+0x12>
 80048d0:	2000      	movs	r0, #0
 80048d2:	e007      	b.n	80048e4 <__sfputs_r+0x22>
 80048d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048d8:	463a      	mov	r2, r7
 80048da:	4630      	mov	r0, r6
 80048dc:	f7ff ffda 	bl	8004894 <__sfputc_r>
 80048e0:	1c43      	adds	r3, r0, #1
 80048e2:	d1f3      	bne.n	80048cc <__sfputs_r+0xa>
 80048e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048e8 <_vfiprintf_r>:
 80048e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ec:	460d      	mov	r5, r1
 80048ee:	b09d      	sub	sp, #116	; 0x74
 80048f0:	4614      	mov	r4, r2
 80048f2:	4698      	mov	r8, r3
 80048f4:	4606      	mov	r6, r0
 80048f6:	b118      	cbz	r0, 8004900 <_vfiprintf_r+0x18>
 80048f8:	6a03      	ldr	r3, [r0, #32]
 80048fa:	b90b      	cbnz	r3, 8004900 <_vfiprintf_r+0x18>
 80048fc:	f7ff fdca 	bl	8004494 <__sinit>
 8004900:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004902:	07d9      	lsls	r1, r3, #31
 8004904:	d405      	bmi.n	8004912 <_vfiprintf_r+0x2a>
 8004906:	89ab      	ldrh	r3, [r5, #12]
 8004908:	059a      	lsls	r2, r3, #22
 800490a:	d402      	bmi.n	8004912 <_vfiprintf_r+0x2a>
 800490c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800490e:	f7ff fec6 	bl	800469e <__retarget_lock_acquire_recursive>
 8004912:	89ab      	ldrh	r3, [r5, #12]
 8004914:	071b      	lsls	r3, r3, #28
 8004916:	d501      	bpl.n	800491c <_vfiprintf_r+0x34>
 8004918:	692b      	ldr	r3, [r5, #16]
 800491a:	b99b      	cbnz	r3, 8004944 <_vfiprintf_r+0x5c>
 800491c:	4629      	mov	r1, r5
 800491e:	4630      	mov	r0, r6
 8004920:	f000 fb78 	bl	8005014 <__swsetup_r>
 8004924:	b170      	cbz	r0, 8004944 <_vfiprintf_r+0x5c>
 8004926:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004928:	07dc      	lsls	r4, r3, #31
 800492a:	d504      	bpl.n	8004936 <_vfiprintf_r+0x4e>
 800492c:	f04f 30ff 	mov.w	r0, #4294967295
 8004930:	b01d      	add	sp, #116	; 0x74
 8004932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004936:	89ab      	ldrh	r3, [r5, #12]
 8004938:	0598      	lsls	r0, r3, #22
 800493a:	d4f7      	bmi.n	800492c <_vfiprintf_r+0x44>
 800493c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800493e:	f7ff feaf 	bl	80046a0 <__retarget_lock_release_recursive>
 8004942:	e7f3      	b.n	800492c <_vfiprintf_r+0x44>
 8004944:	2300      	movs	r3, #0
 8004946:	9309      	str	r3, [sp, #36]	; 0x24
 8004948:	2320      	movs	r3, #32
 800494a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800494e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004952:	2330      	movs	r3, #48	; 0x30
 8004954:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004b08 <_vfiprintf_r+0x220>
 8004958:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800495c:	f04f 0901 	mov.w	r9, #1
 8004960:	4623      	mov	r3, r4
 8004962:	469a      	mov	sl, r3
 8004964:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004968:	b10a      	cbz	r2, 800496e <_vfiprintf_r+0x86>
 800496a:	2a25      	cmp	r2, #37	; 0x25
 800496c:	d1f9      	bne.n	8004962 <_vfiprintf_r+0x7a>
 800496e:	ebba 0b04 	subs.w	fp, sl, r4
 8004972:	d00b      	beq.n	800498c <_vfiprintf_r+0xa4>
 8004974:	465b      	mov	r3, fp
 8004976:	4622      	mov	r2, r4
 8004978:	4629      	mov	r1, r5
 800497a:	4630      	mov	r0, r6
 800497c:	f7ff ffa1 	bl	80048c2 <__sfputs_r>
 8004980:	3001      	adds	r0, #1
 8004982:	f000 80a9 	beq.w	8004ad8 <_vfiprintf_r+0x1f0>
 8004986:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004988:	445a      	add	r2, fp
 800498a:	9209      	str	r2, [sp, #36]	; 0x24
 800498c:	f89a 3000 	ldrb.w	r3, [sl]
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 80a1 	beq.w	8004ad8 <_vfiprintf_r+0x1f0>
 8004996:	2300      	movs	r3, #0
 8004998:	f04f 32ff 	mov.w	r2, #4294967295
 800499c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049a0:	f10a 0a01 	add.w	sl, sl, #1
 80049a4:	9304      	str	r3, [sp, #16]
 80049a6:	9307      	str	r3, [sp, #28]
 80049a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049ac:	931a      	str	r3, [sp, #104]	; 0x68
 80049ae:	4654      	mov	r4, sl
 80049b0:	2205      	movs	r2, #5
 80049b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049b6:	4854      	ldr	r0, [pc, #336]	; (8004b08 <_vfiprintf_r+0x220>)
 80049b8:	f7fb fc0a 	bl	80001d0 <memchr>
 80049bc:	9a04      	ldr	r2, [sp, #16]
 80049be:	b9d8      	cbnz	r0, 80049f8 <_vfiprintf_r+0x110>
 80049c0:	06d1      	lsls	r1, r2, #27
 80049c2:	bf44      	itt	mi
 80049c4:	2320      	movmi	r3, #32
 80049c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049ca:	0713      	lsls	r3, r2, #28
 80049cc:	bf44      	itt	mi
 80049ce:	232b      	movmi	r3, #43	; 0x2b
 80049d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049d4:	f89a 3000 	ldrb.w	r3, [sl]
 80049d8:	2b2a      	cmp	r3, #42	; 0x2a
 80049da:	d015      	beq.n	8004a08 <_vfiprintf_r+0x120>
 80049dc:	9a07      	ldr	r2, [sp, #28]
 80049de:	4654      	mov	r4, sl
 80049e0:	2000      	movs	r0, #0
 80049e2:	f04f 0c0a 	mov.w	ip, #10
 80049e6:	4621      	mov	r1, r4
 80049e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049ec:	3b30      	subs	r3, #48	; 0x30
 80049ee:	2b09      	cmp	r3, #9
 80049f0:	d94d      	bls.n	8004a8e <_vfiprintf_r+0x1a6>
 80049f2:	b1b0      	cbz	r0, 8004a22 <_vfiprintf_r+0x13a>
 80049f4:	9207      	str	r2, [sp, #28]
 80049f6:	e014      	b.n	8004a22 <_vfiprintf_r+0x13a>
 80049f8:	eba0 0308 	sub.w	r3, r0, r8
 80049fc:	fa09 f303 	lsl.w	r3, r9, r3
 8004a00:	4313      	orrs	r3, r2
 8004a02:	9304      	str	r3, [sp, #16]
 8004a04:	46a2      	mov	sl, r4
 8004a06:	e7d2      	b.n	80049ae <_vfiprintf_r+0xc6>
 8004a08:	9b03      	ldr	r3, [sp, #12]
 8004a0a:	1d19      	adds	r1, r3, #4
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	9103      	str	r1, [sp, #12]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	bfbb      	ittet	lt
 8004a14:	425b      	neglt	r3, r3
 8004a16:	f042 0202 	orrlt.w	r2, r2, #2
 8004a1a:	9307      	strge	r3, [sp, #28]
 8004a1c:	9307      	strlt	r3, [sp, #28]
 8004a1e:	bfb8      	it	lt
 8004a20:	9204      	strlt	r2, [sp, #16]
 8004a22:	7823      	ldrb	r3, [r4, #0]
 8004a24:	2b2e      	cmp	r3, #46	; 0x2e
 8004a26:	d10c      	bne.n	8004a42 <_vfiprintf_r+0x15a>
 8004a28:	7863      	ldrb	r3, [r4, #1]
 8004a2a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a2c:	d134      	bne.n	8004a98 <_vfiprintf_r+0x1b0>
 8004a2e:	9b03      	ldr	r3, [sp, #12]
 8004a30:	1d1a      	adds	r2, r3, #4
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	9203      	str	r2, [sp, #12]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	bfb8      	it	lt
 8004a3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a3e:	3402      	adds	r4, #2
 8004a40:	9305      	str	r3, [sp, #20]
 8004a42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8004b18 <_vfiprintf_r+0x230>
 8004a46:	7821      	ldrb	r1, [r4, #0]
 8004a48:	2203      	movs	r2, #3
 8004a4a:	4650      	mov	r0, sl
 8004a4c:	f7fb fbc0 	bl	80001d0 <memchr>
 8004a50:	b138      	cbz	r0, 8004a62 <_vfiprintf_r+0x17a>
 8004a52:	9b04      	ldr	r3, [sp, #16]
 8004a54:	eba0 000a 	sub.w	r0, r0, sl
 8004a58:	2240      	movs	r2, #64	; 0x40
 8004a5a:	4082      	lsls	r2, r0
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	3401      	adds	r4, #1
 8004a60:	9304      	str	r3, [sp, #16]
 8004a62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a66:	4829      	ldr	r0, [pc, #164]	; (8004b0c <_vfiprintf_r+0x224>)
 8004a68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a6c:	2206      	movs	r2, #6
 8004a6e:	f7fb fbaf 	bl	80001d0 <memchr>
 8004a72:	2800      	cmp	r0, #0
 8004a74:	d03f      	beq.n	8004af6 <_vfiprintf_r+0x20e>
 8004a76:	4b26      	ldr	r3, [pc, #152]	; (8004b10 <_vfiprintf_r+0x228>)
 8004a78:	bb1b      	cbnz	r3, 8004ac2 <_vfiprintf_r+0x1da>
 8004a7a:	9b03      	ldr	r3, [sp, #12]
 8004a7c:	3307      	adds	r3, #7
 8004a7e:	f023 0307 	bic.w	r3, r3, #7
 8004a82:	3308      	adds	r3, #8
 8004a84:	9303      	str	r3, [sp, #12]
 8004a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a88:	443b      	add	r3, r7
 8004a8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004a8c:	e768      	b.n	8004960 <_vfiprintf_r+0x78>
 8004a8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a92:	460c      	mov	r4, r1
 8004a94:	2001      	movs	r0, #1
 8004a96:	e7a6      	b.n	80049e6 <_vfiprintf_r+0xfe>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	3401      	adds	r4, #1
 8004a9c:	9305      	str	r3, [sp, #20]
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	f04f 0c0a 	mov.w	ip, #10
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004aaa:	3a30      	subs	r2, #48	; 0x30
 8004aac:	2a09      	cmp	r2, #9
 8004aae:	d903      	bls.n	8004ab8 <_vfiprintf_r+0x1d0>
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0c6      	beq.n	8004a42 <_vfiprintf_r+0x15a>
 8004ab4:	9105      	str	r1, [sp, #20]
 8004ab6:	e7c4      	b.n	8004a42 <_vfiprintf_r+0x15a>
 8004ab8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004abc:	4604      	mov	r4, r0
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e7f0      	b.n	8004aa4 <_vfiprintf_r+0x1bc>
 8004ac2:	ab03      	add	r3, sp, #12
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	462a      	mov	r2, r5
 8004ac8:	4b12      	ldr	r3, [pc, #72]	; (8004b14 <_vfiprintf_r+0x22c>)
 8004aca:	a904      	add	r1, sp, #16
 8004acc:	4630      	mov	r0, r6
 8004ace:	f3af 8000 	nop.w
 8004ad2:	4607      	mov	r7, r0
 8004ad4:	1c78      	adds	r0, r7, #1
 8004ad6:	d1d6      	bne.n	8004a86 <_vfiprintf_r+0x19e>
 8004ad8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ada:	07d9      	lsls	r1, r3, #31
 8004adc:	d405      	bmi.n	8004aea <_vfiprintf_r+0x202>
 8004ade:	89ab      	ldrh	r3, [r5, #12]
 8004ae0:	059a      	lsls	r2, r3, #22
 8004ae2:	d402      	bmi.n	8004aea <_vfiprintf_r+0x202>
 8004ae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ae6:	f7ff fddb 	bl	80046a0 <__retarget_lock_release_recursive>
 8004aea:	89ab      	ldrh	r3, [r5, #12]
 8004aec:	065b      	lsls	r3, r3, #25
 8004aee:	f53f af1d 	bmi.w	800492c <_vfiprintf_r+0x44>
 8004af2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004af4:	e71c      	b.n	8004930 <_vfiprintf_r+0x48>
 8004af6:	ab03      	add	r3, sp, #12
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	462a      	mov	r2, r5
 8004afc:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <_vfiprintf_r+0x22c>)
 8004afe:	a904      	add	r1, sp, #16
 8004b00:	4630      	mov	r0, r6
 8004b02:	f000 f879 	bl	8004bf8 <_printf_i>
 8004b06:	e7e4      	b.n	8004ad2 <_vfiprintf_r+0x1ea>
 8004b08:	080057e0 	.word	0x080057e0
 8004b0c:	080057ea 	.word	0x080057ea
 8004b10:	00000000 	.word	0x00000000
 8004b14:	080048c3 	.word	0x080048c3
 8004b18:	080057e6 	.word	0x080057e6

08004b1c <_printf_common>:
 8004b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b20:	4616      	mov	r6, r2
 8004b22:	4699      	mov	r9, r3
 8004b24:	688a      	ldr	r2, [r1, #8]
 8004b26:	690b      	ldr	r3, [r1, #16]
 8004b28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	bfb8      	it	lt
 8004b30:	4613      	movlt	r3, r2
 8004b32:	6033      	str	r3, [r6, #0]
 8004b34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b38:	4607      	mov	r7, r0
 8004b3a:	460c      	mov	r4, r1
 8004b3c:	b10a      	cbz	r2, 8004b42 <_printf_common+0x26>
 8004b3e:	3301      	adds	r3, #1
 8004b40:	6033      	str	r3, [r6, #0]
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	0699      	lsls	r1, r3, #26
 8004b46:	bf42      	ittt	mi
 8004b48:	6833      	ldrmi	r3, [r6, #0]
 8004b4a:	3302      	addmi	r3, #2
 8004b4c:	6033      	strmi	r3, [r6, #0]
 8004b4e:	6825      	ldr	r5, [r4, #0]
 8004b50:	f015 0506 	ands.w	r5, r5, #6
 8004b54:	d106      	bne.n	8004b64 <_printf_common+0x48>
 8004b56:	f104 0a19 	add.w	sl, r4, #25
 8004b5a:	68e3      	ldr	r3, [r4, #12]
 8004b5c:	6832      	ldr	r2, [r6, #0]
 8004b5e:	1a9b      	subs	r3, r3, r2
 8004b60:	42ab      	cmp	r3, r5
 8004b62:	dc26      	bgt.n	8004bb2 <_printf_common+0x96>
 8004b64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b68:	1e13      	subs	r3, r2, #0
 8004b6a:	6822      	ldr	r2, [r4, #0]
 8004b6c:	bf18      	it	ne
 8004b6e:	2301      	movne	r3, #1
 8004b70:	0692      	lsls	r2, r2, #26
 8004b72:	d42b      	bmi.n	8004bcc <_printf_common+0xb0>
 8004b74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b78:	4649      	mov	r1, r9
 8004b7a:	4638      	mov	r0, r7
 8004b7c:	47c0      	blx	r8
 8004b7e:	3001      	adds	r0, #1
 8004b80:	d01e      	beq.n	8004bc0 <_printf_common+0xa4>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	6922      	ldr	r2, [r4, #16]
 8004b86:	f003 0306 	and.w	r3, r3, #6
 8004b8a:	2b04      	cmp	r3, #4
 8004b8c:	bf02      	ittt	eq
 8004b8e:	68e5      	ldreq	r5, [r4, #12]
 8004b90:	6833      	ldreq	r3, [r6, #0]
 8004b92:	1aed      	subeq	r5, r5, r3
 8004b94:	68a3      	ldr	r3, [r4, #8]
 8004b96:	bf0c      	ite	eq
 8004b98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b9c:	2500      	movne	r5, #0
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	bfc4      	itt	gt
 8004ba2:	1a9b      	subgt	r3, r3, r2
 8004ba4:	18ed      	addgt	r5, r5, r3
 8004ba6:	2600      	movs	r6, #0
 8004ba8:	341a      	adds	r4, #26
 8004baa:	42b5      	cmp	r5, r6
 8004bac:	d11a      	bne.n	8004be4 <_printf_common+0xc8>
 8004bae:	2000      	movs	r0, #0
 8004bb0:	e008      	b.n	8004bc4 <_printf_common+0xa8>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	4652      	mov	r2, sl
 8004bb6:	4649      	mov	r1, r9
 8004bb8:	4638      	mov	r0, r7
 8004bba:	47c0      	blx	r8
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	d103      	bne.n	8004bc8 <_printf_common+0xac>
 8004bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bc8:	3501      	adds	r5, #1
 8004bca:	e7c6      	b.n	8004b5a <_printf_common+0x3e>
 8004bcc:	18e1      	adds	r1, r4, r3
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	2030      	movs	r0, #48	; 0x30
 8004bd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bd6:	4422      	add	r2, r4
 8004bd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004be0:	3302      	adds	r3, #2
 8004be2:	e7c7      	b.n	8004b74 <_printf_common+0x58>
 8004be4:	2301      	movs	r3, #1
 8004be6:	4622      	mov	r2, r4
 8004be8:	4649      	mov	r1, r9
 8004bea:	4638      	mov	r0, r7
 8004bec:	47c0      	blx	r8
 8004bee:	3001      	adds	r0, #1
 8004bf0:	d0e6      	beq.n	8004bc0 <_printf_common+0xa4>
 8004bf2:	3601      	adds	r6, #1
 8004bf4:	e7d9      	b.n	8004baa <_printf_common+0x8e>
	...

08004bf8 <_printf_i>:
 8004bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bfc:	7e0f      	ldrb	r7, [r1, #24]
 8004bfe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c00:	2f78      	cmp	r7, #120	; 0x78
 8004c02:	4691      	mov	r9, r2
 8004c04:	4680      	mov	r8, r0
 8004c06:	460c      	mov	r4, r1
 8004c08:	469a      	mov	sl, r3
 8004c0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c0e:	d807      	bhi.n	8004c20 <_printf_i+0x28>
 8004c10:	2f62      	cmp	r7, #98	; 0x62
 8004c12:	d80a      	bhi.n	8004c2a <_printf_i+0x32>
 8004c14:	2f00      	cmp	r7, #0
 8004c16:	f000 80d4 	beq.w	8004dc2 <_printf_i+0x1ca>
 8004c1a:	2f58      	cmp	r7, #88	; 0x58
 8004c1c:	f000 80c0 	beq.w	8004da0 <_printf_i+0x1a8>
 8004c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c28:	e03a      	b.n	8004ca0 <_printf_i+0xa8>
 8004c2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c2e:	2b15      	cmp	r3, #21
 8004c30:	d8f6      	bhi.n	8004c20 <_printf_i+0x28>
 8004c32:	a101      	add	r1, pc, #4	; (adr r1, 8004c38 <_printf_i+0x40>)
 8004c34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c38:	08004c91 	.word	0x08004c91
 8004c3c:	08004ca5 	.word	0x08004ca5
 8004c40:	08004c21 	.word	0x08004c21
 8004c44:	08004c21 	.word	0x08004c21
 8004c48:	08004c21 	.word	0x08004c21
 8004c4c:	08004c21 	.word	0x08004c21
 8004c50:	08004ca5 	.word	0x08004ca5
 8004c54:	08004c21 	.word	0x08004c21
 8004c58:	08004c21 	.word	0x08004c21
 8004c5c:	08004c21 	.word	0x08004c21
 8004c60:	08004c21 	.word	0x08004c21
 8004c64:	08004da9 	.word	0x08004da9
 8004c68:	08004cd1 	.word	0x08004cd1
 8004c6c:	08004d63 	.word	0x08004d63
 8004c70:	08004c21 	.word	0x08004c21
 8004c74:	08004c21 	.word	0x08004c21
 8004c78:	08004dcb 	.word	0x08004dcb
 8004c7c:	08004c21 	.word	0x08004c21
 8004c80:	08004cd1 	.word	0x08004cd1
 8004c84:	08004c21 	.word	0x08004c21
 8004c88:	08004c21 	.word	0x08004c21
 8004c8c:	08004d6b 	.word	0x08004d6b
 8004c90:	682b      	ldr	r3, [r5, #0]
 8004c92:	1d1a      	adds	r2, r3, #4
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	602a      	str	r2, [r5, #0]
 8004c98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e09f      	b.n	8004de4 <_printf_i+0x1ec>
 8004ca4:	6820      	ldr	r0, [r4, #0]
 8004ca6:	682b      	ldr	r3, [r5, #0]
 8004ca8:	0607      	lsls	r7, r0, #24
 8004caa:	f103 0104 	add.w	r1, r3, #4
 8004cae:	6029      	str	r1, [r5, #0]
 8004cb0:	d501      	bpl.n	8004cb6 <_printf_i+0xbe>
 8004cb2:	681e      	ldr	r6, [r3, #0]
 8004cb4:	e003      	b.n	8004cbe <_printf_i+0xc6>
 8004cb6:	0646      	lsls	r6, r0, #25
 8004cb8:	d5fb      	bpl.n	8004cb2 <_printf_i+0xba>
 8004cba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004cbe:	2e00      	cmp	r6, #0
 8004cc0:	da03      	bge.n	8004cca <_printf_i+0xd2>
 8004cc2:	232d      	movs	r3, #45	; 0x2d
 8004cc4:	4276      	negs	r6, r6
 8004cc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cca:	485a      	ldr	r0, [pc, #360]	; (8004e34 <_printf_i+0x23c>)
 8004ccc:	230a      	movs	r3, #10
 8004cce:	e012      	b.n	8004cf6 <_printf_i+0xfe>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	6820      	ldr	r0, [r4, #0]
 8004cd4:	1d19      	adds	r1, r3, #4
 8004cd6:	6029      	str	r1, [r5, #0]
 8004cd8:	0605      	lsls	r5, r0, #24
 8004cda:	d501      	bpl.n	8004ce0 <_printf_i+0xe8>
 8004cdc:	681e      	ldr	r6, [r3, #0]
 8004cde:	e002      	b.n	8004ce6 <_printf_i+0xee>
 8004ce0:	0641      	lsls	r1, r0, #25
 8004ce2:	d5fb      	bpl.n	8004cdc <_printf_i+0xe4>
 8004ce4:	881e      	ldrh	r6, [r3, #0]
 8004ce6:	4853      	ldr	r0, [pc, #332]	; (8004e34 <_printf_i+0x23c>)
 8004ce8:	2f6f      	cmp	r7, #111	; 0x6f
 8004cea:	bf0c      	ite	eq
 8004cec:	2308      	moveq	r3, #8
 8004cee:	230a      	movne	r3, #10
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cf6:	6865      	ldr	r5, [r4, #4]
 8004cf8:	60a5      	str	r5, [r4, #8]
 8004cfa:	2d00      	cmp	r5, #0
 8004cfc:	bfa2      	ittt	ge
 8004cfe:	6821      	ldrge	r1, [r4, #0]
 8004d00:	f021 0104 	bicge.w	r1, r1, #4
 8004d04:	6021      	strge	r1, [r4, #0]
 8004d06:	b90e      	cbnz	r6, 8004d0c <_printf_i+0x114>
 8004d08:	2d00      	cmp	r5, #0
 8004d0a:	d04b      	beq.n	8004da4 <_printf_i+0x1ac>
 8004d0c:	4615      	mov	r5, r2
 8004d0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d12:	fb03 6711 	mls	r7, r3, r1, r6
 8004d16:	5dc7      	ldrb	r7, [r0, r7]
 8004d18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d1c:	4637      	mov	r7, r6
 8004d1e:	42bb      	cmp	r3, r7
 8004d20:	460e      	mov	r6, r1
 8004d22:	d9f4      	bls.n	8004d0e <_printf_i+0x116>
 8004d24:	2b08      	cmp	r3, #8
 8004d26:	d10b      	bne.n	8004d40 <_printf_i+0x148>
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	07de      	lsls	r6, r3, #31
 8004d2c:	d508      	bpl.n	8004d40 <_printf_i+0x148>
 8004d2e:	6923      	ldr	r3, [r4, #16]
 8004d30:	6861      	ldr	r1, [r4, #4]
 8004d32:	4299      	cmp	r1, r3
 8004d34:	bfde      	ittt	le
 8004d36:	2330      	movle	r3, #48	; 0x30
 8004d38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d40:	1b52      	subs	r2, r2, r5
 8004d42:	6122      	str	r2, [r4, #16]
 8004d44:	f8cd a000 	str.w	sl, [sp]
 8004d48:	464b      	mov	r3, r9
 8004d4a:	aa03      	add	r2, sp, #12
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	4640      	mov	r0, r8
 8004d50:	f7ff fee4 	bl	8004b1c <_printf_common>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d14a      	bne.n	8004dee <_printf_i+0x1f6>
 8004d58:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5c:	b004      	add	sp, #16
 8004d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	f043 0320 	orr.w	r3, r3, #32
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	4833      	ldr	r0, [pc, #204]	; (8004e38 <_printf_i+0x240>)
 8004d6c:	2778      	movs	r7, #120	; 0x78
 8004d6e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	6829      	ldr	r1, [r5, #0]
 8004d76:	061f      	lsls	r7, r3, #24
 8004d78:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d7c:	d402      	bmi.n	8004d84 <_printf_i+0x18c>
 8004d7e:	065f      	lsls	r7, r3, #25
 8004d80:	bf48      	it	mi
 8004d82:	b2b6      	uxthmi	r6, r6
 8004d84:	07df      	lsls	r7, r3, #31
 8004d86:	bf48      	it	mi
 8004d88:	f043 0320 	orrmi.w	r3, r3, #32
 8004d8c:	6029      	str	r1, [r5, #0]
 8004d8e:	bf48      	it	mi
 8004d90:	6023      	strmi	r3, [r4, #0]
 8004d92:	b91e      	cbnz	r6, 8004d9c <_printf_i+0x1a4>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	f023 0320 	bic.w	r3, r3, #32
 8004d9a:	6023      	str	r3, [r4, #0]
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	e7a7      	b.n	8004cf0 <_printf_i+0xf8>
 8004da0:	4824      	ldr	r0, [pc, #144]	; (8004e34 <_printf_i+0x23c>)
 8004da2:	e7e4      	b.n	8004d6e <_printf_i+0x176>
 8004da4:	4615      	mov	r5, r2
 8004da6:	e7bd      	b.n	8004d24 <_printf_i+0x12c>
 8004da8:	682b      	ldr	r3, [r5, #0]
 8004daa:	6826      	ldr	r6, [r4, #0]
 8004dac:	6961      	ldr	r1, [r4, #20]
 8004dae:	1d18      	adds	r0, r3, #4
 8004db0:	6028      	str	r0, [r5, #0]
 8004db2:	0635      	lsls	r5, r6, #24
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	d501      	bpl.n	8004dbc <_printf_i+0x1c4>
 8004db8:	6019      	str	r1, [r3, #0]
 8004dba:	e002      	b.n	8004dc2 <_printf_i+0x1ca>
 8004dbc:	0670      	lsls	r0, r6, #25
 8004dbe:	d5fb      	bpl.n	8004db8 <_printf_i+0x1c0>
 8004dc0:	8019      	strh	r1, [r3, #0]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	6123      	str	r3, [r4, #16]
 8004dc6:	4615      	mov	r5, r2
 8004dc8:	e7bc      	b.n	8004d44 <_printf_i+0x14c>
 8004dca:	682b      	ldr	r3, [r5, #0]
 8004dcc:	1d1a      	adds	r2, r3, #4
 8004dce:	602a      	str	r2, [r5, #0]
 8004dd0:	681d      	ldr	r5, [r3, #0]
 8004dd2:	6862      	ldr	r2, [r4, #4]
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f7fb f9fa 	bl	80001d0 <memchr>
 8004ddc:	b108      	cbz	r0, 8004de2 <_printf_i+0x1ea>
 8004dde:	1b40      	subs	r0, r0, r5
 8004de0:	6060      	str	r0, [r4, #4]
 8004de2:	6863      	ldr	r3, [r4, #4]
 8004de4:	6123      	str	r3, [r4, #16]
 8004de6:	2300      	movs	r3, #0
 8004de8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dec:	e7aa      	b.n	8004d44 <_printf_i+0x14c>
 8004dee:	6923      	ldr	r3, [r4, #16]
 8004df0:	462a      	mov	r2, r5
 8004df2:	4649      	mov	r1, r9
 8004df4:	4640      	mov	r0, r8
 8004df6:	47d0      	blx	sl
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d0ad      	beq.n	8004d58 <_printf_i+0x160>
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	079b      	lsls	r3, r3, #30
 8004e00:	d413      	bmi.n	8004e2a <_printf_i+0x232>
 8004e02:	68e0      	ldr	r0, [r4, #12]
 8004e04:	9b03      	ldr	r3, [sp, #12]
 8004e06:	4298      	cmp	r0, r3
 8004e08:	bfb8      	it	lt
 8004e0a:	4618      	movlt	r0, r3
 8004e0c:	e7a6      	b.n	8004d5c <_printf_i+0x164>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	4632      	mov	r2, r6
 8004e12:	4649      	mov	r1, r9
 8004e14:	4640      	mov	r0, r8
 8004e16:	47d0      	blx	sl
 8004e18:	3001      	adds	r0, #1
 8004e1a:	d09d      	beq.n	8004d58 <_printf_i+0x160>
 8004e1c:	3501      	adds	r5, #1
 8004e1e:	68e3      	ldr	r3, [r4, #12]
 8004e20:	9903      	ldr	r1, [sp, #12]
 8004e22:	1a5b      	subs	r3, r3, r1
 8004e24:	42ab      	cmp	r3, r5
 8004e26:	dcf2      	bgt.n	8004e0e <_printf_i+0x216>
 8004e28:	e7eb      	b.n	8004e02 <_printf_i+0x20a>
 8004e2a:	2500      	movs	r5, #0
 8004e2c:	f104 0619 	add.w	r6, r4, #25
 8004e30:	e7f5      	b.n	8004e1e <_printf_i+0x226>
 8004e32:	bf00      	nop
 8004e34:	080057f1 	.word	0x080057f1
 8004e38:	08005802 	.word	0x08005802

08004e3c <__sflush_r>:
 8004e3c:	898a      	ldrh	r2, [r1, #12]
 8004e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e42:	4605      	mov	r5, r0
 8004e44:	0710      	lsls	r0, r2, #28
 8004e46:	460c      	mov	r4, r1
 8004e48:	d458      	bmi.n	8004efc <__sflush_r+0xc0>
 8004e4a:	684b      	ldr	r3, [r1, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	dc05      	bgt.n	8004e5c <__sflush_r+0x20>
 8004e50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	dc02      	bgt.n	8004e5c <__sflush_r+0x20>
 8004e56:	2000      	movs	r0, #0
 8004e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e5e:	2e00      	cmp	r6, #0
 8004e60:	d0f9      	beq.n	8004e56 <__sflush_r+0x1a>
 8004e62:	2300      	movs	r3, #0
 8004e64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e68:	682f      	ldr	r7, [r5, #0]
 8004e6a:	6a21      	ldr	r1, [r4, #32]
 8004e6c:	602b      	str	r3, [r5, #0]
 8004e6e:	d032      	beq.n	8004ed6 <__sflush_r+0x9a>
 8004e70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e72:	89a3      	ldrh	r3, [r4, #12]
 8004e74:	075a      	lsls	r2, r3, #29
 8004e76:	d505      	bpl.n	8004e84 <__sflush_r+0x48>
 8004e78:	6863      	ldr	r3, [r4, #4]
 8004e7a:	1ac0      	subs	r0, r0, r3
 8004e7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e7e:	b10b      	cbz	r3, 8004e84 <__sflush_r+0x48>
 8004e80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e82:	1ac0      	subs	r0, r0, r3
 8004e84:	2300      	movs	r3, #0
 8004e86:	4602      	mov	r2, r0
 8004e88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e8a:	6a21      	ldr	r1, [r4, #32]
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	47b0      	blx	r6
 8004e90:	1c43      	adds	r3, r0, #1
 8004e92:	89a3      	ldrh	r3, [r4, #12]
 8004e94:	d106      	bne.n	8004ea4 <__sflush_r+0x68>
 8004e96:	6829      	ldr	r1, [r5, #0]
 8004e98:	291d      	cmp	r1, #29
 8004e9a:	d82b      	bhi.n	8004ef4 <__sflush_r+0xb8>
 8004e9c:	4a29      	ldr	r2, [pc, #164]	; (8004f44 <__sflush_r+0x108>)
 8004e9e:	410a      	asrs	r2, r1
 8004ea0:	07d6      	lsls	r6, r2, #31
 8004ea2:	d427      	bmi.n	8004ef4 <__sflush_r+0xb8>
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	6062      	str	r2, [r4, #4]
 8004ea8:	04d9      	lsls	r1, r3, #19
 8004eaa:	6922      	ldr	r2, [r4, #16]
 8004eac:	6022      	str	r2, [r4, #0]
 8004eae:	d504      	bpl.n	8004eba <__sflush_r+0x7e>
 8004eb0:	1c42      	adds	r2, r0, #1
 8004eb2:	d101      	bne.n	8004eb8 <__sflush_r+0x7c>
 8004eb4:	682b      	ldr	r3, [r5, #0]
 8004eb6:	b903      	cbnz	r3, 8004eba <__sflush_r+0x7e>
 8004eb8:	6560      	str	r0, [r4, #84]	; 0x54
 8004eba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ebc:	602f      	str	r7, [r5, #0]
 8004ebe:	2900      	cmp	r1, #0
 8004ec0:	d0c9      	beq.n	8004e56 <__sflush_r+0x1a>
 8004ec2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ec6:	4299      	cmp	r1, r3
 8004ec8:	d002      	beq.n	8004ed0 <__sflush_r+0x94>
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f7ff fbea 	bl	80046a4 <_free_r>
 8004ed0:	2000      	movs	r0, #0
 8004ed2:	6360      	str	r0, [r4, #52]	; 0x34
 8004ed4:	e7c0      	b.n	8004e58 <__sflush_r+0x1c>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	4628      	mov	r0, r5
 8004eda:	47b0      	blx	r6
 8004edc:	1c41      	adds	r1, r0, #1
 8004ede:	d1c8      	bne.n	8004e72 <__sflush_r+0x36>
 8004ee0:	682b      	ldr	r3, [r5, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d0c5      	beq.n	8004e72 <__sflush_r+0x36>
 8004ee6:	2b1d      	cmp	r3, #29
 8004ee8:	d001      	beq.n	8004eee <__sflush_r+0xb2>
 8004eea:	2b16      	cmp	r3, #22
 8004eec:	d101      	bne.n	8004ef2 <__sflush_r+0xb6>
 8004eee:	602f      	str	r7, [r5, #0]
 8004ef0:	e7b1      	b.n	8004e56 <__sflush_r+0x1a>
 8004ef2:	89a3      	ldrh	r3, [r4, #12]
 8004ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ef8:	81a3      	strh	r3, [r4, #12]
 8004efa:	e7ad      	b.n	8004e58 <__sflush_r+0x1c>
 8004efc:	690f      	ldr	r7, [r1, #16]
 8004efe:	2f00      	cmp	r7, #0
 8004f00:	d0a9      	beq.n	8004e56 <__sflush_r+0x1a>
 8004f02:	0793      	lsls	r3, r2, #30
 8004f04:	680e      	ldr	r6, [r1, #0]
 8004f06:	bf08      	it	eq
 8004f08:	694b      	ldreq	r3, [r1, #20]
 8004f0a:	600f      	str	r7, [r1, #0]
 8004f0c:	bf18      	it	ne
 8004f0e:	2300      	movne	r3, #0
 8004f10:	eba6 0807 	sub.w	r8, r6, r7
 8004f14:	608b      	str	r3, [r1, #8]
 8004f16:	f1b8 0f00 	cmp.w	r8, #0
 8004f1a:	dd9c      	ble.n	8004e56 <__sflush_r+0x1a>
 8004f1c:	6a21      	ldr	r1, [r4, #32]
 8004f1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004f20:	4643      	mov	r3, r8
 8004f22:	463a      	mov	r2, r7
 8004f24:	4628      	mov	r0, r5
 8004f26:	47b0      	blx	r6
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	dc06      	bgt.n	8004f3a <__sflush_r+0xfe>
 8004f2c:	89a3      	ldrh	r3, [r4, #12]
 8004f2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f32:	81a3      	strh	r3, [r4, #12]
 8004f34:	f04f 30ff 	mov.w	r0, #4294967295
 8004f38:	e78e      	b.n	8004e58 <__sflush_r+0x1c>
 8004f3a:	4407      	add	r7, r0
 8004f3c:	eba8 0800 	sub.w	r8, r8, r0
 8004f40:	e7e9      	b.n	8004f16 <__sflush_r+0xda>
 8004f42:	bf00      	nop
 8004f44:	dfbffffe 	.word	0xdfbffffe

08004f48 <_fflush_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	690b      	ldr	r3, [r1, #16]
 8004f4c:	4605      	mov	r5, r0
 8004f4e:	460c      	mov	r4, r1
 8004f50:	b913      	cbnz	r3, 8004f58 <_fflush_r+0x10>
 8004f52:	2500      	movs	r5, #0
 8004f54:	4628      	mov	r0, r5
 8004f56:	bd38      	pop	{r3, r4, r5, pc}
 8004f58:	b118      	cbz	r0, 8004f62 <_fflush_r+0x1a>
 8004f5a:	6a03      	ldr	r3, [r0, #32]
 8004f5c:	b90b      	cbnz	r3, 8004f62 <_fflush_r+0x1a>
 8004f5e:	f7ff fa99 	bl	8004494 <__sinit>
 8004f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d0f3      	beq.n	8004f52 <_fflush_r+0xa>
 8004f6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004f6c:	07d0      	lsls	r0, r2, #31
 8004f6e:	d404      	bmi.n	8004f7a <_fflush_r+0x32>
 8004f70:	0599      	lsls	r1, r3, #22
 8004f72:	d402      	bmi.n	8004f7a <_fflush_r+0x32>
 8004f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f76:	f7ff fb92 	bl	800469e <__retarget_lock_acquire_recursive>
 8004f7a:	4628      	mov	r0, r5
 8004f7c:	4621      	mov	r1, r4
 8004f7e:	f7ff ff5d 	bl	8004e3c <__sflush_r>
 8004f82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f84:	07da      	lsls	r2, r3, #31
 8004f86:	4605      	mov	r5, r0
 8004f88:	d4e4      	bmi.n	8004f54 <_fflush_r+0xc>
 8004f8a:	89a3      	ldrh	r3, [r4, #12]
 8004f8c:	059b      	lsls	r3, r3, #22
 8004f8e:	d4e1      	bmi.n	8004f54 <_fflush_r+0xc>
 8004f90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f92:	f7ff fb85 	bl	80046a0 <__retarget_lock_release_recursive>
 8004f96:	e7dd      	b.n	8004f54 <_fflush_r+0xc>

08004f98 <__swbuf_r>:
 8004f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9a:	460e      	mov	r6, r1
 8004f9c:	4614      	mov	r4, r2
 8004f9e:	4605      	mov	r5, r0
 8004fa0:	b118      	cbz	r0, 8004faa <__swbuf_r+0x12>
 8004fa2:	6a03      	ldr	r3, [r0, #32]
 8004fa4:	b90b      	cbnz	r3, 8004faa <__swbuf_r+0x12>
 8004fa6:	f7ff fa75 	bl	8004494 <__sinit>
 8004faa:	69a3      	ldr	r3, [r4, #24]
 8004fac:	60a3      	str	r3, [r4, #8]
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	071a      	lsls	r2, r3, #28
 8004fb2:	d525      	bpl.n	8005000 <__swbuf_r+0x68>
 8004fb4:	6923      	ldr	r3, [r4, #16]
 8004fb6:	b31b      	cbz	r3, 8005000 <__swbuf_r+0x68>
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	6922      	ldr	r2, [r4, #16]
 8004fbc:	1a98      	subs	r0, r3, r2
 8004fbe:	6963      	ldr	r3, [r4, #20]
 8004fc0:	b2f6      	uxtb	r6, r6
 8004fc2:	4283      	cmp	r3, r0
 8004fc4:	4637      	mov	r7, r6
 8004fc6:	dc04      	bgt.n	8004fd2 <__swbuf_r+0x3a>
 8004fc8:	4621      	mov	r1, r4
 8004fca:	4628      	mov	r0, r5
 8004fcc:	f7ff ffbc 	bl	8004f48 <_fflush_r>
 8004fd0:	b9e0      	cbnz	r0, 800500c <__swbuf_r+0x74>
 8004fd2:	68a3      	ldr	r3, [r4, #8]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	60a3      	str	r3, [r4, #8]
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	1c5a      	adds	r2, r3, #1
 8004fdc:	6022      	str	r2, [r4, #0]
 8004fde:	701e      	strb	r6, [r3, #0]
 8004fe0:	6962      	ldr	r2, [r4, #20]
 8004fe2:	1c43      	adds	r3, r0, #1
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d004      	beq.n	8004ff2 <__swbuf_r+0x5a>
 8004fe8:	89a3      	ldrh	r3, [r4, #12]
 8004fea:	07db      	lsls	r3, r3, #31
 8004fec:	d506      	bpl.n	8004ffc <__swbuf_r+0x64>
 8004fee:	2e0a      	cmp	r6, #10
 8004ff0:	d104      	bne.n	8004ffc <__swbuf_r+0x64>
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	f7ff ffa7 	bl	8004f48 <_fflush_r>
 8004ffa:	b938      	cbnz	r0, 800500c <__swbuf_r+0x74>
 8004ffc:	4638      	mov	r0, r7
 8004ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005000:	4621      	mov	r1, r4
 8005002:	4628      	mov	r0, r5
 8005004:	f000 f806 	bl	8005014 <__swsetup_r>
 8005008:	2800      	cmp	r0, #0
 800500a:	d0d5      	beq.n	8004fb8 <__swbuf_r+0x20>
 800500c:	f04f 37ff 	mov.w	r7, #4294967295
 8005010:	e7f4      	b.n	8004ffc <__swbuf_r+0x64>
	...

08005014 <__swsetup_r>:
 8005014:	b538      	push	{r3, r4, r5, lr}
 8005016:	4b2a      	ldr	r3, [pc, #168]	; (80050c0 <__swsetup_r+0xac>)
 8005018:	4605      	mov	r5, r0
 800501a:	6818      	ldr	r0, [r3, #0]
 800501c:	460c      	mov	r4, r1
 800501e:	b118      	cbz	r0, 8005028 <__swsetup_r+0x14>
 8005020:	6a03      	ldr	r3, [r0, #32]
 8005022:	b90b      	cbnz	r3, 8005028 <__swsetup_r+0x14>
 8005024:	f7ff fa36 	bl	8004494 <__sinit>
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800502e:	0718      	lsls	r0, r3, #28
 8005030:	d422      	bmi.n	8005078 <__swsetup_r+0x64>
 8005032:	06d9      	lsls	r1, r3, #27
 8005034:	d407      	bmi.n	8005046 <__swsetup_r+0x32>
 8005036:	2309      	movs	r3, #9
 8005038:	602b      	str	r3, [r5, #0]
 800503a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800503e:	81a3      	strh	r3, [r4, #12]
 8005040:	f04f 30ff 	mov.w	r0, #4294967295
 8005044:	e034      	b.n	80050b0 <__swsetup_r+0x9c>
 8005046:	0758      	lsls	r0, r3, #29
 8005048:	d512      	bpl.n	8005070 <__swsetup_r+0x5c>
 800504a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800504c:	b141      	cbz	r1, 8005060 <__swsetup_r+0x4c>
 800504e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005052:	4299      	cmp	r1, r3
 8005054:	d002      	beq.n	800505c <__swsetup_r+0x48>
 8005056:	4628      	mov	r0, r5
 8005058:	f7ff fb24 	bl	80046a4 <_free_r>
 800505c:	2300      	movs	r3, #0
 800505e:	6363      	str	r3, [r4, #52]	; 0x34
 8005060:	89a3      	ldrh	r3, [r4, #12]
 8005062:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	2300      	movs	r3, #0
 800506a:	6063      	str	r3, [r4, #4]
 800506c:	6923      	ldr	r3, [r4, #16]
 800506e:	6023      	str	r3, [r4, #0]
 8005070:	89a3      	ldrh	r3, [r4, #12]
 8005072:	f043 0308 	orr.w	r3, r3, #8
 8005076:	81a3      	strh	r3, [r4, #12]
 8005078:	6923      	ldr	r3, [r4, #16]
 800507a:	b94b      	cbnz	r3, 8005090 <__swsetup_r+0x7c>
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005086:	d003      	beq.n	8005090 <__swsetup_r+0x7c>
 8005088:	4621      	mov	r1, r4
 800508a:	4628      	mov	r0, r5
 800508c:	f000 f850 	bl	8005130 <__smakebuf_r>
 8005090:	89a0      	ldrh	r0, [r4, #12]
 8005092:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005096:	f010 0301 	ands.w	r3, r0, #1
 800509a:	d00a      	beq.n	80050b2 <__swsetup_r+0x9e>
 800509c:	2300      	movs	r3, #0
 800509e:	60a3      	str	r3, [r4, #8]
 80050a0:	6963      	ldr	r3, [r4, #20]
 80050a2:	425b      	negs	r3, r3
 80050a4:	61a3      	str	r3, [r4, #24]
 80050a6:	6923      	ldr	r3, [r4, #16]
 80050a8:	b943      	cbnz	r3, 80050bc <__swsetup_r+0xa8>
 80050aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80050ae:	d1c4      	bne.n	800503a <__swsetup_r+0x26>
 80050b0:	bd38      	pop	{r3, r4, r5, pc}
 80050b2:	0781      	lsls	r1, r0, #30
 80050b4:	bf58      	it	pl
 80050b6:	6963      	ldrpl	r3, [r4, #20]
 80050b8:	60a3      	str	r3, [r4, #8]
 80050ba:	e7f4      	b.n	80050a6 <__swsetup_r+0x92>
 80050bc:	2000      	movs	r0, #0
 80050be:	e7f7      	b.n	80050b0 <__swsetup_r+0x9c>
 80050c0:	20000064 	.word	0x20000064

080050c4 <_sbrk_r>:
 80050c4:	b538      	push	{r3, r4, r5, lr}
 80050c6:	4d06      	ldr	r5, [pc, #24]	; (80050e0 <_sbrk_r+0x1c>)
 80050c8:	2300      	movs	r3, #0
 80050ca:	4604      	mov	r4, r0
 80050cc:	4608      	mov	r0, r1
 80050ce:	602b      	str	r3, [r5, #0]
 80050d0:	f7fc fee2 	bl	8001e98 <_sbrk>
 80050d4:	1c43      	adds	r3, r0, #1
 80050d6:	d102      	bne.n	80050de <_sbrk_r+0x1a>
 80050d8:	682b      	ldr	r3, [r5, #0]
 80050da:	b103      	cbz	r3, 80050de <_sbrk_r+0x1a>
 80050dc:	6023      	str	r3, [r4, #0]
 80050de:	bd38      	pop	{r3, r4, r5, pc}
 80050e0:	20000300 	.word	0x20000300

080050e4 <__swhatbuf_r>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	460c      	mov	r4, r1
 80050e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050ec:	2900      	cmp	r1, #0
 80050ee:	b096      	sub	sp, #88	; 0x58
 80050f0:	4615      	mov	r5, r2
 80050f2:	461e      	mov	r6, r3
 80050f4:	da0d      	bge.n	8005112 <__swhatbuf_r+0x2e>
 80050f6:	89a3      	ldrh	r3, [r4, #12]
 80050f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80050fc:	f04f 0100 	mov.w	r1, #0
 8005100:	bf0c      	ite	eq
 8005102:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005106:	2340      	movne	r3, #64	; 0x40
 8005108:	2000      	movs	r0, #0
 800510a:	6031      	str	r1, [r6, #0]
 800510c:	602b      	str	r3, [r5, #0]
 800510e:	b016      	add	sp, #88	; 0x58
 8005110:	bd70      	pop	{r4, r5, r6, pc}
 8005112:	466a      	mov	r2, sp
 8005114:	f000 f848 	bl	80051a8 <_fstat_r>
 8005118:	2800      	cmp	r0, #0
 800511a:	dbec      	blt.n	80050f6 <__swhatbuf_r+0x12>
 800511c:	9901      	ldr	r1, [sp, #4]
 800511e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005122:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005126:	4259      	negs	r1, r3
 8005128:	4159      	adcs	r1, r3
 800512a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800512e:	e7eb      	b.n	8005108 <__swhatbuf_r+0x24>

08005130 <__smakebuf_r>:
 8005130:	898b      	ldrh	r3, [r1, #12]
 8005132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005134:	079d      	lsls	r5, r3, #30
 8005136:	4606      	mov	r6, r0
 8005138:	460c      	mov	r4, r1
 800513a:	d507      	bpl.n	800514c <__smakebuf_r+0x1c>
 800513c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	6123      	str	r3, [r4, #16]
 8005144:	2301      	movs	r3, #1
 8005146:	6163      	str	r3, [r4, #20]
 8005148:	b002      	add	sp, #8
 800514a:	bd70      	pop	{r4, r5, r6, pc}
 800514c:	ab01      	add	r3, sp, #4
 800514e:	466a      	mov	r2, sp
 8005150:	f7ff ffc8 	bl	80050e4 <__swhatbuf_r>
 8005154:	9900      	ldr	r1, [sp, #0]
 8005156:	4605      	mov	r5, r0
 8005158:	4630      	mov	r0, r6
 800515a:	f7ff fb0f 	bl	800477c <_malloc_r>
 800515e:	b948      	cbnz	r0, 8005174 <__smakebuf_r+0x44>
 8005160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005164:	059a      	lsls	r2, r3, #22
 8005166:	d4ef      	bmi.n	8005148 <__smakebuf_r+0x18>
 8005168:	f023 0303 	bic.w	r3, r3, #3
 800516c:	f043 0302 	orr.w	r3, r3, #2
 8005170:	81a3      	strh	r3, [r4, #12]
 8005172:	e7e3      	b.n	800513c <__smakebuf_r+0xc>
 8005174:	89a3      	ldrh	r3, [r4, #12]
 8005176:	6020      	str	r0, [r4, #0]
 8005178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800517c:	81a3      	strh	r3, [r4, #12]
 800517e:	9b00      	ldr	r3, [sp, #0]
 8005180:	6163      	str	r3, [r4, #20]
 8005182:	9b01      	ldr	r3, [sp, #4]
 8005184:	6120      	str	r0, [r4, #16]
 8005186:	b15b      	cbz	r3, 80051a0 <__smakebuf_r+0x70>
 8005188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800518c:	4630      	mov	r0, r6
 800518e:	f000 f81d 	bl	80051cc <_isatty_r>
 8005192:	b128      	cbz	r0, 80051a0 <__smakebuf_r+0x70>
 8005194:	89a3      	ldrh	r3, [r4, #12]
 8005196:	f023 0303 	bic.w	r3, r3, #3
 800519a:	f043 0301 	orr.w	r3, r3, #1
 800519e:	81a3      	strh	r3, [r4, #12]
 80051a0:	89a3      	ldrh	r3, [r4, #12]
 80051a2:	431d      	orrs	r5, r3
 80051a4:	81a5      	strh	r5, [r4, #12]
 80051a6:	e7cf      	b.n	8005148 <__smakebuf_r+0x18>

080051a8 <_fstat_r>:
 80051a8:	b538      	push	{r3, r4, r5, lr}
 80051aa:	4d07      	ldr	r5, [pc, #28]	; (80051c8 <_fstat_r+0x20>)
 80051ac:	2300      	movs	r3, #0
 80051ae:	4604      	mov	r4, r0
 80051b0:	4608      	mov	r0, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	602b      	str	r3, [r5, #0]
 80051b6:	f7fc fe46 	bl	8001e46 <_fstat>
 80051ba:	1c43      	adds	r3, r0, #1
 80051bc:	d102      	bne.n	80051c4 <_fstat_r+0x1c>
 80051be:	682b      	ldr	r3, [r5, #0]
 80051c0:	b103      	cbz	r3, 80051c4 <_fstat_r+0x1c>
 80051c2:	6023      	str	r3, [r4, #0]
 80051c4:	bd38      	pop	{r3, r4, r5, pc}
 80051c6:	bf00      	nop
 80051c8:	20000300 	.word	0x20000300

080051cc <_isatty_r>:
 80051cc:	b538      	push	{r3, r4, r5, lr}
 80051ce:	4d06      	ldr	r5, [pc, #24]	; (80051e8 <_isatty_r+0x1c>)
 80051d0:	2300      	movs	r3, #0
 80051d2:	4604      	mov	r4, r0
 80051d4:	4608      	mov	r0, r1
 80051d6:	602b      	str	r3, [r5, #0]
 80051d8:	f7fc fe45 	bl	8001e66 <_isatty>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_isatty_r+0x1a>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_isatty_r+0x1a>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	20000300 	.word	0x20000300

080051ec <atan2>:
 80051ec:	f000 b824 	b.w	8005238 <__ieee754_atan2>

080051f0 <sqrtf>:
 80051f0:	b508      	push	{r3, lr}
 80051f2:	ed2d 8b02 	vpush	{d8}
 80051f6:	eeb0 8a40 	vmov.f32	s16, s0
 80051fa:	f000 f817 	bl	800522c <__ieee754_sqrtf>
 80051fe:	eeb4 8a48 	vcmp.f32	s16, s16
 8005202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005206:	d60c      	bvs.n	8005222 <sqrtf+0x32>
 8005208:	eddf 8a07 	vldr	s17, [pc, #28]	; 8005228 <sqrtf+0x38>
 800520c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005214:	d505      	bpl.n	8005222 <sqrtf+0x32>
 8005216:	f7ff fa17 	bl	8004648 <__errno>
 800521a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800521e:	2321      	movs	r3, #33	; 0x21
 8005220:	6003      	str	r3, [r0, #0]
 8005222:	ecbd 8b02 	vpop	{d8}
 8005226:	bd08      	pop	{r3, pc}
 8005228:	00000000 	.word	0x00000000

0800522c <__ieee754_sqrtf>:
 800522c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005230:	4770      	bx	lr
 8005232:	0000      	movs	r0, r0
 8005234:	0000      	movs	r0, r0
	...

08005238 <__ieee754_atan2>:
 8005238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800523c:	ec57 6b11 	vmov	r6, r7, d1
 8005240:	4273      	negs	r3, r6
 8005242:	f8df 817c 	ldr.w	r8, [pc, #380]	; 80053c0 <__ieee754_atan2+0x188>
 8005246:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800524a:	4333      	orrs	r3, r6
 800524c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8005250:	4543      	cmp	r3, r8
 8005252:	ec51 0b10 	vmov	r0, r1, d0
 8005256:	ee11 5a10 	vmov	r5, s2
 800525a:	d80a      	bhi.n	8005272 <__ieee754_atan2+0x3a>
 800525c:	4244      	negs	r4, r0
 800525e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005262:	4304      	orrs	r4, r0
 8005264:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8005268:	4544      	cmp	r4, r8
 800526a:	ee10 9a10 	vmov	r9, s0
 800526e:	468e      	mov	lr, r1
 8005270:	d907      	bls.n	8005282 <__ieee754_atan2+0x4a>
 8005272:	4632      	mov	r2, r6
 8005274:	463b      	mov	r3, r7
 8005276:	f7fb f801 	bl	800027c <__adddf3>
 800527a:	ec41 0b10 	vmov	d0, r0, r1
 800527e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005282:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8005286:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800528a:	4334      	orrs	r4, r6
 800528c:	d103      	bne.n	8005296 <__ieee754_atan2+0x5e>
 800528e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005292:	f000 b899 	b.w	80053c8 <atan>
 8005296:	17bc      	asrs	r4, r7, #30
 8005298:	f004 0402 	and.w	r4, r4, #2
 800529c:	ea53 0909 	orrs.w	r9, r3, r9
 80052a0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80052a4:	d107      	bne.n	80052b6 <__ieee754_atan2+0x7e>
 80052a6:	2c02      	cmp	r4, #2
 80052a8:	d05f      	beq.n	800536a <__ieee754_atan2+0x132>
 80052aa:	2c03      	cmp	r4, #3
 80052ac:	d1e5      	bne.n	800527a <__ieee754_atan2+0x42>
 80052ae:	a140      	add	r1, pc, #256	; (adr r1, 80053b0 <__ieee754_atan2+0x178>)
 80052b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052b4:	e7e1      	b.n	800527a <__ieee754_atan2+0x42>
 80052b6:	4315      	orrs	r5, r2
 80052b8:	d106      	bne.n	80052c8 <__ieee754_atan2+0x90>
 80052ba:	f1be 0f00 	cmp.w	lr, #0
 80052be:	da5f      	bge.n	8005380 <__ieee754_atan2+0x148>
 80052c0:	a13d      	add	r1, pc, #244	; (adr r1, 80053b8 <__ieee754_atan2+0x180>)
 80052c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052c6:	e7d8      	b.n	800527a <__ieee754_atan2+0x42>
 80052c8:	4542      	cmp	r2, r8
 80052ca:	d10f      	bne.n	80052ec <__ieee754_atan2+0xb4>
 80052cc:	4293      	cmp	r3, r2
 80052ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80052d2:	d107      	bne.n	80052e4 <__ieee754_atan2+0xac>
 80052d4:	2c02      	cmp	r4, #2
 80052d6:	d84c      	bhi.n	8005372 <__ieee754_atan2+0x13a>
 80052d8:	4b33      	ldr	r3, [pc, #204]	; (80053a8 <__ieee754_atan2+0x170>)
 80052da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80052de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80052e2:	e7ca      	b.n	800527a <__ieee754_atan2+0x42>
 80052e4:	2c02      	cmp	r4, #2
 80052e6:	d848      	bhi.n	800537a <__ieee754_atan2+0x142>
 80052e8:	4b30      	ldr	r3, [pc, #192]	; (80053ac <__ieee754_atan2+0x174>)
 80052ea:	e7f6      	b.n	80052da <__ieee754_atan2+0xa2>
 80052ec:	4543      	cmp	r3, r8
 80052ee:	d0e4      	beq.n	80052ba <__ieee754_atan2+0x82>
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80052f6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80052fa:	da1e      	bge.n	800533a <__ieee754_atan2+0x102>
 80052fc:	2f00      	cmp	r7, #0
 80052fe:	da01      	bge.n	8005304 <__ieee754_atan2+0xcc>
 8005300:	323c      	adds	r2, #60	; 0x3c
 8005302:	db1e      	blt.n	8005342 <__ieee754_atan2+0x10a>
 8005304:	4632      	mov	r2, r6
 8005306:	463b      	mov	r3, r7
 8005308:	f7fb fa98 	bl	800083c <__aeabi_ddiv>
 800530c:	ec41 0b10 	vmov	d0, r0, r1
 8005310:	f000 f9fa 	bl	8005708 <fabs>
 8005314:	f000 f858 	bl	80053c8 <atan>
 8005318:	ec51 0b10 	vmov	r0, r1, d0
 800531c:	2c01      	cmp	r4, #1
 800531e:	d013      	beq.n	8005348 <__ieee754_atan2+0x110>
 8005320:	2c02      	cmp	r4, #2
 8005322:	d015      	beq.n	8005350 <__ieee754_atan2+0x118>
 8005324:	2c00      	cmp	r4, #0
 8005326:	d0a8      	beq.n	800527a <__ieee754_atan2+0x42>
 8005328:	a317      	add	r3, pc, #92	; (adr r3, 8005388 <__ieee754_atan2+0x150>)
 800532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532e:	f7fa ffa3 	bl	8000278 <__aeabi_dsub>
 8005332:	a317      	add	r3, pc, #92	; (adr r3, 8005390 <__ieee754_atan2+0x158>)
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	e014      	b.n	8005364 <__ieee754_atan2+0x12c>
 800533a:	a117      	add	r1, pc, #92	; (adr r1, 8005398 <__ieee754_atan2+0x160>)
 800533c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005340:	e7ec      	b.n	800531c <__ieee754_atan2+0xe4>
 8005342:	2000      	movs	r0, #0
 8005344:	2100      	movs	r1, #0
 8005346:	e7e9      	b.n	800531c <__ieee754_atan2+0xe4>
 8005348:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800534c:	4619      	mov	r1, r3
 800534e:	e794      	b.n	800527a <__ieee754_atan2+0x42>
 8005350:	a30d      	add	r3, pc, #52	; (adr r3, 8005388 <__ieee754_atan2+0x150>)
 8005352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005356:	f7fa ff8f 	bl	8000278 <__aeabi_dsub>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	a10c      	add	r1, pc, #48	; (adr r1, 8005390 <__ieee754_atan2+0x158>)
 8005360:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005364:	f7fa ff88 	bl	8000278 <__aeabi_dsub>
 8005368:	e787      	b.n	800527a <__ieee754_atan2+0x42>
 800536a:	a109      	add	r1, pc, #36	; (adr r1, 8005390 <__ieee754_atan2+0x158>)
 800536c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005370:	e783      	b.n	800527a <__ieee754_atan2+0x42>
 8005372:	a10b      	add	r1, pc, #44	; (adr r1, 80053a0 <__ieee754_atan2+0x168>)
 8005374:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005378:	e77f      	b.n	800527a <__ieee754_atan2+0x42>
 800537a:	2000      	movs	r0, #0
 800537c:	2100      	movs	r1, #0
 800537e:	e77c      	b.n	800527a <__ieee754_atan2+0x42>
 8005380:	a105      	add	r1, pc, #20	; (adr r1, 8005398 <__ieee754_atan2+0x160>)
 8005382:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005386:	e778      	b.n	800527a <__ieee754_atan2+0x42>
 8005388:	33145c07 	.word	0x33145c07
 800538c:	3ca1a626 	.word	0x3ca1a626
 8005390:	54442d18 	.word	0x54442d18
 8005394:	400921fb 	.word	0x400921fb
 8005398:	54442d18 	.word	0x54442d18
 800539c:	3ff921fb 	.word	0x3ff921fb
 80053a0:	54442d18 	.word	0x54442d18
 80053a4:	3fe921fb 	.word	0x3fe921fb
 80053a8:	08005818 	.word	0x08005818
 80053ac:	08005830 	.word	0x08005830
 80053b0:	54442d18 	.word	0x54442d18
 80053b4:	c00921fb 	.word	0xc00921fb
 80053b8:	54442d18 	.word	0x54442d18
 80053bc:	bff921fb 	.word	0xbff921fb
 80053c0:	7ff00000 	.word	0x7ff00000
 80053c4:	00000000 	.word	0x00000000

080053c8 <atan>:
 80053c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053cc:	ec55 4b10 	vmov	r4, r5, d0
 80053d0:	4bc3      	ldr	r3, [pc, #780]	; (80056e0 <atan+0x318>)
 80053d2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80053d6:	429e      	cmp	r6, r3
 80053d8:	46ab      	mov	fp, r5
 80053da:	dd18      	ble.n	800540e <atan+0x46>
 80053dc:	4bc1      	ldr	r3, [pc, #772]	; (80056e4 <atan+0x31c>)
 80053de:	429e      	cmp	r6, r3
 80053e0:	dc01      	bgt.n	80053e6 <atan+0x1e>
 80053e2:	d109      	bne.n	80053f8 <atan+0x30>
 80053e4:	b144      	cbz	r4, 80053f8 <atan+0x30>
 80053e6:	4622      	mov	r2, r4
 80053e8:	462b      	mov	r3, r5
 80053ea:	4620      	mov	r0, r4
 80053ec:	4629      	mov	r1, r5
 80053ee:	f7fa ff45 	bl	800027c <__adddf3>
 80053f2:	4604      	mov	r4, r0
 80053f4:	460d      	mov	r5, r1
 80053f6:	e006      	b.n	8005406 <atan+0x3e>
 80053f8:	f1bb 0f00 	cmp.w	fp, #0
 80053fc:	f300 8131 	bgt.w	8005662 <atan+0x29a>
 8005400:	a59b      	add	r5, pc, #620	; (adr r5, 8005670 <atan+0x2a8>)
 8005402:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005406:	ec45 4b10 	vmov	d0, r4, r5
 800540a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800540e:	4bb6      	ldr	r3, [pc, #728]	; (80056e8 <atan+0x320>)
 8005410:	429e      	cmp	r6, r3
 8005412:	dc14      	bgt.n	800543e <atan+0x76>
 8005414:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8005418:	429e      	cmp	r6, r3
 800541a:	dc0d      	bgt.n	8005438 <atan+0x70>
 800541c:	a396      	add	r3, pc, #600	; (adr r3, 8005678 <atan+0x2b0>)
 800541e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005422:	ee10 0a10 	vmov	r0, s0
 8005426:	4629      	mov	r1, r5
 8005428:	f7fa ff28 	bl	800027c <__adddf3>
 800542c:	4baf      	ldr	r3, [pc, #700]	; (80056ec <atan+0x324>)
 800542e:	2200      	movs	r2, #0
 8005430:	f7fb fb6a 	bl	8000b08 <__aeabi_dcmpgt>
 8005434:	2800      	cmp	r0, #0
 8005436:	d1e6      	bne.n	8005406 <atan+0x3e>
 8005438:	f04f 3aff 	mov.w	sl, #4294967295
 800543c:	e02b      	b.n	8005496 <atan+0xce>
 800543e:	f000 f963 	bl	8005708 <fabs>
 8005442:	4bab      	ldr	r3, [pc, #684]	; (80056f0 <atan+0x328>)
 8005444:	429e      	cmp	r6, r3
 8005446:	ec55 4b10 	vmov	r4, r5, d0
 800544a:	f300 80bf 	bgt.w	80055cc <atan+0x204>
 800544e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8005452:	429e      	cmp	r6, r3
 8005454:	f300 80a0 	bgt.w	8005598 <atan+0x1d0>
 8005458:	ee10 2a10 	vmov	r2, s0
 800545c:	ee10 0a10 	vmov	r0, s0
 8005460:	462b      	mov	r3, r5
 8005462:	4629      	mov	r1, r5
 8005464:	f7fa ff0a 	bl	800027c <__adddf3>
 8005468:	4ba0      	ldr	r3, [pc, #640]	; (80056ec <atan+0x324>)
 800546a:	2200      	movs	r2, #0
 800546c:	f7fa ff04 	bl	8000278 <__aeabi_dsub>
 8005470:	2200      	movs	r2, #0
 8005472:	4606      	mov	r6, r0
 8005474:	460f      	mov	r7, r1
 8005476:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800547a:	4620      	mov	r0, r4
 800547c:	4629      	mov	r1, r5
 800547e:	f7fa fefd 	bl	800027c <__adddf3>
 8005482:	4602      	mov	r2, r0
 8005484:	460b      	mov	r3, r1
 8005486:	4630      	mov	r0, r6
 8005488:	4639      	mov	r1, r7
 800548a:	f7fb f9d7 	bl	800083c <__aeabi_ddiv>
 800548e:	f04f 0a00 	mov.w	sl, #0
 8005492:	4604      	mov	r4, r0
 8005494:	460d      	mov	r5, r1
 8005496:	4622      	mov	r2, r4
 8005498:	462b      	mov	r3, r5
 800549a:	4620      	mov	r0, r4
 800549c:	4629      	mov	r1, r5
 800549e:	f7fb f8a3 	bl	80005e8 <__aeabi_dmul>
 80054a2:	4602      	mov	r2, r0
 80054a4:	460b      	mov	r3, r1
 80054a6:	4680      	mov	r8, r0
 80054a8:	4689      	mov	r9, r1
 80054aa:	f7fb f89d 	bl	80005e8 <__aeabi_dmul>
 80054ae:	a374      	add	r3, pc, #464	; (adr r3, 8005680 <atan+0x2b8>)
 80054b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b4:	4606      	mov	r6, r0
 80054b6:	460f      	mov	r7, r1
 80054b8:	f7fb f896 	bl	80005e8 <__aeabi_dmul>
 80054bc:	a372      	add	r3, pc, #456	; (adr r3, 8005688 <atan+0x2c0>)
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	f7fa fedb 	bl	800027c <__adddf3>
 80054c6:	4632      	mov	r2, r6
 80054c8:	463b      	mov	r3, r7
 80054ca:	f7fb f88d 	bl	80005e8 <__aeabi_dmul>
 80054ce:	a370      	add	r3, pc, #448	; (adr r3, 8005690 <atan+0x2c8>)
 80054d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d4:	f7fa fed2 	bl	800027c <__adddf3>
 80054d8:	4632      	mov	r2, r6
 80054da:	463b      	mov	r3, r7
 80054dc:	f7fb f884 	bl	80005e8 <__aeabi_dmul>
 80054e0:	a36d      	add	r3, pc, #436	; (adr r3, 8005698 <atan+0x2d0>)
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f7fa fec9 	bl	800027c <__adddf3>
 80054ea:	4632      	mov	r2, r6
 80054ec:	463b      	mov	r3, r7
 80054ee:	f7fb f87b 	bl	80005e8 <__aeabi_dmul>
 80054f2:	a36b      	add	r3, pc, #428	; (adr r3, 80056a0 <atan+0x2d8>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f7fa fec0 	bl	800027c <__adddf3>
 80054fc:	4632      	mov	r2, r6
 80054fe:	463b      	mov	r3, r7
 8005500:	f7fb f872 	bl	80005e8 <__aeabi_dmul>
 8005504:	a368      	add	r3, pc, #416	; (adr r3, 80056a8 <atan+0x2e0>)
 8005506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800550a:	f7fa feb7 	bl	800027c <__adddf3>
 800550e:	4642      	mov	r2, r8
 8005510:	464b      	mov	r3, r9
 8005512:	f7fb f869 	bl	80005e8 <__aeabi_dmul>
 8005516:	a366      	add	r3, pc, #408	; (adr r3, 80056b0 <atan+0x2e8>)
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	4680      	mov	r8, r0
 800551e:	4689      	mov	r9, r1
 8005520:	4630      	mov	r0, r6
 8005522:	4639      	mov	r1, r7
 8005524:	f7fb f860 	bl	80005e8 <__aeabi_dmul>
 8005528:	a363      	add	r3, pc, #396	; (adr r3, 80056b8 <atan+0x2f0>)
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	f7fa fea3 	bl	8000278 <__aeabi_dsub>
 8005532:	4632      	mov	r2, r6
 8005534:	463b      	mov	r3, r7
 8005536:	f7fb f857 	bl	80005e8 <__aeabi_dmul>
 800553a:	a361      	add	r3, pc, #388	; (adr r3, 80056c0 <atan+0x2f8>)
 800553c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005540:	f7fa fe9a 	bl	8000278 <__aeabi_dsub>
 8005544:	4632      	mov	r2, r6
 8005546:	463b      	mov	r3, r7
 8005548:	f7fb f84e 	bl	80005e8 <__aeabi_dmul>
 800554c:	a35e      	add	r3, pc, #376	; (adr r3, 80056c8 <atan+0x300>)
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	f7fa fe91 	bl	8000278 <__aeabi_dsub>
 8005556:	4632      	mov	r2, r6
 8005558:	463b      	mov	r3, r7
 800555a:	f7fb f845 	bl	80005e8 <__aeabi_dmul>
 800555e:	a35c      	add	r3, pc, #368	; (adr r3, 80056d0 <atan+0x308>)
 8005560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005564:	f7fa fe88 	bl	8000278 <__aeabi_dsub>
 8005568:	4632      	mov	r2, r6
 800556a:	463b      	mov	r3, r7
 800556c:	f7fb f83c 	bl	80005e8 <__aeabi_dmul>
 8005570:	4602      	mov	r2, r0
 8005572:	460b      	mov	r3, r1
 8005574:	4640      	mov	r0, r8
 8005576:	4649      	mov	r1, r9
 8005578:	f7fa fe80 	bl	800027c <__adddf3>
 800557c:	4622      	mov	r2, r4
 800557e:	462b      	mov	r3, r5
 8005580:	f7fb f832 	bl	80005e8 <__aeabi_dmul>
 8005584:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	d14b      	bne.n	8005626 <atan+0x25e>
 800558e:	4620      	mov	r0, r4
 8005590:	4629      	mov	r1, r5
 8005592:	f7fa fe71 	bl	8000278 <__aeabi_dsub>
 8005596:	e72c      	b.n	80053f2 <atan+0x2a>
 8005598:	ee10 0a10 	vmov	r0, s0
 800559c:	4b53      	ldr	r3, [pc, #332]	; (80056ec <atan+0x324>)
 800559e:	2200      	movs	r2, #0
 80055a0:	4629      	mov	r1, r5
 80055a2:	f7fa fe69 	bl	8000278 <__aeabi_dsub>
 80055a6:	4b51      	ldr	r3, [pc, #324]	; (80056ec <atan+0x324>)
 80055a8:	4606      	mov	r6, r0
 80055aa:	460f      	mov	r7, r1
 80055ac:	2200      	movs	r2, #0
 80055ae:	4620      	mov	r0, r4
 80055b0:	4629      	mov	r1, r5
 80055b2:	f7fa fe63 	bl	800027c <__adddf3>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	4630      	mov	r0, r6
 80055bc:	4639      	mov	r1, r7
 80055be:	f7fb f93d 	bl	800083c <__aeabi_ddiv>
 80055c2:	f04f 0a01 	mov.w	sl, #1
 80055c6:	4604      	mov	r4, r0
 80055c8:	460d      	mov	r5, r1
 80055ca:	e764      	b.n	8005496 <atan+0xce>
 80055cc:	4b49      	ldr	r3, [pc, #292]	; (80056f4 <atan+0x32c>)
 80055ce:	429e      	cmp	r6, r3
 80055d0:	da1d      	bge.n	800560e <atan+0x246>
 80055d2:	ee10 0a10 	vmov	r0, s0
 80055d6:	4b48      	ldr	r3, [pc, #288]	; (80056f8 <atan+0x330>)
 80055d8:	2200      	movs	r2, #0
 80055da:	4629      	mov	r1, r5
 80055dc:	f7fa fe4c 	bl	8000278 <__aeabi_dsub>
 80055e0:	4b45      	ldr	r3, [pc, #276]	; (80056f8 <atan+0x330>)
 80055e2:	4606      	mov	r6, r0
 80055e4:	460f      	mov	r7, r1
 80055e6:	2200      	movs	r2, #0
 80055e8:	4620      	mov	r0, r4
 80055ea:	4629      	mov	r1, r5
 80055ec:	f7fa fffc 	bl	80005e8 <__aeabi_dmul>
 80055f0:	4b3e      	ldr	r3, [pc, #248]	; (80056ec <atan+0x324>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	f7fa fe42 	bl	800027c <__adddf3>
 80055f8:	4602      	mov	r2, r0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4630      	mov	r0, r6
 80055fe:	4639      	mov	r1, r7
 8005600:	f7fb f91c 	bl	800083c <__aeabi_ddiv>
 8005604:	f04f 0a02 	mov.w	sl, #2
 8005608:	4604      	mov	r4, r0
 800560a:	460d      	mov	r5, r1
 800560c:	e743      	b.n	8005496 <atan+0xce>
 800560e:	462b      	mov	r3, r5
 8005610:	ee10 2a10 	vmov	r2, s0
 8005614:	4939      	ldr	r1, [pc, #228]	; (80056fc <atan+0x334>)
 8005616:	2000      	movs	r0, #0
 8005618:	f7fb f910 	bl	800083c <__aeabi_ddiv>
 800561c:	f04f 0a03 	mov.w	sl, #3
 8005620:	4604      	mov	r4, r0
 8005622:	460d      	mov	r5, r1
 8005624:	e737      	b.n	8005496 <atan+0xce>
 8005626:	4b36      	ldr	r3, [pc, #216]	; (8005700 <atan+0x338>)
 8005628:	4e36      	ldr	r6, [pc, #216]	; (8005704 <atan+0x33c>)
 800562a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005632:	f7fa fe21 	bl	8000278 <__aeabi_dsub>
 8005636:	4622      	mov	r2, r4
 8005638:	462b      	mov	r3, r5
 800563a:	f7fa fe1d 	bl	8000278 <__aeabi_dsub>
 800563e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	e9d6 0100 	ldrd	r0, r1, [r6]
 800564a:	f7fa fe15 	bl	8000278 <__aeabi_dsub>
 800564e:	f1bb 0f00 	cmp.w	fp, #0
 8005652:	4604      	mov	r4, r0
 8005654:	460d      	mov	r5, r1
 8005656:	f6bf aed6 	bge.w	8005406 <atan+0x3e>
 800565a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800565e:	461d      	mov	r5, r3
 8005660:	e6d1      	b.n	8005406 <atan+0x3e>
 8005662:	a51d      	add	r5, pc, #116	; (adr r5, 80056d8 <atan+0x310>)
 8005664:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005668:	e6cd      	b.n	8005406 <atan+0x3e>
 800566a:	bf00      	nop
 800566c:	f3af 8000 	nop.w
 8005670:	54442d18 	.word	0x54442d18
 8005674:	bff921fb 	.word	0xbff921fb
 8005678:	8800759c 	.word	0x8800759c
 800567c:	7e37e43c 	.word	0x7e37e43c
 8005680:	e322da11 	.word	0xe322da11
 8005684:	3f90ad3a 	.word	0x3f90ad3a
 8005688:	24760deb 	.word	0x24760deb
 800568c:	3fa97b4b 	.word	0x3fa97b4b
 8005690:	a0d03d51 	.word	0xa0d03d51
 8005694:	3fb10d66 	.word	0x3fb10d66
 8005698:	c54c206e 	.word	0xc54c206e
 800569c:	3fb745cd 	.word	0x3fb745cd
 80056a0:	920083ff 	.word	0x920083ff
 80056a4:	3fc24924 	.word	0x3fc24924
 80056a8:	5555550d 	.word	0x5555550d
 80056ac:	3fd55555 	.word	0x3fd55555
 80056b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80056b4:	bfa2b444 	.word	0xbfa2b444
 80056b8:	52defd9a 	.word	0x52defd9a
 80056bc:	3fadde2d 	.word	0x3fadde2d
 80056c0:	af749a6d 	.word	0xaf749a6d
 80056c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80056c8:	fe231671 	.word	0xfe231671
 80056cc:	3fbc71c6 	.word	0x3fbc71c6
 80056d0:	9998ebc4 	.word	0x9998ebc4
 80056d4:	3fc99999 	.word	0x3fc99999
 80056d8:	54442d18 	.word	0x54442d18
 80056dc:	3ff921fb 	.word	0x3ff921fb
 80056e0:	440fffff 	.word	0x440fffff
 80056e4:	7ff00000 	.word	0x7ff00000
 80056e8:	3fdbffff 	.word	0x3fdbffff
 80056ec:	3ff00000 	.word	0x3ff00000
 80056f0:	3ff2ffff 	.word	0x3ff2ffff
 80056f4:	40038000 	.word	0x40038000
 80056f8:	3ff80000 	.word	0x3ff80000
 80056fc:	bff00000 	.word	0xbff00000
 8005700:	08005868 	.word	0x08005868
 8005704:	08005848 	.word	0x08005848

08005708 <fabs>:
 8005708:	ec51 0b10 	vmov	r0, r1, d0
 800570c:	ee10 2a10 	vmov	r2, s0
 8005710:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005714:	ec43 2b10 	vmov	d0, r2, r3
 8005718:	4770      	bx	lr
	...

0800571c <_init>:
 800571c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571e:	bf00      	nop
 8005720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005722:	bc08      	pop	{r3}
 8005724:	469e      	mov	lr, r3
 8005726:	4770      	bx	lr

08005728 <_fini>:
 8005728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800572a:	bf00      	nop
 800572c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800572e:	bc08      	pop	{r3}
 8005730:	469e      	mov	lr, r3
 8005732:	4770      	bx	lr
