{"cursor":"4942","size":15,"audio":[],"currentlang":"en","article":"The 'XOP' (eXtended Operations ) instruction set,\nannounced by AMD on May 1, 2009, is an extension to the 128-bit SSE core\ninstructions in the x86 and AMD64 instruction set for the Bulldozer processor\ncore, which was released on October 12, 2011.\n\nXOP is a revision of the SSE5 instruction set proposal announced on August 30,\n2007. This revision makes the binary coding of the proposed new instructions\nmore compatible with Intel's AVX instruction extensions, while the functionality\nof the instructions is unchanged.\n\nThe XOP instructions include:\n* Integer vector multiplyâaccumulate instructions\n* Integer vector horizontal addition\n* Integer vector compare\n* Integer vector shift and rotate instructions\n* Vector byte permutation\n* Vector conditional move instructions\n* Floating-point fraction extraction\n\nThe XOP instruction set is supplemented by the FMA4 (floating-point vector\nmultiplyâaccumulate) and CVT16 (Half-precision floating-point conversion)\ninstruction sets, which were also included in SSE5.\n","linknr":154,"url":"XOP_instruction_set","recorded":1375054901,"links":["/w/index.php?title=XOP_instruction_set&action=edit","/w/index.php?title=XOP_instruction_set&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","#cite_note-Striking-a-balance-1","/wiki/Advanced_Micro_Devices","/wiki/Streaming_SIMD_Extensions","/wiki/X86","/wiki/AMD64","/wiki/Bulldozer_(processor)","#cite_note-2","/wiki/SSE5","/wiki/Intel","/wiki/Advanced_Vector_Extensions","#cite_note-Striking-a-balance-1","/wiki/FMA_instruction_set","/wiki/Multiply%E2%80%93accumulate","/wiki/CVT16_instruction_set","/wiki/Half-precision","/w/index.php?title=XOP_instruction_set&action=edit&section=1","/wiki/Opcode","/wiki/SSE5","/wiki/Intel_Corporation","/wiki/Advanced_Vector_Extensions","/wiki/VEX_prefix","/wiki/Advanced_Vector_Extensions","/wiki/FMA_instruction_set","#cite_note-Striking-a-balance-1","/wiki/Hexadecimal","/wiki/Advanced_Vector_Extensions","#cite_note-3","/wiki/VEX_prefix","/wiki/FMA_instruction_set","#cite_note-4","#cite_note-5","#cite_note-Striking-a-balance-1","/w/index.php?title=XOP_instruction_set&action=edit&section=2","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/FMA4_instruction_set","/wiki/SSE5","/wiki/X86","/w/index.php?title=XOP_instruction_set&action=edit&section=3","#cite_ref-Striking-a-balance_1-0","#cite_ref-Striking-a-balance_1-1","#cite_ref-Striking-a-balance_1-2","#cite_ref-Striking-a-balance_1-3","http://blogs.amd.com/developer/2009/05/06/striking-a-balance/","#cite_ref-2","http://support.amd.com/us/Embedded_TechDocs/43479.pdf","/wiki/AMD","#cite_ref-3","http://www.agner.org/optimize/blog/read.php?i=25","#cite_ref-4","http://softwarecommunity.intel.com/isn/downloads/intelavx/Intel-AVX-Programming-Reference-31943302.pdf","#cite_ref-5","http://software.intel.com/file/10069","/wiki/Template:Multimedia_extensions","/wiki/Template_talk:Multimedia_extensions","//en.wikipedia.org/w/index.php?title=Template:Multimedia_extensions&action=edit","/wiki/Reduced_instruction_set_computing","/wiki/PA-RISC","/wiki/Multimedia_Acceleration_eXtensions","/wiki/SPARC","/wiki/Visual_Instruction_Set","/wiki/MIPS_architecture","/wiki/MDMX","/wiki/MIPS-3D","/wiki/DEC_Alpha","/wiki/DEC_Alpha#Motion_Video_Instructions_.28MVI.29","/wiki/Power_Architecture","/wiki/AltiVec","/wiki/ARM_architecture","/wiki/ARM_architecture#Advanced_SIMD_.28NEON.29","/wiki/X86","/wiki/MMX_(instruction_set)","/wiki/3DNow!","/wiki/Streaming_SIMD_Extensions","/wiki/SSE2","/wiki/SSE3","/wiki/SSSE3","/wiki/SSE4","/wiki/SSE5","/wiki/AES_instruction_set","/wiki/Advanced_Vector_Extensions","/wiki/CVT16_instruction_set","/wiki/FMA_instruction_set","/wiki/X86","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=XOP_instruction_set&oldid=505764996","/wiki/Help:Categories","/wiki/Category:X86_instructions","/wiki/Category:SIMD_computing","/wiki/Category:Advanced_Micro_Devices","/w/index.php?title=Special:UserLogin&returnto=XOP+instruction+set&type=signup","/w/index.php?title=Special:UserLogin&returnto=XOP+instruction+set","/wiki/XOP_instruction_set","/wiki/Talk:XOP_instruction_set","#","/wiki/XOP_instruction_set","/w/index.php?title=XOP_instruction_set&action=edit","/w/index.php?title=XOP_instruction_set&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/XOP_instruction_set","/wiki/Special:RecentChangesLinked/XOP_instruction_set","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=XOP_instruction_set&oldid=505764996","/w/index.php?title=XOP_instruction_set&action=info","//www.wikidata.org/wiki/Q8042372","/w/index.php?title=Special:Cite&page=XOP_instruction_set&id=505764996","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=XOP+instruction+set","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=XOP+instruction+set&oldid=505764996&writer=rl","/w/index.php?title=XOP_instruction_set&printable=yes","#","//www.wikidata.org/wiki/Q8042372#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/XOP_instruction_set","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["processor"],"pdf":["http://support.amd.com/us/Embedded_TechDocs/43479.pdf","http://softwarecommunity.intel.com/isn/downloads/intelavx/Intel-AVX-Programming-Reference-31943302.pdf"],"categories":["X86 instructions","SIMD computing","Advanced Micro Devices"],"headings":["Compatibility issues","See also","References"],"image":["//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["bulldozer","processor"]],"members":["bulldozer"],"related":["Advanced_Micro_Devices","Streaming_SIMD_Extensions","X86","AMD64","Bulldozer_(processor)","SSE5","Intel","Advanced_Vector_Extensions","FMA_instruction_set","Multiply–accumulate","CVT16_instruction_set","Half-precision","Opcode","SSE5","Intel_Corporation","Advanced_Vector_Extensions","VEX_prefix","Advanced_Vector_Extensions","FMA_instruction_set","Hexadecimal","Advanced_Vector_Extensions","VEX_prefix","FMA_instruction_set","Advanced_Vector_Extensions","CVT16_instruction_set","FMA4_instruction_set","SSE5","X86"]}