#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 17:13:09 2020
# Process ID: 7012
# Current directory: K:/FPGA/camera/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19504 K:\FPGA\camera\Camera_Demo\Camera_Demo.xpr
# Log file: K:/FPGA/camera/Camera_Demo/vivado.log
# Journal file: K:/FPGA/camera/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/FPGA/camera/Camera_Demo/Camera_Demo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/camera/Camera_Demo/IP_Core'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/FPGA/LED-IP/Driver-SK6805-IP/Driver_SK6805'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/LED-IP/Driver-SK6805-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'K:/vivado2018/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 788.328 ; gain = 194.613
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "reg". [K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB.v:29]
[Sat Aug  1 17:37:45 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 17:38:46 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 17:39:44 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 17:41:11 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 17:58:03 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 17:58:51 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 18:00:05 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 18:12:33 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 18:13:19 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 18:14:56 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 18:23:31 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 18:25:03 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 18:34:32 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 18:35:46 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 18:36:58 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
update_ip_catalog -delete_ip xilinx.com:user:Driver_SK6805:1.0 -repo_path k:/FPGA/LED-IP/Driver-SK6805-IP
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:user:Driver_SK6805:1.0' from repository 'k:/FPGA/LED-IP/Driver-SK6805-IP' at k:/FPGA/LED-IP/Driver-SK6805-IP/IP.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'k:/FPGA/LED-IP/Driver-SK6805-IP'
close [ open K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v w ]
add_files K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_SK6805.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 19:01:25 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 19:03:51 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 19:05:14 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 20:24:49 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 20:26:03 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 20:27:44 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 20:39:37 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 20:40:31 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 20:42:48 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 21:14:34 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 21:19:33 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 21:20:27 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 21:22:37 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 21:24:18 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 21:29:23 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 21:30:20 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 21:31:58 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 21:55:23 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 21:56:13 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 21:57:25 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 22:11:31 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 22:12:21 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 22:13:37 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 22:19:26 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 22:20:33 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 22:21:57 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 22:30:35 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 22:31:28 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 22:32:45 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 22:36:24 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 22:37:11 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 22:38:37 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Aug  1 22:42:30 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Aug  1 22:43:33 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Aug  1 22:44:41 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 22:49:45 2020...
