
*** Running vivado
    with args -log axi_read.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_read.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_read.tcl -notrace
Command: synth_design -top axi_read -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1467.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_read' [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/imports/src/axi_read.v:17]
	Parameter IMAGE_WIDTH bound to: 192 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 10 - type: integer 
	Parameter FRAME_BUFFER bound to: 1 - type: integer 
	Parameter AXI_S2MM_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter AXI_S2MM_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_S2MM_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_S2MM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_S2MM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_S2MM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_S2MM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_S2MM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_BRUST_CNT bound to: 120 - type: integer 
	Parameter LINE_BRUST_CNT bound to: 12 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_START bound to: 1 - type: integer 
	Parameter READ_TRNS bound to: 2 - type: integer 
	Parameter READ_END bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/imports/src/axi_read.v:74]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/imports/src/axi_read.v:74]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_out' [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.runs/synth_1/.Xil/Vivado-12540-westlife/realtime/axis_fifo_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_out' (1#1) [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.runs/synth_1/.Xil/Vivado-12540-westlife/realtime/axis_fifo_out_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_read' (2#1) [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/imports/src/axi_read.v:17]
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlock driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_aruser[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rid[0]
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rresp[1]
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rresp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.012 ; gain = 43.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1517.367 ; gain = 50.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1517.367 ; gain = 50.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/ip/axis_fifo_out/axis_fifo_out/axis_fifo_out_in_context.xdc] for cell 'video_out'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/sources_1/ip/axis_fifo_out/axis_fifo_out/axis_fifo_out_in_context.xdc] for cell 'video_out'
Parsing XDC File [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1633.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.020 ; gain = 165.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.020 ; gain = 165.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for video_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.020 ; gain = 165.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_read_state_reg' in module 'axi_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                         00000000
              READ_START |                               01 |                         00000001
               READ_TRNS |                               10 |                         00000010
                READ_END |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_read_state_reg' using encoding 'sequential' in module 'axi_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.020 ; gain = 165.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[7] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[6] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[5] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[4] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlen[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arsize[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arburst[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arburst[0] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arlock driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arcache[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_read has port m_axi_mm2s_aruser[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rid[0]
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rresp[1]
WARNING: [Synth 8-3331] design axi_read has unconnected port m_axi_mm2s_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\axi_araddr_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1633.020 ; gain = 165.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2193.215 ; gain = 726.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2360.941 ; gain = 893.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |axis_fifo_out |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |axis_fifo_out |     1|
|2     |BUFG          |     1|
|3     |CARRY8        |     9|
|4     |LUT1          |     2|
|5     |LUT2          |    35|
|6     |LUT3          |     6|
|7     |LUT4          |    15|
|8     |LUT5          |     7|
|9     |LUT6          |     1|
|10    |FDRE          |   100|
|11    |FDSE          |     1|
|12    |IBUF          |    40|
|13    |OBUF          |    95|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   411|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.965 ; gain = 778.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2360.965 ; gain = 893.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 40 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2385.348 ; gain = 1988.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_prj/xilinx_axi/ip_repo/axi_rd/axi_rd/axi_rd.runs/synth_1/axi_read.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_read_utilization_synth.rpt -pb axi_read_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 21:06:11 2024...
