

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 11:11:39 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16535|  16535|  16536|  16536|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  16533|  16533|       166|         16|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    325|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1090|
|Register         |        -|      -|    1580|    813|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2276|   2918|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fadd_32dEe_U2  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U3  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_fmul_32eOg_U4  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_855_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_849_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_1293_p2                 |     +    |      0|  0|   6|           6|           1|
    |tmp_36_fu_921_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_38_fu_975_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_40_fu_1026_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp_42_fu_1079_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_44_fu_1130_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_46_fu_1180_p2              |     +    |      0|  0|   9|           9|           9|
    |tmp_49_fu_1281_p2              |     +    |      0|  0|  10|          10|           9|
    |tmp_50_fu_1312_p2              |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_843_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_861_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp_11_fu_987_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_13_fu_1011_p2              |    or    |      0|  0|  14|          10|           3|
    |tmp_15_fu_1037_p2              |    or    |      0|  0|  14|          10|           3|
    |tmp_17_fu_1061_p2              |    or    |      0|  0|  14|          10|           3|
    |tmp_19_fu_1091_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_21_fu_1115_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_23_fu_1141_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_25_fu_1165_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_27_fu_1191_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_29_fu_1215_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_31_fu_1239_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_33_fu_1263_p2              |    or    |      0|  0|  14|          10|           4|
    |tmp_4_fu_903_p2                |    or    |      0|  0|  14|          10|           1|
    |tmp_7_fu_933_p2                |    or    |      0|  0|  14|          10|           2|
    |tmp_9_fu_957_p2                |    or    |      0|  0|  14|          10|           2|
    |j_mid2_fu_867_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_875_p3           |  select  |      0|  0|   6|           1|           6|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 325|         264|         146|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  160|         17|   32|        544|
    |a_1_Addr_A_orig               |  160|         17|   32|        544|
    |ap_NS_fsm                     |   15|         19|    1|         19|
    |ap_enable_reg_pp0_iter10      |    1|          2|    1|          2|
    |b_0_Addr_A_orig               |  160|         17|   32|        544|
    |b_1_Addr_A_orig               |  160|         17|   32|        544|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_711_p0                 |   32|          7|   32|        224|
    |grp_fu_711_p1                 |  160|         17|   32|        544|
    |grp_fu_716_p0                 |   32|          7|   32|        224|
    |grp_fu_716_p1                 |  160|         17|   32|        544|
    |i_phi_fu_693_p4               |    6|          2|    6|         12|
    |i_reg_689                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_682_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_678        |   11|          2|   11|         22|
    |j_phi_fu_704_p4               |    6|          2|    6|         12|
    |j_reg_700                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1090|        151|  308|       3833|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1610  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1640  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1670  |  32|   0|   32|          0|
    |exitcond_flatten_reg_1323                   |   1|   0|    1|          0|
    |i_reg_689                                   |   6|   0|    6|          0|
    |indvar_flatten_next_reg_1327                |  11|   0|   11|          0|
    |indvar_flatten_reg_678                      |  11|   0|   11|          0|
    |j_1_reg_1830                                |   6|   0|    6|          0|
    |j_mid2_reg_1332                             |   6|   0|    6|          0|
    |j_reg_700                                   |   6|   0|    6|          0|
    |reg_792                                     |  32|   0|   32|          0|
    |reg_797                                     |  32|   0|   32|          0|
    |reg_802                                     |  32|   0|   32|          0|
    |reg_807                                     |  32|   0|   32|          0|
    |reg_812                                     |  32|   0|   32|          0|
    |reg_817                                     |  32|   0|   32|          0|
    |reg_822                                     |  32|   0|   32|          0|
    |reg_827                                     |  32|   0|   32|          0|
    |reg_832                                     |  32|   0|   32|          0|
    |reg_837                                     |  32|   0|   32|          0|
    |tmp_1_14_reg_1895                           |  32|   0|   32|          0|
    |tmp_2_cast4_cast_reg_1444                   |   6|   0|    8|          2|
    |tmp_2_cast4_reg_1564                        |   6|   0|    9|          3|
    |tmp_40_reg_1499                             |   8|   0|    8|          0|
    |tmp_6_10_reg_1820                           |  32|   0|   32|          0|
    |tmp_6_11_reg_1835                           |  32|   0|   32|          0|
    |tmp_6_12_reg_1865                           |  32|   0|   32|          0|
    |tmp_6_13_reg_1875                           |  32|   0|   32|          0|
    |tmp_6_14_reg_1885                           |  32|   0|   32|          0|
    |tmp_6_15_reg_1484                           |  32|   0|   32|          0|
    |tmp_6_16_reg_1519                           |  32|   0|   32|          0|
    |tmp_6_17_reg_1549                           |  32|   0|   32|          0|
    |tmp_6_18_reg_1585                           |  32|   0|   32|          0|
    |tmp_6_19_reg_1615                           |  32|   0|   32|          0|
    |tmp_6_1_reg_1514                            |  32|   0|   32|          0|
    |tmp_6_20_reg_1645                           |  32|   0|   32|          0|
    |tmp_6_21_reg_1675                           |  32|   0|   32|          0|
    |tmp_6_22_reg_1705                           |  32|   0|   32|          0|
    |tmp_6_23_reg_1735                           |  32|   0|   32|          0|
    |tmp_6_24_reg_1765                           |  32|   0|   32|          0|
    |tmp_6_25_reg_1795                           |  32|   0|   32|          0|
    |tmp_6_26_reg_1825                           |  32|   0|   32|          0|
    |tmp_6_27_reg_1850                           |  32|   0|   32|          0|
    |tmp_6_28_reg_1870                           |  32|   0|   32|          0|
    |tmp_6_29_reg_1880                           |  32|   0|   32|          0|
    |tmp_6_2_reg_1544                            |  32|   0|   32|          0|
    |tmp_6_30_reg_1890                           |  32|   0|   32|          0|
    |tmp_6_3_reg_1580                            |  32|   0|   32|          0|
    |tmp_6_4_reg_1610                            |  32|   0|   32|          0|
    |tmp_6_5_reg_1640                            |  32|   0|   32|          0|
    |tmp_6_6_reg_1670                            |  32|   0|   32|          0|
    |tmp_6_7_reg_1700                            |  32|   0|   32|          0|
    |tmp_6_8_reg_1730                            |  32|   0|   32|          0|
    |tmp_6_9_reg_1760                            |  32|   0|   32|          0|
    |tmp_6_reg_1479                              |  32|   0|   32|          0|
    |tmp_6_s_reg_1790                            |  32|   0|   32|          0|
    |tmp_mid2_v_reg_1349                         |   6|   0|    6|          0|
    |tmp_reg_1355                                |   6|   0|   10|          4|
    |exitcond_flatten_reg_1323                   |   0|   1|    1|          0|
    |j_mid2_reg_1332                             |   0|   6|    6|          0|
    |tmp_6_10_reg_1820                           |   0|  32|   32|          0|
    |tmp_6_11_reg_1835                           |   0|  32|   32|          0|
    |tmp_6_12_reg_1865                           |   0|  32|   32|          0|
    |tmp_6_13_reg_1875                           |   0|  32|   32|          0|
    |tmp_6_14_reg_1885                           |   0|  32|   32|          0|
    |tmp_6_15_reg_1484                           |   0|  32|   32|          0|
    |tmp_6_16_reg_1519                           |   0|  32|   32|          0|
    |tmp_6_17_reg_1549                           |   0|  32|   32|          0|
    |tmp_6_18_reg_1585                           |   0|  32|   32|          0|
    |tmp_6_19_reg_1615                           |   0|  32|   32|          0|
    |tmp_6_20_reg_1645                           |   0|  32|   32|          0|
    |tmp_6_21_reg_1675                           |   0|  32|   32|          0|
    |tmp_6_22_reg_1705                           |   0|  32|   32|          0|
    |tmp_6_23_reg_1735                           |   0|  32|   32|          0|
    |tmp_6_24_reg_1765                           |   0|  32|   32|          0|
    |tmp_6_25_reg_1795                           |   0|  32|   32|          0|
    |tmp_6_26_reg_1825                           |   0|  32|   32|          0|
    |tmp_6_27_reg_1850                           |   0|  32|   32|          0|
    |tmp_6_28_reg_1870                           |   0|  32|   32|          0|
    |tmp_6_29_reg_1880                           |   0|  32|   32|          0|
    |tmp_6_30_reg_1890                           |   0|  32|   32|          0|
    |tmp_6_7_reg_1700                            |   0|  32|   32|          0|
    |tmp_6_8_reg_1730                            |   0|  32|   32|          0|
    |tmp_6_9_reg_1760                            |   0|  32|   32|          0|
    |tmp_6_s_reg_1790                            |   0|  32|   32|          0|
    |tmp_mid2_v_reg_1349                         |   0|   6|    6|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1580| 813| 2402|          9|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

