

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Sat Mar 18 14:31:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        iperf_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      171|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        2|      173|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |dualModeEn_c_blk_n     |   9|          2|    1|          2|
    |packetGap_c_blk_n      |   9|          2|    1|          2|
    |pkgWordCount_c_blk_n   |   9|          2|    1|          2|
    |regIpAddress0_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress1_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress2_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress3_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress4_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress5_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress6_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress7_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress8_c_blk_n  |   9|          2|    1|          2|
    |regIpAddress9_c_blk_n  |   9|          2|    1|          2|
    |runExperiment_c_blk_n  |   9|          2|    1|          2|
    |timeInCycles_c_blk_n   |   9|          2|    1|          2|
    |timeInSeconds_c_blk_n  |   9|          2|    1|          2|
    |useConn_c_blk_n        |   9|          2|    1|          2|
    |useIpAddr_c_blk_n      |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 171|         38|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|       entry_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|       entry_proc|  return value|
|runExperiment           |   in|    1|     ap_none|    runExperiment|        scalar|
|runExperiment_c_din     |  out|    1|     ap_fifo|  runExperiment_c|       pointer|
|runExperiment_c_full_n  |   in|    1|     ap_fifo|  runExperiment_c|       pointer|
|runExperiment_c_write   |  out|    1|     ap_fifo|  runExperiment_c|       pointer|
|dualModeEn              |   in|    1|     ap_none|       dualModeEn|        scalar|
|dualModeEn_c_din        |  out|    1|     ap_fifo|     dualModeEn_c|       pointer|
|dualModeEn_c_full_n     |   in|    1|     ap_fifo|     dualModeEn_c|       pointer|
|dualModeEn_c_write      |  out|    1|     ap_fifo|     dualModeEn_c|       pointer|
|useConn                 |   in|   14|     ap_none|          useConn|        scalar|
|useConn_c_din           |  out|   14|     ap_fifo|        useConn_c|       pointer|
|useConn_c_full_n        |   in|    1|     ap_fifo|        useConn_c|       pointer|
|useConn_c_write         |  out|    1|     ap_fifo|        useConn_c|       pointer|
|pkgWordCount            |   in|    8|     ap_none|     pkgWordCount|        scalar|
|pkgWordCount_c_din      |  out|    8|     ap_fifo|   pkgWordCount_c|       pointer|
|pkgWordCount_c_full_n   |   in|    1|     ap_fifo|   pkgWordCount_c|       pointer|
|pkgWordCount_c_write    |  out|    1|     ap_fifo|   pkgWordCount_c|       pointer|
|packetGap               |   in|    8|     ap_none|        packetGap|        scalar|
|packetGap_c_din         |  out|    8|     ap_fifo|      packetGap_c|       pointer|
|packetGap_c_full_n      |   in|    1|     ap_fifo|      packetGap_c|       pointer|
|packetGap_c_write       |  out|    1|     ap_fifo|      packetGap_c|       pointer|
|timeInSeconds           |   in|   32|     ap_none|    timeInSeconds|        scalar|
|timeInSeconds_c_din     |  out|   32|     ap_fifo|  timeInSeconds_c|       pointer|
|timeInSeconds_c_full_n  |   in|    1|     ap_fifo|  timeInSeconds_c|       pointer|
|timeInSeconds_c_write   |  out|    1|     ap_fifo|  timeInSeconds_c|       pointer|
|timeInCycles            |   in|   64|     ap_none|     timeInCycles|        scalar|
|timeInCycles_c_din      |  out|   64|     ap_fifo|   timeInCycles_c|       pointer|
|timeInCycles_c_full_n   |   in|    1|     ap_fifo|   timeInCycles_c|       pointer|
|timeInCycles_c_write    |  out|    1|     ap_fifo|   timeInCycles_c|       pointer|
|useIpAddr               |   in|   16|     ap_none|        useIpAddr|        scalar|
|useIpAddr_c_din         |  out|   16|     ap_fifo|      useIpAddr_c|       pointer|
|useIpAddr_c_full_n      |   in|    1|     ap_fifo|      useIpAddr_c|       pointer|
|useIpAddr_c_write       |  out|    1|     ap_fifo|      useIpAddr_c|       pointer|
|regIpAddress0           |   in|   32|     ap_none|    regIpAddress0|        scalar|
|regIpAddress0_c_din     |  out|   32|     ap_fifo|  regIpAddress0_c|       pointer|
|regIpAddress0_c_full_n  |   in|    1|     ap_fifo|  regIpAddress0_c|       pointer|
|regIpAddress0_c_write   |  out|    1|     ap_fifo|  regIpAddress0_c|       pointer|
|regIpAddress1           |   in|   32|     ap_none|    regIpAddress1|        scalar|
|regIpAddress1_c_din     |  out|   32|     ap_fifo|  regIpAddress1_c|       pointer|
|regIpAddress1_c_full_n  |   in|    1|     ap_fifo|  regIpAddress1_c|       pointer|
|regIpAddress1_c_write   |  out|    1|     ap_fifo|  regIpAddress1_c|       pointer|
|regIpAddress2           |   in|   32|     ap_none|    regIpAddress2|        scalar|
|regIpAddress2_c_din     |  out|   32|     ap_fifo|  regIpAddress2_c|       pointer|
|regIpAddress2_c_full_n  |   in|    1|     ap_fifo|  regIpAddress2_c|       pointer|
|regIpAddress2_c_write   |  out|    1|     ap_fifo|  regIpAddress2_c|       pointer|
|regIpAddress3           |   in|   32|     ap_none|    regIpAddress3|        scalar|
|regIpAddress3_c_din     |  out|   32|     ap_fifo|  regIpAddress3_c|       pointer|
|regIpAddress3_c_full_n  |   in|    1|     ap_fifo|  regIpAddress3_c|       pointer|
|regIpAddress3_c_write   |  out|    1|     ap_fifo|  regIpAddress3_c|       pointer|
|regIpAddress4           |   in|   32|     ap_none|    regIpAddress4|        scalar|
|regIpAddress4_c_din     |  out|   32|     ap_fifo|  regIpAddress4_c|       pointer|
|regIpAddress4_c_full_n  |   in|    1|     ap_fifo|  regIpAddress4_c|       pointer|
|regIpAddress4_c_write   |  out|    1|     ap_fifo|  regIpAddress4_c|       pointer|
|regIpAddress5           |   in|   32|     ap_none|    regIpAddress5|        scalar|
|regIpAddress5_c_din     |  out|   32|     ap_fifo|  regIpAddress5_c|       pointer|
|regIpAddress5_c_full_n  |   in|    1|     ap_fifo|  regIpAddress5_c|       pointer|
|regIpAddress5_c_write   |  out|    1|     ap_fifo|  regIpAddress5_c|       pointer|
|regIpAddress6           |   in|   32|     ap_none|    regIpAddress6|        scalar|
|regIpAddress6_c_din     |  out|   32|     ap_fifo|  regIpAddress6_c|       pointer|
|regIpAddress6_c_full_n  |   in|    1|     ap_fifo|  regIpAddress6_c|       pointer|
|regIpAddress6_c_write   |  out|    1|     ap_fifo|  regIpAddress6_c|       pointer|
|regIpAddress7           |   in|   32|     ap_none|    regIpAddress7|        scalar|
|regIpAddress7_c_din     |  out|   32|     ap_fifo|  regIpAddress7_c|       pointer|
|regIpAddress7_c_full_n  |   in|    1|     ap_fifo|  regIpAddress7_c|       pointer|
|regIpAddress7_c_write   |  out|    1|     ap_fifo|  regIpAddress7_c|       pointer|
|regIpAddress8           |   in|   32|     ap_none|    regIpAddress8|        scalar|
|regIpAddress8_c_din     |  out|   32|     ap_fifo|  regIpAddress8_c|       pointer|
|regIpAddress8_c_full_n  |   in|    1|     ap_fifo|  regIpAddress8_c|       pointer|
|regIpAddress8_c_write   |  out|    1|     ap_fifo|  regIpAddress8_c|       pointer|
|regIpAddress9           |   in|   32|     ap_none|    regIpAddress9|        scalar|
|regIpAddress9_c_din     |  out|   32|     ap_fifo|  regIpAddress9_c|       pointer|
|regIpAddress9_c_full_n  |   in|    1|     ap_fifo|  regIpAddress9_c|       pointer|
|regIpAddress9_c_write   |  out|    1|     ap_fifo|  regIpAddress9_c|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%regIpAddress9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress9"   --->   Operation 3 'read' 'regIpAddress9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%regIpAddress8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress8"   --->   Operation 4 'read' 'regIpAddress8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%regIpAddress7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress7"   --->   Operation 5 'read' 'regIpAddress7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%regIpAddress6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress6"   --->   Operation 6 'read' 'regIpAddress6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%regIpAddress5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress5"   --->   Operation 7 'read' 'regIpAddress5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%regIpAddress4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress4"   --->   Operation 8 'read' 'regIpAddress4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%regIpAddress3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress3"   --->   Operation 9 'read' 'regIpAddress3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%regIpAddress2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress2"   --->   Operation 10 'read' 'regIpAddress2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%regIpAddress1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress1"   --->   Operation 11 'read' 'regIpAddress1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%regIpAddress0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regIpAddress0"   --->   Operation 12 'read' 'regIpAddress0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%useIpAddr_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %useIpAddr"   --->   Operation 13 'read' 'useIpAddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%timeInCycles_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timeInCycles"   --->   Operation 14 'read' 'timeInCycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%timeInSeconds_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %timeInSeconds"   --->   Operation 15 'read' 'timeInSeconds_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%packetGap_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %packetGap"   --->   Operation 16 'read' 'packetGap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pkgWordCount_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pkgWordCount"   --->   Operation 17 'read' 'pkgWordCount_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%useConn_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %useConn"   --->   Operation 18 'read' 'useConn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dualModeEn_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dualModeEn"   --->   Operation 19 'read' 'dualModeEn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%runExperiment_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %runExperiment"   --->   Operation 20 'read' 'runExperiment_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress9_c, i32 %regIpAddress9_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress8_c, i32 %regIpAddress8_read"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress7_c, i32 %regIpAddress7_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress6_c, i32 %regIpAddress6_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress5_c, i32 %regIpAddress5_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress4_c, i32 %regIpAddress4_read"   --->   Operation 31 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress3_c, i32 %regIpAddress3_read"   --->   Operation 33 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress2_c, i32 %regIpAddress2_read"   --->   Operation 35 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress1_c, i32 %regIpAddress1_read"   --->   Operation 37 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regIpAddress0_c, i32 %regIpAddress0_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %useIpAddr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %useIpAddr_c, i16 %useIpAddr_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timeInCycles_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %timeInCycles_c, i64 %timeInCycles_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timeInSeconds_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %timeInSeconds_c, i32 %timeInSeconds_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %packetGap_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %packetGap_c, i8 %packetGap_read"   --->   Operation 47 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pkgWordCount_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %pkgWordCount_c, i8 %pkgWordCount_read"   --->   Operation 49 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %useConn_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i14P0A, i14 %useConn_c, i14 %useConn_read"   --->   Operation 51 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dualModeEn_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %dualModeEn_c, i1 %dualModeEn_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %runExperiment_c, i1 %runExperiment_read"   --->   Operation 55 'write' 'write_ln0' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ runExperiment]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ runExperiment_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dualModeEn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualModeEn_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ useConn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useConn_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pkgWordCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkgWordCount_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ packetGap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packetGap_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ timeInSeconds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timeInSeconds_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ timeInCycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timeInCycles_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ useIpAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useIpAddr_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress1_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress2_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress3_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress4_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress5_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress6_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress7_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress8_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regIpAddress9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regIpAddress9_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00]
regIpAddress9_read (read         ) [ 00]
regIpAddress8_read (read         ) [ 00]
regIpAddress7_read (read         ) [ 00]
regIpAddress6_read (read         ) [ 00]
regIpAddress5_read (read         ) [ 00]
regIpAddress4_read (read         ) [ 00]
regIpAddress3_read (read         ) [ 00]
regIpAddress2_read (read         ) [ 00]
regIpAddress1_read (read         ) [ 00]
regIpAddress0_read (read         ) [ 00]
useIpAddr_read     (read         ) [ 00]
timeInCycles_read  (read         ) [ 00]
timeInSeconds_read (read         ) [ 00]
packetGap_read     (read         ) [ 00]
pkgWordCount_read  (read         ) [ 00]
useConn_read       (read         ) [ 00]
dualModeEn_read    (read         ) [ 00]
runExperiment_read (read         ) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
specinterface_ln0  (specinterface) [ 00]
write_ln0          (write        ) [ 00]
ret_ln0            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="runExperiment">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runExperiment"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="runExperiment_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runExperiment_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dualModeEn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualModeEn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dualModeEn_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualModeEn_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="useConn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useConn"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="useConn_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useConn_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pkgWordCount">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkgWordCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pkgWordCount_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkgWordCount_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="packetGap">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetGap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="packetGap_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetGap_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="timeInSeconds">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeInSeconds"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="timeInSeconds_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeInSeconds_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="timeInCycles">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeInCycles"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="timeInCycles_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeInCycles_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="useIpAddr">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useIpAddr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="useIpAddr_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useIpAddr_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="regIpAddress0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="regIpAddress0_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress0_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="regIpAddress1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="regIpAddress1_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress1_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="regIpAddress2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="regIpAddress2_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress2_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="regIpAddress3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="regIpAddress3_c">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress3_c"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="regIpAddress4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="regIpAddress4_c">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress4_c"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="regIpAddress5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="regIpAddress5_c">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress5_c"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="regIpAddress6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="regIpAddress6_c">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress6_c"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="regIpAddress7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="regIpAddress7_c">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress7_c"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="regIpAddress8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="regIpAddress8_c">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress8_c"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="regIpAddress9">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="regIpAddress9_c">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regIpAddress9_c"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="regIpAddress9_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress9_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="regIpAddress8_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress8_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="regIpAddress7_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress7_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="regIpAddress6_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress6_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="regIpAddress5_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress5_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="regIpAddress4_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress4_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="regIpAddress3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="regIpAddress2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="regIpAddress1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="regIpAddress0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regIpAddress0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="useIpAddr_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="useIpAddr_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="timeInCycles_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timeInCycles_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="timeInSeconds_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timeInSeconds_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="packetGap_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packetGap_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="pkgWordCount_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pkgWordCount_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="useConn_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="useConn_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="dualModeEn_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dualModeEn_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="runExperiment_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="runExperiment_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln0_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln0_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln0_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln0_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln0_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln0_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln0_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln0_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln0_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln0_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln0_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_ln0_write_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="0" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_ln0_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="write_ln0_write_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_ln0_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="14" slack="0"/>
<pin id="341" dir="0" index="2" bw="14" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln0_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="write_ln0_write_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="86" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="86" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="86" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="86" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="86" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="86" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="90" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="92" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="96" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="96" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="98" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="110" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="116" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="62" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="122" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="128" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="134" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="98" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="50" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="140" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="146" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="98" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="152" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="98" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="158" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="164" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="100" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="30" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="170" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="102" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="176" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="98" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="182" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="104" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="188" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="104" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="194" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="106" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="10" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="200" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="108" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="6" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="206" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="108" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="2" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="212" pin="2"/><net_sink comp="354" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: runExperiment_c | {1 }
	Port: dualModeEn_c | {1 }
	Port: useConn_c | {1 }
	Port: pkgWordCount_c | {1 }
	Port: packetGap_c | {1 }
	Port: timeInSeconds_c | {1 }
	Port: timeInCycles_c | {1 }
	Port: useIpAddr_c | {1 }
	Port: regIpAddress0_c | {1 }
	Port: regIpAddress1_c | {1 }
	Port: regIpAddress2_c | {1 }
	Port: regIpAddress3_c | {1 }
	Port: regIpAddress4_c | {1 }
	Port: regIpAddress5_c | {1 }
	Port: regIpAddress6_c | {1 }
	Port: regIpAddress7_c | {1 }
	Port: regIpAddress8_c | {1 }
	Port: regIpAddress9_c | {1 }
 - Input state : 
	Port: entry_proc : runExperiment | {1 }
	Port: entry_proc : runExperiment_c | {}
	Port: entry_proc : dualModeEn | {1 }
	Port: entry_proc : dualModeEn_c | {}
	Port: entry_proc : useConn | {1 }
	Port: entry_proc : useConn_c | {}
	Port: entry_proc : pkgWordCount | {1 }
	Port: entry_proc : pkgWordCount_c | {}
	Port: entry_proc : packetGap | {1 }
	Port: entry_proc : packetGap_c | {}
	Port: entry_proc : timeInSeconds | {1 }
	Port: entry_proc : timeInSeconds_c | {}
	Port: entry_proc : timeInCycles | {1 }
	Port: entry_proc : timeInCycles_c | {}
	Port: entry_proc : useIpAddr | {1 }
	Port: entry_proc : useIpAddr_c | {}
	Port: entry_proc : regIpAddress0 | {1 }
	Port: entry_proc : regIpAddress0_c | {}
	Port: entry_proc : regIpAddress1 | {1 }
	Port: entry_proc : regIpAddress1_c | {}
	Port: entry_proc : regIpAddress2 | {1 }
	Port: entry_proc : regIpAddress2_c | {}
	Port: entry_proc : regIpAddress3 | {1 }
	Port: entry_proc : regIpAddress3_c | {}
	Port: entry_proc : regIpAddress4 | {1 }
	Port: entry_proc : regIpAddress4_c | {}
	Port: entry_proc : regIpAddress5 | {1 }
	Port: entry_proc : regIpAddress5_c | {}
	Port: entry_proc : regIpAddress6 | {1 }
	Port: entry_proc : regIpAddress6_c | {}
	Port: entry_proc : regIpAddress7 | {1 }
	Port: entry_proc : regIpAddress7_c | {}
	Port: entry_proc : regIpAddress8 | {1 }
	Port: entry_proc : regIpAddress8_c | {}
	Port: entry_proc : regIpAddress9 | {1 }
	Port: entry_proc : regIpAddress9_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|          | regIpAddress9_read_read_fu_110 |
|          | regIpAddress8_read_read_fu_116 |
|          | regIpAddress7_read_read_fu_122 |
|          | regIpAddress6_read_read_fu_128 |
|          | regIpAddress5_read_read_fu_134 |
|          | regIpAddress4_read_read_fu_140 |
|          | regIpAddress3_read_read_fu_146 |
|          | regIpAddress2_read_read_fu_152 |
|   read   | regIpAddress1_read_read_fu_158 |
|          | regIpAddress0_read_read_fu_164 |
|          |   useIpAddr_read_read_fu_170   |
|          |  timeInCycles_read_read_fu_176 |
|          | timeInSeconds_read_read_fu_182 |
|          |   packetGap_read_read_fu_188   |
|          |  pkgWordCount_read_read_fu_194 |
|          |    useConn_read_read_fu_200    |
|          |   dualModeEn_read_read_fu_206  |
|          | runExperiment_read_read_fu_212 |
|----------|--------------------------------|
|          |     write_ln0_write_fu_218     |
|          |     write_ln0_write_fu_226     |
|          |     write_ln0_write_fu_234     |
|          |     write_ln0_write_fu_242     |
|          |     write_ln0_write_fu_250     |
|          |     write_ln0_write_fu_258     |
|          |     write_ln0_write_fu_266     |
|          |     write_ln0_write_fu_274     |
|   write  |     write_ln0_write_fu_282     |
|          |     write_ln0_write_fu_290     |
|          |     write_ln0_write_fu_298     |
|          |     write_ln0_write_fu_306     |
|          |     write_ln0_write_fu_314     |
|          |     write_ln0_write_fu_322     |
|          |     write_ln0_write_fu_330     |
|          |     write_ln0_write_fu_338     |
|          |     write_ln0_write_fu_346     |
|          |     write_ln0_write_fu_354     |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
