{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1688873666728 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_AD9481 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ADC_AD9481\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688873666744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688873666784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688873666784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688873666784 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1688873666824 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1688873666824 ""}  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1688873666824 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688873666856 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688873666984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688873666984 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688873666984 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688873666984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688873666992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688873666992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5144 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688873666992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5146 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688873666992 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688873666992 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688873666992 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688873666992 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688873666992 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "ADC_CLK pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"ADC_CLK\" (external output clock of PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } } { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 861 9224 9983 0} { 0 { 0 ""} 0 94 9224 9983 0}  }  } } { "e:/fpga/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } } { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 26 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK } "NODE_NAME" } } { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ADC_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1688873667197 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1gj1 " "Entity dcfifo_1gj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9rf1 " "Entity dcfifo_9rf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688873667430 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1688873667430 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_AD9481.sdc " "Synopsys Design Constraints File file not found: 'ADC_AD9481.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688873667441 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXT_CLK " "Node: EXT_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|EXT_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|FIFO_RD_CLK " "Node: UART:U_UART\|FIFO_RD_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|UART:U_UART|FIFO_RD_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Processing:U_Data_Processing\|trigger " "Node: Data_Processing:U_Data_Processing\|trigger was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688873667441 "|ADC_AD9481|Data_Processing:U_Data_Processing|trigger"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667453 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667453 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1688873667453 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688873667453 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688873667453 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1688873667453 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1688873667453 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688873667453 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1688873667453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node EXT_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 15 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 3079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:U_UART\|FIFO_RD_CLK  " "Automatically promoted node UART:U_UART\|FIFO_RD_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[3\]\[0\] " "Destination node UART:U_UART\|arry\[3\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[3\]\[1\] " "Destination node UART:U_UART\|arry\[3\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[0\] " "Destination node UART:U_UART\|arry\[4\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[1\] " "Destination node UART:U_UART\|arry\[4\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[2\] " "Destination node UART:U_UART\|arry\[4\]\[2\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[3\] " "Destination node UART:U_UART\|arry\[4\]\[3\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[0\] " "Destination node UART:U_UART\|arry\[5\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[1\] " "Destination node UART:U_UART\|arry\[5\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[2\] " "Destination node UART:U_UART\|arry\[5\]\[2\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[3\] " "Destination node UART:U_UART\|arry\[5\]\[3\]" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 11 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|FIFO_RD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Data_Processing:U_Data_Processing\|trigger  " "Automatically promoted node Data_Processing:U_Data_Processing\|trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|trigger_reg " "Destination node Data_Processing:U_Data_Processing\|trigger_reg" {  } { { "src/Data_Processing.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 43 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|always3~0 " "Destination node Data_Processing:U_Data_Processing\|always3~0" {  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 2178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|trigger~7 " "Destination node Data_Processing:U_Data_Processing\|trigger~7" {  } { { "src/Data_Processing.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 25 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 2321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "src/Data_Processing.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 25 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 699 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE  " "Automatically promoted node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector7~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector7~1" {  } { { "src/uart/UART_TX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 37 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector7~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|data\[7\]~0 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|data\[7\]~0" {  } { { "src/uart/UART_TX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 35 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|data[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector2~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector2~1" {  } { { "src/uart/UART_TX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 37 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|comb~0 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|comb~0" {  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\|rdy~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\|rdy~1" {  } { { "src/uart/UART_RX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_RX.v" 15 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|rdy~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "src/uart/UART_TX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 33 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_RST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node EXT_RST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HS_AD9481_IN:HS_AD9481_IN_u1\|rdreq_sig~0 " "Destination node HS_AD9481_IN:HS_AD9481_IN_u1\|rdreq_sig~0" {  } { { "src/HS_AD9481_IN.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 27 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HS_AD9481_IN:HS_AD9481_IN_u1|rdreq_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_PDWN~output " "Destination node ADC_PDWN~output" {  } { { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 28 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_PDWN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 14 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_RST_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 4453 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 3577 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688873667525 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 4011 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688873667525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688873667845 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688873667845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688873667853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688873667853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688873667853 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688873667861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688873667861 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688873667861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688873667893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1688873667893 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688873667893 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 clk\[1\] ADC_CLK~output " "PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"ADC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "lpm/pll_m.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } } { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } } { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1688873667909 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688873667933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688873668420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688873668700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688873668708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688873669076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688873669076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688873669436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1688873670367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688873670367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688873670519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1688873670527 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1688873670527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688873670527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1688873670559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688873670607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688873670799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688873670839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688873671079 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688873671495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.fit.smsg " "Generated suppressed messages file D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688873671843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5449 " "Peak virtual memory: 5449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688873672351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 11:34:32 2023 " "Processing ended: Sun Jul 09 11:34:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688873672351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688873672351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688873672351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688873672351 ""}
