0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/HDL_HW2/HDL_HW2.sim/sim_1/impl/func/xsim/pre_syn_testbench_func_impl.v,1761991032,verilog,,C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/testbench.v,,glbl;hw2_pipe;hw2_pipe_stage1;hw2_pipe_stage2,,,,,,,,
C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/testbench.v,1761981188,verilog,,,,pre_syn_testbench,,,,,,,,
