<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_68_3'" level="0">
<item name = "Date">Sun Sep 15 03:41:17 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_activities</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.398 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">28, 28, 0.280 us, 0.280 us, 28, 28, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_68_3">26, 26, 23, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 19, -, -, -</column>
<column name="Expression">-, -, 0, 47, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 6, -</column>
<column name="Memory">21, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 451, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">21, 22, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_11s_15ns_24_1_1_U62">mul_11s_15ns_24_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U66">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U67">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U68">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U69">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U73">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_10s_15ns_24ns_24_4_1_U77">mac_muladd_10s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U63">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U64">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U65">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U70">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U71">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U72">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U75">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U76">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U78">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U79">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U80">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_11s_15ns_24ns_24_4_1_U81">mac_muladd_11s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_15ns_24ns_24_4_1_U74">mac_muladd_12s_15ns_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="layer2_bias_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_bias_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 5, 9, 1, 45</column>
<column name="layer2_weights_0_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_0_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_10_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_10_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_11_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_11_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_12_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_12_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 12, 1, 60</column>
<column name="layer2_weights_13_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_13_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_14_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_14_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_15_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_15_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_16_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_16_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_17_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_17_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_18_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_18_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_19_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_19_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_1_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_1_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_2_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_2_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_3_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_3_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_4_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_4_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_5_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_5_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_6_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_6_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_7_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_7_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 10, 1, 50</column>
<column name="layer2_weights_8_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_8_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
<column name="layer2_weights_9_U">neural_network_Pipeline_VITIS_LOOP_68_3_layer2_weights_9_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 5, 11, 1, 55</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln68_fu_634_p2">+, 0, 0, 11, 3, 1</column>
<column name="layer2_output_d0">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln68_fu_628_p2">icmp, 0, 0, 11, 3, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 3, 6</column>
<column name="i_fu_130">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_fu_130">3, 0, 3, 0</column>
<column name="layer2_bias_load_reg_1669">9, 0, 9, 0</column>
<column name="layer2_weights_0_load_reg_1374">11, 0, 11, 0</column>
<column name="tmp_s_reg_1389">16, 0, 16, 0</column>
<column name="zext_ln68_reg_1340">3, 0, 64, 61</column>
<column name="zext_ln73_10_cast_reg_1281">15, 0, 24, 9</column>
<column name="zext_ln73_11_cast_reg_1276">15, 0, 24, 9</column>
<column name="zext_ln73_12_cast_reg_1271">15, 0, 24, 9</column>
<column name="zext_ln73_13_cast_reg_1266">15, 0, 24, 9</column>
<column name="zext_ln73_14_cast_reg_1261">15, 0, 24, 9</column>
<column name="zext_ln73_15_cast_reg_1256">15, 0, 24, 9</column>
<column name="zext_ln73_16_cast_reg_1251">15, 0, 24, 9</column>
<column name="zext_ln73_17_cast_reg_1246">15, 0, 24, 9</column>
<column name="zext_ln73_18_cast_reg_1241">15, 0, 24, 9</column>
<column name="zext_ln73_19_cast_reg_1236">15, 0, 24, 9</column>
<column name="zext_ln73_1_cast_reg_1326">15, 0, 24, 9</column>
<column name="zext_ln73_2_cast_reg_1321">15, 0, 24, 9</column>
<column name="zext_ln73_3_cast_reg_1316">15, 0, 24, 9</column>
<column name="zext_ln73_4_cast_reg_1311">15, 0, 24, 9</column>
<column name="zext_ln73_5_cast_reg_1306">15, 0, 24, 9</column>
<column name="zext_ln73_6_cast_reg_1301">15, 0, 24, 9</column>
<column name="zext_ln73_7_cast_reg_1296">15, 0, 24, 9</column>
<column name="zext_ln73_8_cast_reg_1291">15, 0, 24, 9</column>
<column name="zext_ln73_9_cast_reg_1286">15, 0, 24, 9</column>
<column name="zext_ln73_cast_reg_1331">15, 0, 24, 9</column>
<column name="zext_ln68_reg_1340">64, 32, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_68_3, return value</column>
<column name="zext_ln73">in, 15, ap_none, zext_ln73, scalar</column>
<column name="zext_ln73_1">in, 15, ap_none, zext_ln73_1, scalar</column>
<column name="zext_ln73_2">in, 15, ap_none, zext_ln73_2, scalar</column>
<column name="zext_ln73_3">in, 15, ap_none, zext_ln73_3, scalar</column>
<column name="zext_ln73_4">in, 15, ap_none, zext_ln73_4, scalar</column>
<column name="zext_ln73_5">in, 15, ap_none, zext_ln73_5, scalar</column>
<column name="zext_ln73_6">in, 15, ap_none, zext_ln73_6, scalar</column>
<column name="zext_ln73_7">in, 15, ap_none, zext_ln73_7, scalar</column>
<column name="zext_ln73_8">in, 15, ap_none, zext_ln73_8, scalar</column>
<column name="zext_ln73_9">in, 15, ap_none, zext_ln73_9, scalar</column>
<column name="zext_ln73_10">in, 15, ap_none, zext_ln73_10, scalar</column>
<column name="zext_ln73_11">in, 15, ap_none, zext_ln73_11, scalar</column>
<column name="zext_ln73_12">in, 15, ap_none, zext_ln73_12, scalar</column>
<column name="zext_ln73_13">in, 15, ap_none, zext_ln73_13, scalar</column>
<column name="zext_ln73_14">in, 15, ap_none, zext_ln73_14, scalar</column>
<column name="zext_ln73_15">in, 15, ap_none, zext_ln73_15, scalar</column>
<column name="zext_ln73_16">in, 15, ap_none, zext_ln73_16, scalar</column>
<column name="zext_ln73_17">in, 15, ap_none, zext_ln73_17, scalar</column>
<column name="zext_ln73_18">in, 15, ap_none, zext_ln73_18, scalar</column>
<column name="zext_ln73_19">in, 15, ap_none, zext_ln73_19, scalar</column>
<column name="layer2_output_address0">out, 3, ap_memory, layer2_output, array</column>
<column name="layer2_output_ce0">out, 1, ap_memory, layer2_output, array</column>
<column name="layer2_output_we0">out, 1, ap_memory, layer2_output, array</column>
<column name="layer2_output_d0">out, 16, ap_memory, layer2_output, array</column>
</table>
</item>
</section>
</profile>
