// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2021 FIXME
// Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
//   Copyright (c) 2013, The Linux Foundation. All rights reserved. (FIXME)

#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/module.h>
#include <linux/of.h>

#include <drm/drm_mipi_dsi.h>
#include <drm/drm_modes.h>
#include <drm/drm_panel.h>

struct hx83112a_auo {
	struct drm_panel panel;
	struct mipi_dsi_device *dsi;
	struct gpio_desc *reset_gpio;
	bool prepared;
};

static inline struct hx83112a_auo *to_hx83112a_auo(struct drm_panel *panel)
{
	return container_of(panel, struct hx83112a_auo, panel);
}

#define dsi_dcs_write_seq(dsi, seq...) do {				\
		static const u8 d[] = { seq };				\
		int ret;						\
		ret = mipi_dsi_dcs_write_buffer(dsi, d, ARRAY_SIZE(d));	\
		if (ret < 0)						\
			return ret;					\
	} while (0)

static void hx83112a_auo_reset(struct hx83112a_auo *ctx)
{
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	msleep(20);
	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	msleep(20);
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	msleep(50);
}

static int hx83112a_auo_on(struct hx83112a_auo *ctx)
{
	struct mipi_dsi_device *dsi = ctx->dsi;
	struct device *dev = &dsi->dev;
	int ret;

	dsi->mode_flags |= MIPI_DSI_MODE_LPM;

	dsi_dcs_write_seq(dsi, 0xb9, 0x83, 0x11, 0x2a);
	dsi_dcs_write_seq(dsi, 0xb1,
			  0x08, 0x28, 0x28, 0x83, 0x83, 0x4c, 0x4f, 0x33);
	dsi_dcs_write_seq(dsi, 0xb2,
			  0x00, 0x02, 0x00, 0x90, 0x24, 0x00, 0x08, 0x19, 0xea,
			  0x11, 0x11, 0x00, 0x11, 0xa3);
	dsi_dcs_write_seq(dsi, 0xb4,
			  0x58, 0x68, 0x58, 0x68, 0x0f, 0xef, 0x0b, 0xc0, 0x0b,
			  0xc0, 0x0b, 0xc0, 0x00, 0xff, 0x00, 0xff, 0x00, 0x00,
			  0x14, 0x15, 0x00, 0x29, 0x11, 0x07, 0x12, 0x00, 0x29);
	dsi_dcs_write_seq(dsi, 0xbd, 0x02);
	dsi_dcs_write_seq(dsi, 0xb4,
			  0x00, 0x12, 0x12, 0x11, 0x88, 0x12, 0x12, 0x00, 0x53);
	dsi_dcs_write_seq(dsi, 0xbd, 0x00);
	dsi_dcs_write_seq(dsi, 0xbd, 0x03);
	dsi_dcs_write_seq(dsi, 0xc1,
			  0xff, 0xfe, 0xfb, 0xf8, 0xf4, 0xf1, 0xed, 0xe6, 0xe2,
			  0xde, 0xdb, 0xd6, 0xd3, 0xcf, 0xca, 0xc6, 0xc2, 0xbe,
			  0xb9, 0xb0, 0xa7, 0x9e, 0x96, 0x8d, 0x84, 0x7c, 0x74,
			  0x6b, 0x62, 0x5a, 0x51, 0x49, 0x41, 0x39, 0x31, 0x29,
			  0x21, 0x19, 0x12, 0x0a, 0x06, 0x05, 0x02, 0x01, 0x00,
			  0x00, 0xc9, 0xb3, 0x08, 0x0e, 0xf2, 0xe1, 0x59, 0xf4,
			  0x22, 0xad, 0x40);
	dsi_dcs_write_seq(dsi, 0xbd, 0x02);
	dsi_dcs_write_seq(dsi, 0xc1,
			  0xff, 0xfe, 0xfb, 0xf8, 0xf4, 0xf1, 0xed, 0xe6, 0xe2,
			  0xde, 0xdb, 0xd6, 0xd3, 0xcf, 0xca, 0xc6, 0xc2, 0xbe,
			  0xb9, 0xb0, 0xa7, 0x9e, 0x96, 0x8d, 0x84, 0x7c, 0x74,
			  0x6b, 0x62, 0x5a, 0x51, 0x49, 0x41, 0x39, 0x31, 0x29,
			  0x21, 0x19, 0x12, 0x0a, 0x06, 0x05, 0x02, 0x01, 0x00,
			  0x00, 0xc9, 0xb3, 0x08, 0x0e, 0xf2, 0xe1, 0x59, 0xf4,
			  0x22, 0xad, 0x40);
	dsi_dcs_write_seq(dsi, 0xbd, 0x01);
	dsi_dcs_write_seq(dsi, 0xc1,
			  0xff, 0xfe, 0xfb, 0xf8, 0xf4, 0xf1, 0xed, 0xe6, 0xe2,
			  0xde, 0xdb, 0xd6, 0xd3, 0xcf, 0xca, 0xc6, 0xc2, 0xbe,
			  0xb9, 0xb0, 0xa7, 0x9e, 0x96, 0x8d, 0x84, 0x7c, 0x74,
			  0x6b, 0x62, 0x5a, 0x51, 0x49, 0x41, 0x39, 0x31, 0x29,
			  0x21, 0x19, 0x12, 0x0a, 0x06, 0x05, 0x02, 0x01, 0x00,
			  0x00, 0xc9, 0xb3, 0x08, 0x0e, 0xf2, 0xe1, 0x59, 0xf4,
			  0x22, 0xad, 0x40);
	dsi_dcs_write_seq(dsi, 0xbd, 0x00);
	dsi_dcs_write_seq(dsi, 0xc1, 0x01);
	dsi_dcs_write_seq(dsi, 0xc7, 0x70, 0x00, 0x04, 0xe0, 0x33, 0x00);
	dsi_dcs_write_seq(dsi, 0xcc, 0x08);
	dsi_dcs_write_seq(dsi, 0xd2, 0x2b, 0x2b);
	dsi_dcs_write_seq(dsi, 0xd3,
			  0x80, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x08, 0x08,
			  0x03, 0x03, 0x22, 0x18, 0x07, 0x07, 0x07, 0x07, 0x32,
			  0x10, 0x06, 0x00, 0x06, 0x32, 0x10, 0x07, 0x00, 0x07,
			  0x32, 0x19, 0x31, 0x09, 0x31, 0x00, 0x00, 0x05, 0x00,
			  0x00, 0x00, 0x00, 0x08, 0x09, 0x30, 0x00, 0x00, 0x00,
			  0x06, 0x0d, 0x00, 0x0f);
	dsi_dcs_write_seq(dsi, 0xbd, 0x01);
	dsi_dcs_write_seq(dsi, 0xd3,
			  0x00, 0x00, 0x19, 0x10, 0x00, 0x0a, 0x00, 0x81);
	dsi_dcs_write_seq(dsi, 0xbd, 0x00);
	dsi_dcs_write_seq(dsi, 0xd5,
			  0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0xc0,
			  0xc0, 0x18, 0x18, 0x19, 0x19, 0x18, 0x18, 0x40, 0x40,
			  0x18, 0x18, 0x18, 0x18, 0x3f, 0x3f, 0x28, 0x28, 0x24,
			  0x24, 0x02, 0x03, 0x02, 0x03, 0x00, 0x01, 0x00, 0x01,
			  0x31, 0x31, 0x31, 0x31, 0x30, 0x30, 0x30, 0x30, 0x2f,
			  0x2f, 0x2f, 0x2f);
	dsi_dcs_write_seq(dsi, 0xd6,
			  0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x40,
			  0x40, 0x18, 0x18, 0x18, 0x18, 0x19, 0x19, 0x40, 0x40,
			  0x18, 0x18, 0x18, 0x18, 0x3f, 0x3f, 0x24, 0x24, 0x28,
			  0x28, 0x01, 0x00, 0x01, 0x00, 0x03, 0x02, 0x03, 0x02,
			  0x31, 0x31, 0x31, 0x31, 0x30, 0x30, 0x30, 0x30, 0x2f,
			  0x2f, 0x2f, 0x2f);
	dsi_dcs_write_seq(dsi, 0xd8,
			  0xaa, 0xea, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xea, 0xaa,
			  0xaa, 0xaa, 0xaa, 0xaa, 0xea, 0xab, 0xaa, 0xaa, 0xaa,
			  0xaa, 0xea, 0xab, 0xaa, 0xaa, 0xaa);
	dsi_dcs_write_seq(dsi, 0xbd, 0x01);
	dsi_dcs_write_seq(dsi, 0xd8,
			  0xaa, 0x2e, 0x28, 0x00, 0x00, 0x00, 0xaa, 0x2e, 0x28,
			  0x00, 0x00, 0x00, 0xaa, 0xee, 0xaa, 0xaa, 0xaa, 0xaa,
			  0xaa, 0xee, 0xaa, 0xaa, 0xaa, 0xaa);
	dsi_dcs_write_seq(dsi, 0xbd, 0x02);
	dsi_dcs_write_seq(dsi, 0xd8,
			  0xaa, 0xff, 0xff, 0xff, 0xff, 0xff, 0xaa, 0xff, 0xff,
			  0xff, 0xff, 0xff);
	dsi_dcs_write_seq(dsi, 0xbd, 0x03);
	dsi_dcs_write_seq(dsi, 0xd8,
			  0xaa, 0xaa, 0xea, 0xaa, 0xaa, 0xaa, 0xaa, 0xaa, 0xea,
			  0xaa, 0xaa, 0xaa, 0xaa, 0xff, 0xff, 0xff, 0xff, 0xff,
			  0xaa, 0xff, 0xff, 0xff, 0xff, 0xff);
	dsi_dcs_write_seq(dsi, 0xbd, 0x00);
	dsi_dcs_write_seq(dsi, 0xe7,
			  0x0e, 0x0e, 0x1e, 0x65, 0x1c, 0x65, 0x00, 0x50, 0x20,
			  0x20, 0x00, 0x00, 0x02, 0x02, 0x02, 0x05, 0x14, 0x14,
			  0x32, 0xb9, 0x23, 0xb9, 0x08);
	dsi_dcs_write_seq(dsi, 0xbd, 0x01);
	dsi_dcs_write_seq(dsi, 0xe7,
			  0x02, 0x00, 0xa8, 0x01, 0xa8, 0x0d, 0xa4, 0x0e);
	dsi_dcs_write_seq(dsi, 0xbd, 0x02);
	dsi_dcs_write_seq(dsi, 0xe7,
			  0x00, 0x00, 0x08, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00,
			  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			  0x00, 0x00, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00,
			  0x02, 0x00);
	dsi_dcs_write_seq(dsi, 0xbd, 0x00);
	dsi_dcs_write_seq(dsi, 0xe9, 0xc3);
	dsi_dcs_write_seq(dsi, 0xcb, 0xd1, 0xd6);
	dsi_dcs_write_seq(dsi, 0xe9, 0x3f);

	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to exit sleep mode: %d\n", ret);
		return ret;
	}
	msleep(150);

	ret = mipi_dsi_dcs_set_display_on(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to set display on: %d\n", ret);
		return ret;
	}
	msleep(50);

	return 0;
}

static int hx83112a_auo_off(struct hx83112a_auo *ctx)
{
	struct mipi_dsi_device *dsi = ctx->dsi;
	struct device *dev = &dsi->dev;
	int ret;

	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;

	ret = mipi_dsi_dcs_set_display_off(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to set display off: %d\n", ret);
		return ret;
	}
	msleep(20);

	ret = mipi_dsi_dcs_enter_sleep_mode(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to enter sleep mode: %d\n", ret);
		return ret;
	}
	msleep(120);

	return 0;
}

static int hx83112a_auo_prepare(struct drm_panel *panel)
{
	struct hx83112a_auo *ctx = to_hx83112a_auo(panel);
	struct device *dev = &ctx->dsi->dev;
	int ret;

	if (ctx->prepared)
		return 0;

	hx83112a_auo_reset(ctx);

	ret = hx83112a_auo_on(ctx);
	if (ret < 0) {
		dev_err(dev, "Failed to initialize panel: %d\n", ret);
		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
		return ret;
	}

	ctx->prepared = true;
	return 0;
}

static int hx83112a_auo_unprepare(struct drm_panel *panel)
{
	struct hx83112a_auo *ctx = to_hx83112a_auo(panel);
	struct device *dev = &ctx->dsi->dev;
	int ret;

	if (!ctx->prepared)
		return 0;

	ret = hx83112a_auo_off(ctx);
	if (ret < 0)
		dev_err(dev, "Failed to un-initialize panel: %d\n", ret);

	gpiod_set_value_cansleep(ctx->reset_gpio, 1);

	ctx->prepared = false;
	return 0;
}

static const struct drm_display_mode hx83112a_auo_mode = {
	.clock = (1080 + 28 + 8 + 8) * (2340 + 27 + 5 + 5) * 60 / 1000,
	.hdisplay = 1080,
	.hsync_start = 1080 + 28,
	.hsync_end = 1080 + 28 + 8,
	.htotal = 1080 + 28 + 8 + 8,
	.vdisplay = 2340,
	.vsync_start = 2340 + 27,
	.vsync_end = 2340 + 27 + 5,
	.vtotal = 2340 + 27 + 5 + 5,
	.width_mm = 65,
	.height_mm = 115,
};

static int hx83112a_auo_get_modes(struct drm_panel *panel,
				  struct drm_connector *connector)
{
	struct drm_display_mode *mode;

	mode = drm_mode_duplicate(connector->dev, &hx83112a_auo_mode);
	if (!mode)
		return -ENOMEM;

	drm_mode_set_name(mode);

	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
	connector->display_info.width_mm = mode->width_mm;
	connector->display_info.height_mm = mode->height_mm;
	drm_mode_probed_add(connector, mode);

	return 1;
}

static const struct drm_panel_funcs hx83112a_auo_panel_funcs = {
	.prepare = hx83112a_auo_prepare,
	.unprepare = hx83112a_auo_unprepare,
	.get_modes = hx83112a_auo_get_modes,
};

static int hx83112a_auo_probe(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	struct hx83112a_auo *ctx;
	int ret;

	ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
	if (!ctx)
		return -ENOMEM;

	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(ctx->reset_gpio))
		return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
				     "Failed to get reset-gpios\n");

	ctx->dsi = dsi;
	mipi_dsi_set_drvdata(dsi, ctx);

	dsi->lanes = 4;
	dsi->format = MIPI_DSI_FMT_RGB888;
	dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
			  MIPI_DSI_MODE_VIDEO_HSE |
			  MIPI_DSI_CLOCK_NON_CONTINUOUS;

	drm_panel_init(&ctx->panel, dev, &hx83112a_auo_panel_funcs,
		       DRM_MODE_CONNECTOR_DSI);

	ret = drm_panel_of_backlight(&ctx->panel);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to get backlight\n");

	drm_panel_add(&ctx->panel);

	ret = mipi_dsi_attach(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to attach to DSI host: %d\n", ret);
		drm_panel_remove(&ctx->panel);
		return ret;
	}

	return 0;
}

static void hx83112a_auo_remove(struct mipi_dsi_device *dsi)
{
	struct hx83112a_auo *ctx = mipi_dsi_get_drvdata(dsi);
	int ret;

	ret = mipi_dsi_detach(dsi);
	if (ret < 0)
		dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);

	drm_panel_remove(&ctx->panel);
}

static const struct of_device_id hx83112a_auo_of_match[] = {
	{ .compatible = "mdss,hx83112a-auo" }, // FIXME
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, hx83112a_auo_of_match);

static struct mipi_dsi_driver hx83112a_auo_driver = {
	.probe = hx83112a_auo_probe,
	.remove = hx83112a_auo_remove,
	.driver = {
		.name = "panel-hx83112a-auo",
		.of_match_table = hx83112a_auo_of_match,
	},
};
module_mipi_dsi_driver(hx83112a_auo_driver);

MODULE_AUTHOR("linux-mdss-dsi-panel-driver-generator <fix@me>"); // FIXME
MODULE_DESCRIPTION("DRM driver for hx83112a auo 1080p video mode dsi panel");
MODULE_LICENSE("GPL v2");
