{
  "module_name": "dwmac1000.h",
  "hash_id": "4ad6f7c14d56bab3cabd8c574389afe5aeb4666ddfdae614c81050c67d1af4ee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac1000.h",
  "human_readable_source": " \n \n#ifndef __DWMAC1000_H__\n#define __DWMAC1000_H__\n\n#include <linux/phy.h>\n#include \"common.h\"\n\n#define GMAC_CONTROL\t\t0x00000000\t \n#define GMAC_FRAME_FILTER\t0x00000004\t \n#define GMAC_HASH_HIGH\t\t0x00000008\t \n#define GMAC_HASH_LOW\t\t0x0000000c\t \n#define GMAC_MII_ADDR\t\t0x00000010\t \n#define GMAC_MII_DATA\t\t0x00000014\t \n#define GMAC_FLOW_CTRL\t\t0x00000018\t \n#define GMAC_VLAN_TAG\t\t0x0000001c\t \n#define GMAC_DEBUG\t\t0x00000024\t \n#define GMAC_WAKEUP_FILTER\t0x00000028\t \n\n#define GMAC_INT_STATUS\t\t0x00000038\t \n#define GMAC_INT_STATUS_PMT\tBIT(3)\n#define GMAC_INT_STATUS_MMCIS\tBIT(4)\n#define GMAC_INT_STATUS_MMCRIS\tBIT(5)\n#define GMAC_INT_STATUS_MMCTIS\tBIT(6)\n#define GMAC_INT_STATUS_MMCCSUM\tBIT(7)\n#define GMAC_INT_STATUS_TSTAMP\tBIT(9)\n#define GMAC_INT_STATUS_LPIIS\tBIT(10)\n\n \n#define\tGMAC_INT_MASK\t\t0x0000003c\n#define\tGMAC_INT_DISABLE_RGMII\t\tBIT(0)\n#define\tGMAC_INT_DISABLE_PCSLINK\tBIT(1)\n#define\tGMAC_INT_DISABLE_PCSAN\t\tBIT(2)\n#define\tGMAC_INT_DISABLE_PMT\t\tBIT(3)\n#define\tGMAC_INT_DISABLE_TIMESTAMP\tBIT(9)\n#define\tGMAC_INT_DISABLE_PCS\t(GMAC_INT_DISABLE_RGMII | \\\n\t\t\t\t GMAC_INT_DISABLE_PCSLINK | \\\n\t\t\t\t GMAC_INT_DISABLE_PCSAN)\n#define\tGMAC_INT_DEFAULT_MASK\t(GMAC_INT_DISABLE_TIMESTAMP | \\\n\t\t\t\t GMAC_INT_DISABLE_PCS)\n\n \n#define GMAC_PMT\t\t0x0000002c\nenum power_event {\n\tpointer_reset = 0x80000000,\n\tglobal_unicast = 0x00000200,\n\twake_up_rx_frame = 0x00000040,\n\tmagic_frame = 0x00000020,\n\twake_up_frame_en = 0x00000004,\n\tmagic_pkt_en = 0x00000002,\n\tpower_down = 0x00000001,\n};\n\n \n#define LPI_CTRL_STATUS\t0x0030\n#define LPI_TIMER_CTRL\t0x0034\n\n \n#define LPI_CTRL_STATUS_LPITXA\t0x00080000\t \n#define LPI_CTRL_STATUS_PLSEN\t0x00040000\t \n#define LPI_CTRL_STATUS_PLS\t0x00020000\t \n#define LPI_CTRL_STATUS_LPIEN\t0x00010000\t \n#define LPI_CTRL_STATUS_RLPIST\t0x00000200\t \n#define LPI_CTRL_STATUS_TLPIST\t0x00000100\t \n#define LPI_CTRL_STATUS_RLPIEX\t0x00000008\t \n#define LPI_CTRL_STATUS_RLPIEN\t0x00000004\t \n#define LPI_CTRL_STATUS_TLPIEX\t0x00000002\t \n#define LPI_CTRL_STATUS_TLPIEN\t0x00000001\t \n\n \n#define GMAC_ADDR_HIGH(reg)\t((reg > 15) ? 0x00000800 + (reg - 16) * 8 : \\\n\t\t\t\t 0x00000040 + (reg * 8))\n#define GMAC_ADDR_LOW(reg)\t((reg > 15) ? 0x00000804 + (reg - 16) * 8 : \\\n\t\t\t\t 0x00000044 + (reg * 8))\n#define GMAC_MAX_PERFECT_ADDRESSES\t1\n\n#define GMAC_PCS_BASE\t\t0x000000c0\t \n#define GMAC_RGSMIIIS\t\t0x000000d8\t \n\n \n#define GMAC_RGSMIIIS_LNKMODE\t\tBIT(0)\n#define GMAC_RGSMIIIS_SPEED\t\tGENMASK(2, 1)\n#define GMAC_RGSMIIIS_SPEED_SHIFT\t1\n#define GMAC_RGSMIIIS_LNKSTS\t\tBIT(3)\n#define GMAC_RGSMIIIS_JABTO\t\tBIT(4)\n#define GMAC_RGSMIIIS_FALSECARDET\tBIT(5)\n#define GMAC_RGSMIIIS_SMIDRXS\t\tBIT(16)\n \n#define GMAC_RGSMIIIS_LNKMOD_MASK\t0x1\n \n#define GMAC_RGSMIIIS_SPEED_125\t\t0x2\n#define GMAC_RGSMIIIS_SPEED_25\t\t0x1\n#define GMAC_RGSMIIIS_SPEED_2_5\t\t0x0\n\n \n#define GMAC_CONTROL_2K 0x08000000\t \n#define GMAC_CONTROL_TC\t0x01000000\t \n#define GMAC_CONTROL_WD\t0x00800000\t \n#define GMAC_CONTROL_JD\t0x00400000\t \n#define GMAC_CONTROL_BE\t0x00200000\t \n#define GMAC_CONTROL_JE\t0x00100000\t \nenum inter_frame_gap {\n\tGMAC_CONTROL_IFG_88 = 0x00040000,\n\tGMAC_CONTROL_IFG_80 = 0x00020000,\n\tGMAC_CONTROL_IFG_40 = 0x000e0000,\n};\n#define GMAC_CONTROL_DCRS\t0x00010000\t \n#define GMAC_CONTROL_PS\t\t0x00008000\t \n#define GMAC_CONTROL_FES\t0x00004000\t \n#define GMAC_CONTROL_DO\t\t0x00002000\t \n#define GMAC_CONTROL_LM\t\t0x00001000\t \n#define GMAC_CONTROL_DM\t\t0x00000800\t \n#define GMAC_CONTROL_IPC\t0x00000400\t \n#define GMAC_CONTROL_DR\t\t0x00000200\t \n#define GMAC_CONTROL_LUD\t0x00000100\t \n#define GMAC_CONTROL_ACS\t0x00000080\t \n#define GMAC_CONTROL_DC\t\t0x00000010\t \n#define GMAC_CONTROL_TE\t\t0x00000008\t \n#define GMAC_CONTROL_RE\t\t0x00000004\t \n\n#define GMAC_CORE_INIT (GMAC_CONTROL_JD | GMAC_CONTROL_PS | \\\n\t\t\tGMAC_CONTROL_BE | GMAC_CONTROL_DCRS)\n\n \n#define GMAC_FRAME_FILTER_PR\t0x00000001\t \n#define GMAC_FRAME_FILTER_HUC\t0x00000002\t \n#define GMAC_FRAME_FILTER_HMC\t0x00000004\t \n#define GMAC_FRAME_FILTER_DAIF\t0x00000008\t \n#define GMAC_FRAME_FILTER_PM\t0x00000010\t \n#define GMAC_FRAME_FILTER_DBF\t0x00000020\t \n#define GMAC_FRAME_FILTER_PCF\t0x00000080\t \n#define GMAC_FRAME_FILTER_SAIF\t0x00000100\t \n#define GMAC_FRAME_FILTER_SAF\t0x00000200\t \n#define GMAC_FRAME_FILTER_HPF\t0x00000400\t \n#define GMAC_FRAME_FILTER_RA\t0x80000000\t \n \n#define GMAC_MII_ADDR_WRITE\t0x00000002\t \n#define GMAC_MII_ADDR_BUSY\t0x00000001\t \n \n#define GMAC_FLOW_CTRL_PT_MASK\t0xffff0000\t \n#define GMAC_FLOW_CTRL_PT_SHIFT\t16\n#define GMAC_FLOW_CTRL_UP\t0x00000008\t \n#define GMAC_FLOW_CTRL_RFE\t0x00000004\t \n#define GMAC_FLOW_CTRL_TFE\t0x00000002\t \n#define GMAC_FLOW_CTRL_FCB_BPA\t0x00000001\t \n\n \n \n#define GMAC_DEBUG_TXSTSFSTS\tBIT(25)\t \n#define GMAC_DEBUG_TXFSTS\tBIT(24)  \n#define GMAC_DEBUG_TWCSTS\tBIT(22)  \n \n#define GMAC_DEBUG_TRCSTS_MASK\tGENMASK(21, 20)\n#define GMAC_DEBUG_TRCSTS_SHIFT\t20\n#define GMAC_DEBUG_TRCSTS_IDLE\t0\n#define GMAC_DEBUG_TRCSTS_READ\t1\n#define GMAC_DEBUG_TRCSTS_TXW\t2\n#define GMAC_DEBUG_TRCSTS_WRITE\t3\n#define GMAC_DEBUG_TXPAUSED\tBIT(19)  \n \n#define GMAC_DEBUG_TFCSTS_MASK\tGENMASK(18, 17)\n#define GMAC_DEBUG_TFCSTS_SHIFT\t17\n#define GMAC_DEBUG_TFCSTS_IDLE\t0\n#define GMAC_DEBUG_TFCSTS_WAIT\t1\n#define GMAC_DEBUG_TFCSTS_GEN_PAUSE\t2\n#define GMAC_DEBUG_TFCSTS_XFER\t3\n \n#define GMAC_DEBUG_TPESTS\tBIT(16)\n#define GMAC_DEBUG_RXFSTS_MASK\tGENMASK(9, 8)  \n#define GMAC_DEBUG_RXFSTS_SHIFT\t8\n#define GMAC_DEBUG_RXFSTS_EMPTY\t0\n#define GMAC_DEBUG_RXFSTS_BT\t1\n#define GMAC_DEBUG_RXFSTS_AT\t2\n#define GMAC_DEBUG_RXFSTS_FULL\t3\n#define GMAC_DEBUG_RRCSTS_MASK\tGENMASK(6, 5)  \n#define GMAC_DEBUG_RRCSTS_SHIFT\t5\n#define GMAC_DEBUG_RRCSTS_IDLE\t0\n#define GMAC_DEBUG_RRCSTS_RDATA\t1\n#define GMAC_DEBUG_RRCSTS_RSTAT\t2\n#define GMAC_DEBUG_RRCSTS_FLUSH\t3\n#define GMAC_DEBUG_RWCSTS\tBIT(4)  \n \n#define GMAC_DEBUG_RFCFCSTS_MASK\tGENMASK(2, 1)\n#define GMAC_DEBUG_RFCFCSTS_SHIFT\t1\n \n#define GMAC_DEBUG_RPESTS\tBIT(0)\n\n \n \n#define DMA_BUS_MODE_DA\t\t0x00000002\t \n#define DMA_BUS_MODE_DSL_MASK\t0x0000007c\t \n#define DMA_BUS_MODE_DSL_SHIFT\t2\t\t \n \n#define DMA_BUS_MODE_PBL_MASK\t0x00003f00\t \n#define DMA_BUS_MODE_PBL_SHIFT\t8\n#define DMA_BUS_MODE_ATDS\t0x00000080\t \n\nenum rx_tx_priority_ratio {\n\tdouble_ratio = 0x00004000,\t \n\ttriple_ratio = 0x00008000,\t \n\tquadruple_ratio = 0x0000c000,\t \n};\n\n#define DMA_BUS_MODE_FB\t\t0x00010000\t \n#define DMA_BUS_MODE_MB\t\t0x04000000\t \n#define DMA_BUS_MODE_RPBL_MASK\t0x007e0000\t \n#define DMA_BUS_MODE_RPBL_SHIFT\t17\n#define DMA_BUS_MODE_USP\t0x00800000\n#define DMA_BUS_MODE_MAXPBL\t0x01000000\n#define DMA_BUS_MODE_AAL\t0x02000000\n\n \n#define DMA_HOST_TX_DESC\t  0x00001048\t \n#define DMA_HOST_RX_DESC\t  0x0000104c\t \n \n#define DMA_BUS_PR_RATIO_MASK\t  0x0000c000\t \n#define DMA_BUS_PR_RATIO_SHIFT\t  14\n#define DMA_BUS_FB\t  \t  0x00010000\t \n\n \n \n#define DMA_CONTROL_DT\t\t0x04000000\n#define DMA_CONTROL_RSF\t\t0x02000000\t \n#define DMA_CONTROL_DFF\t\t0x01000000\t \n \nenum rfa {\n\tact_full_minus_1 = 0x00800000,\n\tact_full_minus_2 = 0x00800200,\n\tact_full_minus_3 = 0x00800400,\n\tact_full_minus_4 = 0x00800600,\n};\n \nenum rfd {\n\tdeac_full_minus_1 = 0x00400000,\n\tdeac_full_minus_2 = 0x00400800,\n\tdeac_full_minus_3 = 0x00401000,\n\tdeac_full_minus_4 = 0x00401800,\n};\n#define DMA_CONTROL_TSF\t0x00200000\t \n\nenum ttc_control {\n\tDMA_CONTROL_TTC_64 = 0x00000000,\n\tDMA_CONTROL_TTC_128 = 0x00004000,\n\tDMA_CONTROL_TTC_192 = 0x00008000,\n\tDMA_CONTROL_TTC_256 = 0x0000c000,\n\tDMA_CONTROL_TTC_40 = 0x00010000,\n\tDMA_CONTROL_TTC_32 = 0x00014000,\n\tDMA_CONTROL_TTC_24 = 0x00018000,\n\tDMA_CONTROL_TTC_16 = 0x0001c000,\n};\n#define DMA_CONTROL_TC_TX_MASK\t0xfffe3fff\n\n#define DMA_CONTROL_EFC\t\t0x00000100\n#define DMA_CONTROL_FEF\t\t0x00000080\n#define DMA_CONTROL_FUF\t\t0x00000040\n\n \n#define DMA_CONTROL_RFA_MASK\t0x00800600\n\n \n#define DMA_CONTROL_RFD_MASK\t0x00401800\n\n \n\n#define RFA_FULL_MINUS_1K\t0x00000000\n#define RFA_FULL_MINUS_2K\t0x00000200\n#define RFA_FULL_MINUS_3K\t0x00000400\n#define RFA_FULL_MINUS_4K\t0x00000600\n#define RFA_FULL_MINUS_5K\t0x00800000\n#define RFA_FULL_MINUS_6K\t0x00800200\n#define RFA_FULL_MINUS_7K\t0x00800400\n\n#define RFD_FULL_MINUS_1K\t0x00000000\n#define RFD_FULL_MINUS_2K\t0x00000800\n#define RFD_FULL_MINUS_3K\t0x00001000\n#define RFD_FULL_MINUS_4K\t0x00001800\n#define RFD_FULL_MINUS_5K\t0x00400000\n#define RFD_FULL_MINUS_6K\t0x00400800\n#define RFD_FULL_MINUS_7K\t0x00401000\n\nenum rtc_control {\n\tDMA_CONTROL_RTC_64 = 0x00000000,\n\tDMA_CONTROL_RTC_32 = 0x00000008,\n\tDMA_CONTROL_RTC_96 = 0x00000010,\n\tDMA_CONTROL_RTC_128 = 0x00000018,\n};\n#define DMA_CONTROL_TC_RX_MASK\t0xffffffe7\n\n#define DMA_CONTROL_OSF\t0x00000004\t \n\n \n#define GMAC_MMC_CTRL      0x100\n#define GMAC_MMC_RX_INTR   0x104\n#define GMAC_MMC_TX_INTR   0x108\n#define GMAC_MMC_RX_CSUM_OFFLOAD   0x208\n#define GMAC_EXTHASH_BASE  0x500\n\nextern const struct stmmac_dma_ops dwmac1000_dma_ops;\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}