0.6
2018.2
Jun 14 2018
20:07:38
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/clock_divider.v,1553194876,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/control.v,,clock_divider,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/tb/top_tb.v,1553211414,verilog,,,,top_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/top.v,1553211310,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/vga_generator.v,,top,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/add.v,1553195008,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/alu.v,,add,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/alu.v,1553195044,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/branch_comparator.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/alu_definitions.vh,alu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/branch_comparator.v,1553195068,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/clock_divider.v,,branch_comparator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/control.v,1553195078,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/cpu.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/control_definitions.vh,control,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/cpu.v,1553195091,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/decode.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/general_definitions.vh,cpu,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/decode.v,1553195134,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/immediate_generator.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/general_definitions.vh,decode,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/alu_definitions.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/control_definitions.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/general_definitions.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/immediate_generator.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/load_generator.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/store_generator.vh,1552511626,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/immediate_generator.v,1553195148,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/instruction_memory.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/immediate_generator.vh,immediate_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/instruction_memory.v,1553195156,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/led/led_wishbone.v,,instruction_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/load_generator.v,1553195171,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/load_generator.vh,load_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v,1553195189,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux3.v,,mux2,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux3.v,1553195206,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux_privilege.v,,mux3,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux_privilege.v,1553195498,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/pc.v,,mux_privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/pc.v,1553195520,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/privilege.v,,pc,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/privilege.v,1553195545,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/ram/ram_wishbone.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/alu_definitions.vh,privilege,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/registers.v,1553207885,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/seg/seg_wishbone.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/general_definitions.vh,registers,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/store_generator.v,1553195601,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/text_pixel.v,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/headers/store_generator.vh,store_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/tb/cpu_tb.v,1552567434,verilog,,,,cpu_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/led/led_wishbone.v,1552511626,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/load_generator.v,,led_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/ram/ram_wishbone.v,1553070373,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/registers.v,,ram_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/seg/seg_wishbone.v,1553199579,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/store_generator.v,,seg_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/tb/vga_wishbone_tb.v,1553210962,verilog,,,,vga_wishbone_tb,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/text_pixel.v,1553195776,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/top.v,,text_pixel,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/vga_generator.v,1553209268,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/vga_wishbone.v,,vga_generator,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/vga_wishbone.v,1553209274,verilog,,/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/tb/top_tb.v,,vga_wishbone,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vivado/riscvcpu-vivado/riscvcpu-vivado.sim/sim_1/behav/xsim/glbl.v,1552511626,verilog,,,,glbl,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/data_memory.v,1551892343,verilog,,/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/decode.v,,data_memory,,,../../../../../../cpu/headers,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/alu_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/control_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/general_definitions.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/immediate_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/load_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/cpu/headers/store_generator.vh,1551838863,verilog,,,,,,,,,,,,
/home/jack/Documents/Git/riscvsoc_sim/riscvsoc/seg/seg_wishbone_tb.v,1552156174,verilog,,,,seg_wishbone_tb,,,../../../../../../cpu/headers,,,,,
