

================================================================
== Vitis HLS Report for 'FIR_filter_3'
================================================================
* Date:           Sun Nov 23 16:17:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Cascade_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     3|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      84|    -|
|Register         |        -|     -|     609|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     609|     244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |am_addmul_16s_16s_15ns_32_4_0_U12          |am_addmul_16s_16s_15ns_32_4_0          |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13  |ama_addmuladd_16s_16s_10ns_32s_32_4_0  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_14s_32s_32_4_0_U14   |ama_addmuladd_16s_16s_14s_32s_32_4_0   |  i0 + (i1 + i2) * i3|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    |ap_return_5  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        |  84|         18|   96|        288|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FIR_delays_read11_reg_189      |  16|   0|   16|          0|
    |FIR_delays_read_10_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_11_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_12_int_reg     |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_167      |  16|   0|   16|          0|
    |FIR_delays_read_2_reg_173      |  16|   0|   16|          0|
    |FIR_delays_read_3_reg_178      |  16|   0|   16|          0|
    |FIR_delays_read_4_reg_183      |  16|   0|   16|          0|
    |FIR_delays_read_9_int_reg      |  16|   0|   16|          0|
    |FIR_delays_read_int_reg        |  16|   0|   16|          0|
    |FIR_delays_write_int_reg       |  16|   0|   16|          0|
    |FIR_delays_write_read_reg_161  |  16|   0|   16|          0|
    |ap_ce_reg                      |   1|   0|    1|          0|
    |ap_return_0_int_reg            |  16|   0|   16|          0|
    |ap_return_1_int_reg            |  16|   0|   16|          0|
    |ap_return_2_int_reg            |  16|   0|   16|          0|
    |ap_return_3_int_reg            |  16|   0|   16|          0|
    |ap_return_4_int_reg            |  16|   0|   16|          0|
    |ap_return_5_int_reg            |  16|   0|   16|          0|
    |FIR_delays_read_1_reg_167      |  64|  32|   16|          0|
    |FIR_delays_read_2_reg_173      |  64|  32|   16|          0|
    |FIR_delays_read_3_reg_178      |  64|  32|   16|          0|
    |FIR_delays_read_4_reg_183      |  64|  32|   16|          0|
    |FIR_delays_write_read_reg_161  |  64|  32|   16|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 609| 160|  369|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_1         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_2         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_3         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_4         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_return_5         |  out|   16|  ap_ctrl_hs|        FIR_filter.3|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.3|  return value|
|FIR_delays_read     |   in|   16|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_9   |   in|   16|     ap_none|   FIR_delays_read_9|        scalar|
|FIR_delays_read_10  |   in|   16|     ap_none|  FIR_delays_read_10|        scalar|
|FIR_delays_read_11  |   in|   16|     ap_none|  FIR_delays_read_11|        scalar|
|FIR_delays_read_12  |   in|   16|     ap_none|  FIR_delays_read_12|        scalar|
|FIR_delays_write    |   in|   16|     ap_none|    FIR_delays_write|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:58]   --->   Operation 7 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_12" [FIR_HLS.cpp:58]   --->   Operation 8 'read' 'FIR_delays_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_delays_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_11" [FIR_HLS.cpp:58]   --->   Operation 9 'read' 'FIR_delays_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_delays_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_10" [FIR_HLS.cpp:58]   --->   Operation 10 'read' 'FIR_delays_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_delays_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_9" [FIR_HLS.cpp:58]   --->   Operation 11 'read' 'FIR_delays_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:58]   --->   Operation 12 'read' 'FIR_delays_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %FIR_delays_read_2" [FIR_HLS.cpp:66]   --->   Operation 13 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %FIR_delays_read_3" [FIR_HLS.cpp:66]   --->   Operation 14 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.39ns) (grouped into DSP with root node tmp1)   --->   "%tmp = add i17 %sext_ln66_2, i17 %sext_ln66_1" [FIR_HLS.cpp:66]   --->   Operation 15 'add' 'tmp' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into DSP with root node tmp1)   --->   "%tmp_cast = sext i17 %tmp" [FIR_HLS.cpp:66]   --->   Operation 16 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 19716" [FIR_HLS.cpp:66]   --->   Operation 17 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:61]   --->   Operation 18 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%FIR_delays_read_cast = sext i16 %FIR_delays_read11" [FIR_HLS.cpp:58]   --->   Operation 19 'sext' 'FIR_delays_read_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 19716" [FIR_HLS.cpp:66]   --->   Operation 20 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.69ns) (grouped into DSP with root node add_ln66)   --->   "%tmp4 = add i17 %FIR_delays_read_cast, i17 %sext_ln61" [FIR_HLS.cpp:58]   --->   Operation 21 'add' 'tmp4' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:58]   --->   Operation 22 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5 = mul i28 %tmp4_cast, i28 714" [FIR_HLS.cpp:58]   --->   Operation 23 'mul' 'tmp5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %FIR_delays_read_1" [FIR_HLS.cpp:66]   --->   Operation 24 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %FIR_delays_read_4" [FIR_HLS.cpp:66]   --->   Operation 25 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 19716" [FIR_HLS.cpp:66]   --->   Operation 26 'mul' 'tmp1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [1/1] (1.69ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2 = add i17 %sext_ln66_3, i17 %sext_ln66" [FIR_HLS.cpp:66]   --->   Operation 27 'add' 'tmp2' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp2_cast = sext i17 %tmp2" [FIR_HLS.cpp:66]   --->   Operation 28 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i31 %tmp2_cast, i31 2147479508" [FIR_HLS.cpp:66]   --->   Operation 29 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5 = mul i28 %tmp4_cast, i28 714" [FIR_HLS.cpp:58]   --->   Operation 30 'mul' 'tmp5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp1 = mul i32 %tmp_cast, i32 19716" [FIR_HLS.cpp:66]   --->   Operation 31 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i31 %tmp2_cast, i31 2147479508" [FIR_HLS.cpp:66]   --->   Operation 32 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%tmp5 = mul i28 %tmp4_cast, i28 714" [FIR_HLS.cpp:58]   --->   Operation 33 'mul' 'tmp5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node add_ln66)   --->   "%sext_ln66_4 = sext i28 %tmp5" [FIR_HLS.cpp:66]   --->   Operation 34 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %tmp1, i32 %sext_ln66_4" [FIR_HLS.cpp:66]   --->   Operation 35 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3 = mul i31 %tmp2_cast, i31 2147479508" [FIR_HLS.cpp:66]   --->   Operation 36 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32)   --->   "%tmp3_cast = sext i31 %tmp3" [FIR_HLS.cpp:66]   --->   Operation 37 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66 = add i32 %tmp1, i32 %sext_ln66_4" [FIR_HLS.cpp:66]   --->   Operation 38 'add' 'add_ln66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp3_cast" [FIR_HLS.cpp:66]   --->   Operation 39 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [FIR_HLS.cpp:58]   --->   Operation 40 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32 = add i32 %add_ln66, i32 %tmp3_cast" [FIR_HLS.cpp:66]   --->   Operation 41 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:68]   --->   Operation 42 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %y" [FIR_HLS.cpp:68]   --->   Operation 43 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %FIR_delays_read_4" [FIR_HLS.cpp:68]   --->   Operation 44 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %FIR_delays_read_3" [FIR_HLS.cpp:68]   --->   Operation 45 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %FIR_delays_read_2" [FIR_HLS.cpp:68]   --->   Operation 46 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %FIR_delays_read_1" [FIR_HLS.cpp:68]   --->   Operation 47 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i96 %newret8, i16 %FIR_delays_write_read" [FIR_HLS.cpp:68]   --->   Operation 48 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %newret1" [FIR_HLS.cpp:68]   --->   Operation 49 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FIR_delays_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_delays_write_read (read        ) [ 0111111]
FIR_delays_read_1     (read        ) [ 0111111]
FIR_delays_read_2     (read        ) [ 0111111]
FIR_delays_read_3     (read        ) [ 0111111]
FIR_delays_read_4     (read        ) [ 0111111]
FIR_delays_read11     (read        ) [ 0110000]
sext_ln66_1           (sext        ) [ 0000000]
sext_ln66_2           (sext        ) [ 0000000]
tmp                   (add         ) [ 0000000]
tmp_cast              (sext        ) [ 0111100]
sext_ln61             (sext        ) [ 0000000]
FIR_delays_read_cast  (sext        ) [ 0000000]
tmp4                  (add         ) [ 0000000]
tmp4_cast             (sext        ) [ 0101100]
sext_ln66             (sext        ) [ 0000000]
sext_ln66_3           (sext        ) [ 0000000]
tmp2                  (add         ) [ 0000000]
tmp2_cast             (sext        ) [ 0100110]
tmp1                  (mul         ) [ 0100010]
tmp5                  (mul         ) [ 0000000]
sext_ln66_4           (sext        ) [ 0100010]
tmp3                  (mul         ) [ 0000000]
tmp3_cast             (sext        ) [ 0100001]
add_ln66              (add         ) [ 0100001]
specpipeline_ln58     (specpipeline) [ 0000000]
FIR_accu32            (add         ) [ 0000000]
y                     (partselect  ) [ 0000000]
newret                (insertvalue ) [ 0000000]
newret2               (insertvalue ) [ 0000000]
newret4               (insertvalue ) [ 0000000]
newret6               (insertvalue ) [ 0000000]
newret8               (insertvalue ) [ 0000000]
newret1               (insertvalue ) [ 0000000]
ret_ln68              (ret         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_delays_read_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FIR_delays_read_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FIR_delays_read_11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FIR_delays_read_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_read_12"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FIR_delays_write">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays_write"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_delays_write_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_write_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="FIR_delays_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="FIR_delays_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="FIR_delays_read_3_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="FIR_delays_read_4_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="FIR_delays_read11_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FIR_delays_read11/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln66_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln66_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln61_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="FIR_delays_read_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="1"/>
<pin id="85" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="FIR_delays_read_cast/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln66_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="2"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sext_ln66_3_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="2"/>
<pin id="91" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_3/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="y_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="newret_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="96" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="newret2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="96" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="5"/>
<pin id="110" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="newret4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="96" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="5"/>
<pin id="115" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="newret6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="96" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="5"/>
<pin id="120" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="newret8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="96" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="5"/>
<pin id="125" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret8/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="newret1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="96" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="5"/>
<pin id="130" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret1/6 "/>
</bind>
</comp>

<comp id="132" class="1007" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="15" slack="0"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp/1 tmp_cast/1 tmp1/1 "/>
</bind>
</comp>

<comp id="140" class="1007" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp4/2 tmp4_cast/2 tmp5/2 sext_ln66_4/4 add_ln66/4 "/>
</bind>
</comp>

<comp id="150" class="1007" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="0" index="3" bw="32" slack="0"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp2/3 tmp2_cast/3 tmp3/3 tmp3_cast/5 FIR_accu32/5 "/>
</bind>
</comp>

<comp id="161" class="1005" name="FIR_delays_write_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_write_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="FIR_delays_read_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="2"/>
<pin id="169" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="FIR_delays_read_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="5"/>
<pin id="175" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="FIR_delays_read_2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="FIR_delays_read_3_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="5"/>
<pin id="180" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="FIR_delays_read_3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="FIR_delays_read_4_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="2"/>
<pin id="185" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="FIR_delays_read_4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="FIR_delays_read11_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_read11 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln66_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="48" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="54" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="92" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="76" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="72" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="146"><net_src comp="83" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="80" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="132" pin="3"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="89" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="86" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="140" pin="4"/><net_sink comp="150" pin=3"/></net>

<net id="160"><net_src comp="150" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="164"><net_src comp="36" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="170"><net_src comp="42" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="176"><net_src comp="48" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="181"><net_src comp="54" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="186"><net_src comp="60" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="192"><net_src comp="66" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="197"><net_src comp="132" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="202"><net_src comp="140" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays_read | {}
	Port: FIR_delays_read_9 | {}
	Port: FIR_delays_read_10 | {}
	Port: FIR_delays_read_11 | {}
	Port: FIR_delays_read_12 | {}
	Port: FIR_delays_write | {}
 - Input state : 
	Port: FIR_filter.3 : FIR_delays_read | {1 }
	Port: FIR_filter.3 : FIR_delays_read_9 | {1 }
	Port: FIR_filter.3 : FIR_delays_read_10 | {1 }
	Port: FIR_filter.3 : FIR_delays_read_11 | {1 }
	Port: FIR_filter.3 : FIR_delays_read_12 | {1 }
	Port: FIR_filter.3 : FIR_delays_write | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		tmp1 : 3
	State 2
		tmp4 : 1
		tmp4_cast : 2
		tmp5 : 3
	State 3
		tmp2 : 1
		tmp2_cast : 2
		tmp3 : 3
	State 4
		sext_ln66_4 : 1
		add_ln66 : 2
	State 5
		tmp3_cast : 1
		FIR_accu32 : 2
	State 6
		y : 1
		newret : 2
		newret2 : 3
		newret4 : 4
		newret6 : 5
		newret8 : 6
		newret1 : 7
		ret_ln68 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|
| Operation|          Functional Unit         |   DSP   |
|----------|----------------------------------|---------|
| addmuladd|            grp_fu_140            |    1    |
|          |            grp_fu_150            |    1    |
|----------|----------------------------------|---------|
|  addmul  |            grp_fu_132            |    1    |
|----------|----------------------------------|---------|
|          | FIR_delays_write_read_read_fu_36 |    0    |
|          |   FIR_delays_read_1_read_fu_42   |    0    |
|   read   |   FIR_delays_read_2_read_fu_48   |    0    |
|          |   FIR_delays_read_3_read_fu_54   |    0    |
|          |   FIR_delays_read_4_read_fu_60   |    0    |
|          |   FIR_delays_read11_read_fu_66   |    0    |
|----------|----------------------------------|---------|
|          |         sext_ln66_1_fu_72        |    0    |
|          |         sext_ln66_2_fu_76        |    0    |
|   sext   |          sext_ln61_fu_80         |    0    |
|          |    FIR_delays_read_cast_fu_83    |    0    |
|          |          sext_ln66_fu_86         |    0    |
|          |         sext_ln66_3_fu_89        |    0    |
|----------|----------------------------------|---------|
|partselect|              y_fu_92             |    0    |
|----------|----------------------------------|---------|
|          |           newret_fu_101          |    0    |
|          |          newret2_fu_107          |    0    |
|insertvalue|          newret4_fu_112          |    0    |
|          |          newret6_fu_117          |    0    |
|          |          newret8_fu_122          |    0    |
|          |          newret1_fu_127          |    0    |
|----------|----------------------------------|---------|
|   Total  |                                  |    3    |
|----------|----------------------------------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  FIR_delays_read11_reg_189  |   16   |
|  FIR_delays_read_1_reg_167  |   16   |
|  FIR_delays_read_2_reg_173  |   16   |
|  FIR_delays_read_3_reg_178  |   16   |
|  FIR_delays_read_4_reg_183  |   16   |
|FIR_delays_write_read_reg_161|   16   |
|       add_ln66_reg_199      |   32   |
|         tmp1_reg_194        |   32   |
+-----------------------------+--------+
|            Total            |   160  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_140 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_150 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   64   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   160  |   18   |
+-----------+--------+--------+--------+--------+
