test -e work || vlib work 
echo "Compile your vhdl DUT here"
Compile your vhdl DUT here
vcom -covermultiuserenv  /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/vhdl/vhdl_dut.vhd
QuestaSim-64 vcom 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:11 on Nov 30,2025
vcom -covermultiuserenv /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/vhdl/vhdl_dut.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity vhdl_dut
-- Compiling architecture rtl of vhdl_dut
End time: 16:25:11 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
echo "Compile your verilog DUT here"
Compile your verilog DUT here
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/verilog_dut.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Controller_Pipeline.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/data_defs.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Decode_Pipelined.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Execute.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Fetch.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Mem_Access.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/TopLevelLC3.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/WriteBack.v
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:11 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/verilog_dut.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Controller_Pipeline.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/data_defs.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Decode_Pipelined.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Execute.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Fetch.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/Mem_Access.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/TopLevelLC3.v /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../rtl/verilog/WriteBack.v 
-- Compiling module verilog_dut
-- Compiling module Controller_Pipeline
-- Compiling module Decode
-- Compiling module Execute
-- Compiling module extension
-- Compiling module ALU
-- Compiling module Fetch
-- Compiling module MemAccess
-- Compiling module LC3
-- Compiling module Writeback
-- Compiling module RegFile

Top level modules:
	verilog_dut
	LC3
End time: 16:25:12 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:12 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
-- Compiling package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:13 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:13 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/UVMF_2023.4_2/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
-- Compiling package uvmf_base_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:14 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:14 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
-- Compiling package fetch_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:15 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:15 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
-- Compiling package fetch_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:16 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:16 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f 
-- Compiling package fetch_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg_hdl
-- Compiling interface fetch_in_if
-- Compiling package fetch_in_monitor_bfm_sv_unit
-- Compiling interface fetch_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_in_driver_bfm_sv_unit
-- Compiling interface fetch_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:17 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:17 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
-- Compiling package fetch_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:18 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:18 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
-- Compiling package fetch_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:19 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:19 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f 
-- Compiling package fetch_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg_hdl
-- Compiling interface fetch_out_if
-- Compiling package fetch_out_monitor_bfm_sv_unit
-- Compiling interface fetch_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_out_driver_bfm_sv_unit
-- Compiling interface fetch_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:21 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:21 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hdl.f 
-- Compiling package imem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:21 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:21 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_hvl.f 
-- Compiling package imem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 16:25:23 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:23 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/imem_pkg/imem_filelist_xrtl.f 
-- Compiling package imem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package imem_pkg_hdl
-- Compiling interface imem_if
-- Compiling package imem_monitor_bfm_sv_unit
-- Compiling interface imem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package imem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package imem_driver_bfm_sv_unit
-- Compiling interface imem_driver_bfm

Top level modules:
	--none--
End time: 16:25:24 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:24 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
-- Compiling package decode_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:25 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:25 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
-- Compiling package decode_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:26 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:26 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f 
-- Compiling package decode_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg_hdl
-- Compiling interface decode_in_if
-- Compiling package decode_in_monitor_bfm_sv_unit
-- Compiling interface decode_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_in_driver_bfm_sv_unit
-- Compiling interface decode_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:28 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:28 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
-- Compiling package decode_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:28 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:28 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
-- Compiling package decode_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:30 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:30 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f 
-- Compiling package decode_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_out_pkg_hdl
-- Compiling interface decode_out_if
-- Compiling package decode_out_monitor_bfm_sv_unit
-- Compiling interface decode_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_out_driver_bfm_sv_unit
-- Compiling interface decode_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:31 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:31 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
-- Compiling package execute_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:32 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:32 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
-- Compiling package execute_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:33 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:33 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f 
-- Compiling package execute_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_in_pkg_hdl
-- Compiling interface execute_in_if
-- Compiling package execute_in_monitor_bfm_sv_unit
-- Compiling interface execute_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_in_driver_bfm_sv_unit
-- Compiling interface execute_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:35 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:35 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
-- Compiling package execute_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:35 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:35 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
-- Compiling package execute_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:36 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:37 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f 
-- Compiling package execute_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_out_pkg_hdl
-- Compiling interface execute_out_if
-- Compiling package execute_out_monitor_bfm_sv_unit
-- Compiling interface execute_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_out_driver_bfm_sv_unit
-- Compiling interface execute_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:38 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:38 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
-- Compiling package memaccess_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:39 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:39 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
-- Compiling package memaccess_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:40 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:40 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f 
-- Compiling package memaccess_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_in_pkg_hdl
-- Compiling interface memaccess_in_if
-- Compiling package memaccess_in_monitor_bfm_sv_unit
-- Compiling interface memaccess_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_in_driver_bfm_sv_unit
-- Compiling interface memaccess_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:41 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:42 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
-- Compiling package memaccess_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:42 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:42 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
-- Compiling package memaccess_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:43 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:43 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f 
-- Compiling package memaccess_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_out_pkg_hdl
-- Compiling interface memaccess_out_if
-- Compiling package memaccess_out_monitor_bfm_sv_unit
-- Compiling interface memaccess_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_out_driver_bfm_sv_unit
-- Compiling interface memaccess_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:45 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:45 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
-- Compiling package writeback_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:45 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:46 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
-- Compiling package writeback_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:47 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:47 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f 
-- Compiling package writeback_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg_hdl
-- Compiling interface writeback_in_if
-- Compiling package writeback_in_monitor_bfm_sv_unit
-- Compiling interface writeback_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_in_driver_bfm_sv_unit
-- Compiling interface writeback_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:48 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:48 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
-- Compiling package writeback_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:49 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:49 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
-- Compiling package writeback_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:50 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:50 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f 
-- Compiling package writeback_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_out_pkg_hdl
-- Compiling interface writeback_out_if
-- Compiling package writeback_out_monitor_bfm_sv_unit
-- Compiling interface writeback_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_out_driver_bfm_sv_unit
-- Compiling interface writeback_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:52 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:52 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
-- Compiling package controller_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:52 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:52 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
-- Compiling package controller_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_in_pkg_hdl

Top level modules:
	--none--
End time: 16:25:54 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:54 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f 
-- Compiling package controller_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_in_pkg_hdl
-- Compiling interface controller_in_if
-- Compiling package controller_in_monitor_bfm_sv_unit
-- Compiling interface controller_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_in_driver_bfm_sv_unit
-- Compiling interface controller_in_driver_bfm

Top level modules:
	--none--
End time: 16:25:55 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:55 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
-- Compiling package controller_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:56 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:56 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
-- Compiling package controller_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 16:25:57 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:57 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f 
-- Compiling package controller_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_out_pkg_hdl
-- Compiling interface controller_out_if
-- Compiling package controller_out_monitor_bfm_sv_unit
-- Compiling interface controller_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_out_driver_bfm_sv_unit
-- Compiling interface controller_out_driver_bfm

Top level modules:
	--none--
End time: 16:25:59 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:59 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hdl.f 
-- Compiling package dmem_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:25:59 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:25:59 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_hvl.f 
-- Compiling package dmem_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package dmem_pkg_hdl

Top level modules:
	--none--
End time: 16:26:01 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f  
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:01 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/interface_packages/dmem_pkg/dmem_filelist_xrtl.f 
-- Compiling package dmem_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package dmem_pkg_hdl
-- Compiling interface dmem_if
-- Compiling package dmem_monitor_bfm_sv_unit
-- Compiling interface dmem_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package dmem_pkg
-- Importing package uvmf_base_pkg
-- Compiling package dmem_driver_bfm_sv_unit
-- Compiling interface dmem_driver_bfm

Top level modules:
	--none--
End time: 16:26:02 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv +incdir+../../../verification_ip/environment_packages/lc3_prediction_pkg \
../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:02 on Nov 30,2025
vlog -sv "+incdir+../../../verification_ip/environment_packages/lc3_prediction_pkg" ../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv 
-- Compiling package lc3_prediction_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	--none--
End time: 16:26:03 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:03 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv 
-- Compiling package fetch_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 16:26:05 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:05 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv 
-- Compiling package decode_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 16:26:06 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:06 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv 
-- Compiling package execute_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 16:26:07 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:07 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv 
-- Compiling package memaccess_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vlog-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.

Top level modules:
	--none--
End time: 16:26:08 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:09 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv 
-- Compiling package writeback_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 16:26:10 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:10 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv 
-- Compiling package controller_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 16:26:11 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:11 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/lc3_env_pkg/lc3_env_pkg.sv 
-- Compiling package lc3_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl

Top level modules:
	--none--
End time: 16:26:13 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters/LC3_parameters_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:13 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/parameters/LC3_parameters_pkg.sv 
-- Compiling package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 16:26:13 on Nov 30,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences/LC3_sequences_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:13 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/sequences/LC3_sequences_pkg.sv 
-- Compiling package LC3_sequences_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package execute_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package writeback_env_pkg
-- Importing package controller_env_pkg

Top level modules:
	--none--
End time: 16:26:15 on Nov 30,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests/LC3_tests_pkg.sv
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:15 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests" /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/tests/LC3_tests_pkg.sv 
-- Compiling package LC3_tests_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg

Top level modules:
	--none--
End time: 16:26:16 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/questa_mvc_src/sv +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:16 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/questa_mvc_src/sv" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hvl.f 
-- Compiling module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg

Top level modules:
	hvl_top
End time: 16:26:17 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f
QuestaSim-64 vlog 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:17 on Nov 30,2025
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench" -F /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../tb/testbench/top_filelist_hdl.f 
-- Compiling module hdl_top
-- Importing package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	hdl_top
End time: 16:26:18 on Nov 30,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vopt      hvl_top hdl_top    -o optimized_batch_top_tb
QuestaSim-64 vopt 2025.1_1 Compiler 2025.02 Feb 13 2025
Start time: 16:26:18 on Nov 30,2025
vopt hvl_top hdl_top -o optimized_batch_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface controller_in_if
-- Loading interface controller_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface controller_in_monitor_bfm
-- Loading interface controller_in_driver_bfm
-- Loading interface controller_out_monitor_bfm
-- Loading interface controller_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 169 design-units (inlining 10/42 module instances):
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface controller_out_if(fast)
-- Optimizing interface controller_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package controller_in_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_in_driver_bfm_sv_unit(fast)
-- Optimizing package controller_out_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface controller_out_monitor_bfm(fast)
-- Optimizing interface controller_out_driver_bfm(fast)
-- Optimizing interface controller_in_monitor_bfm(fast)
-- Optimizing interface controller_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package controller_in_pkg_hdl(fast)
-- Optimizing package controller_in_if_sv_unit(fast)
-- Optimizing package controller_out_pkg_hdl(fast)
-- Optimizing package controller_out_if_sv_unit(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing module hvl_top(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package LC3_parameters_pkg(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package LC3_tests_pkg(fast)
-- Inlining interface decode_in_if(fast__1)
-- Optimizing module hdl_top(fast)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing interface controller_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface controller_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface imem_driver_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface controller_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface controller_in_if(fast__1)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package controller_in_pkg(fast)
-- Optimizing package controller_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package controller_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Optimizing package LC3_sequences_pkg(fast)
-- Inlining module Fetch(fast)
-- Inlining module Decode(fast)
-- Inlining module ALU(fast)
-- Inlining module extension(fast)
-- Inlining module Execute(fast)
-- Inlining module MemAccess(fast)
-- Inlining module RegFile(fast)
-- Inlining module Writeback(fast)
-- Inlining module Controller_Pipeline(fast)
-- Optimizing module LC3(fast)
Optimized design name is optimized_batch_top_tb
End time: 16:26:33 on Nov 30,2025, Elapsed time: 0:00:15
Errors: 0, Warnings: 2
vopt    +acc   hvl_top hdl_top    -o optimized_debug_top_tb
QuestaSim-64 vopt 2025.1_1 Compiler 2025.02 Feb 13 2025
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
Start time: 16:26:33 on Nov 30,2025
vopt "+acc" hvl_top hdl_top -o optimized_debug_top_tb 

Top level modules:
	hvl_top
	hdl_top

Analyzing design...
-- Loading module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package lc3_env_pkg
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package dmem_pkg
-- Importing package dmem_pkg_hdl
-- Importing package fetch_env_pkg
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package decode_env_pkg
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package execute_env_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package memaccess_env_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package writeback_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package imem_pkg
-- Importing package imem_pkg_hdl
-- Importing package LC3_sequences_pkg
-- Loading module hdl_top
-- Loading package mtiUvm.questa_uvm_pkg
-- Loading interface fetch_in_if
-- Loading interface fetch_out_if
-- Loading interface decode_in_if
-- Loading interface decode_out_if
-- Loading interface execute_in_if
-- Loading interface execute_out_if
-- Loading interface memaccess_in_if
-- Loading interface memaccess_out_if
-- Loading interface writeback_in_if
-- Loading interface writeback_out_if
-- Loading interface controller_in_if
-- Loading interface controller_out_if
-- Loading interface imem_if
-- Loading interface dmem_if
-- Loading interface fetch_in_monitor_bfm
-- Loading interface fetch_in_driver_bfm
-- Loading interface fetch_out_monitor_bfm
-- Loading interface fetch_out_driver_bfm
-- Loading interface decode_in_monitor_bfm
-- Loading interface decode_in_driver_bfm
-- Loading interface decode_out_monitor_bfm
-- Loading interface decode_out_driver_bfm
-- Loading interface execute_in_monitor_bfm
-- Loading interface execute_in_driver_bfm
-- Loading interface execute_out_monitor_bfm
-- Loading interface execute_out_driver_bfm
-- Loading interface memaccess_in_monitor_bfm
-- Loading interface memaccess_in_driver_bfm
-- Loading interface memaccess_out_monitor_bfm
-- Loading interface memaccess_out_driver_bfm
-- Loading interface writeback_in_monitor_bfm
-- Loading interface writeback_in_driver_bfm
-- Loading interface writeback_out_monitor_bfm
-- Loading interface writeback_out_driver_bfm
-- Loading interface controller_in_monitor_bfm
-- Loading interface controller_in_driver_bfm
-- Loading interface controller_out_monitor_bfm
-- Loading interface controller_out_driver_bfm
-- Loading interface imem_monitor_bfm
-- Loading interface imem_driver_bfm
-- Loading interface dmem_monitor_bfm
-- Loading interface dmem_driver_bfm
-- Loading module LC3
-- Loading module Fetch
-- Loading module Decode
-- Loading module Execute
-- Loading module ALU
-- Loading module extension
-- Loading module MemAccess
-- Loading module Writeback
-- Loading module RegFile
-- Loading module Controller_Pipeline
Optimizing 169 design-units (inlining 0/42 module instances):
-- Optimizing package LC3_parameters_pkg(fast)
-- Optimizing package fetch_in_pkg_hdl(fast)
-- Optimizing package fetch_in_if_sv_unit(fast)
-- Optimizing package fetch_out_pkg_hdl(fast)
-- Optimizing package fetch_out_if_sv_unit(fast)
-- Optimizing package decode_in_if_sv_unit(fast)
-- Optimizing package decode_out_if_sv_unit(fast)
-- Optimizing package execute_in_pkg_hdl(fast)
-- Optimizing package execute_in_if_sv_unit(fast)
-- Optimizing package execute_out_pkg_hdl(fast)
-- Optimizing package execute_out_if_sv_unit(fast)
-- Optimizing package memaccess_in_pkg_hdl(fast)
-- Optimizing package memaccess_in_if_sv_unit(fast)
-- Optimizing package memaccess_out_pkg_hdl(fast)
-- Optimizing package memaccess_out_if_sv_unit(fast)
-- Optimizing package writeback_in_pkg_hdl(fast)
-- Optimizing package writeback_in_if_sv_unit(fast)
-- Optimizing package writeback_out_pkg_hdl(fast)
-- Optimizing package writeback_out_if_sv_unit(fast)
-- Optimizing package controller_in_pkg_hdl(fast)
-- Optimizing package controller_in_if_sv_unit(fast)
-- Optimizing package controller_out_pkg_hdl(fast)
-- Optimizing package controller_out_if_sv_unit(fast)
-- Optimizing package imem_pkg_hdl(fast)
-- Optimizing package imem_if_sv_unit(fast)
-- Optimizing package dmem_pkg_hdl(fast)
-- Optimizing package dmem_if_sv_unit(fast)
-- Optimizing package fetch_in_monitor_bfm_sv_unit(fast)
-- Optimizing interface decode_out_if(fast__1)
-- Optimizing interface memaccess_in_if(fast__1)
-- Optimizing interface memaccess_out_if(fast__1)
-- Optimizing interface dmem_if(fast__1)
-- Optimizing interface fetch_in_if(fast__1)
-- Optimizing interface decode_in_if(fast__1)
-- Optimizing interface imem_if(fast__1)
-- Optimizing interface fetch_out_if(fast__1)
-- Optimizing interface writeback_out_if(fast__1)
-- Optimizing module hvl_top(fast)
-- Optimizing package mtiUvm.questa_uvm_pkg(fast)
-- Optimizing package uvmf_base_pkg(fast)
-- Optimizing package execute_in_pkg(fast)
-- Optimizing package execute_out_pkg(fast)
-- Optimizing package writeback_in_pkg(fast)
-- Optimizing package controller_in_pkg(fast)
-- Optimizing package controller_out_pkg(fast)
-- Optimizing package imem_pkg(fast)
-- Optimizing package dmem_pkg(fast)
-- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
-- Optimizing package fetch_in_driver_bfm_sv_unit(fast)
-- Optimizing package fetch_out_monitor_bfm_sv_unit(fast)
-- Optimizing package fetch_out_driver_bfm_sv_unit(fast)
-- Optimizing package decode_in_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_in_driver_bfm_sv_unit(fast)
-- Optimizing package decode_out_monitor_bfm_sv_unit(fast)
-- Optimizing package decode_out_driver_bfm_sv_unit(fast)
-- Optimizing package execute_in_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_in_driver_bfm_sv_unit(fast)
-- Optimizing package execute_out_monitor_bfm_sv_unit(fast)
-- Optimizing package execute_out_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_in_driver_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_monitor_bfm_sv_unit(fast)
-- Optimizing package memaccess_out_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_in_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_in_driver_bfm_sv_unit(fast)
-- Optimizing package writeback_out_monitor_bfm_sv_unit(fast)
-- Optimizing package writeback_out_driver_bfm_sv_unit(fast)
-- Optimizing package controller_in_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_in_driver_bfm_sv_unit(fast)
-- Optimizing package controller_out_monitor_bfm_sv_unit(fast)
-- Optimizing package controller_out_driver_bfm_sv_unit(fast)
-- Optimizing package imem_monitor_bfm_sv_unit(fast)
-- Optimizing package imem_driver_bfm_sv_unit(fast)
-- Optimizing package dmem_monitor_bfm_sv_unit(fast)
-- Optimizing package dmem_driver_bfm_sv_unit(fast)
-- Optimizing interface dmem_monitor_bfm(fast)
-- Optimizing interface dmem_driver_bfm(fast)
-- Optimizing interface imem_monitor_bfm(fast)
-- Optimizing interface imem_driver_bfm(fast)
-- Optimizing interface controller_out_monitor_bfm(fast)
-- Optimizing interface controller_out_driver_bfm(fast)
-- Optimizing interface controller_in_monitor_bfm(fast)
-- Optimizing interface controller_in_driver_bfm(fast)
-- Optimizing interface writeback_out_monitor_bfm(fast)
-- Optimizing interface writeback_out_driver_bfm(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast)
-- Optimizing interface writeback_in_driver_bfm(fast)
-- Optimizing interface memaccess_out_monitor_bfm(fast)
-- Optimizing interface memaccess_out_driver_bfm(fast)
-- Optimizing interface memaccess_in_monitor_bfm(fast)
-- Optimizing interface memaccess_in_driver_bfm(fast)
-- Optimizing interface execute_out_monitor_bfm(fast)
-- Optimizing interface execute_out_driver_bfm(fast)
-- Optimizing interface execute_in_monitor_bfm(fast)
-- Optimizing interface execute_in_driver_bfm(fast)
-- Optimizing interface decode_out_monitor_bfm(fast)
-- Optimizing interface decode_out_driver_bfm(fast)
-- Optimizing interface decode_in_monitor_bfm(fast)
-- Optimizing interface decode_in_driver_bfm(fast)
-- Optimizing interface fetch_out_monitor_bfm(fast)
-- Optimizing interface fetch_out_driver_bfm(fast)
-- Optimizing interface fetch_in_monitor_bfm(fast)
-- Optimizing interface fetch_in_driver_bfm(fast)
-- Optimizing interface dmem_if(fast)
-- Optimizing interface imem_if(fast)
-- Optimizing interface controller_out_if(fast)
-- Optimizing interface controller_in_if(fast)
-- Optimizing interface writeback_out_if(fast)
-- Optimizing interface writeback_in_if(fast)
-- Optimizing interface memaccess_out_if(fast)
-- Optimizing interface memaccess_in_if(fast)
-- Optimizing interface execute_out_if(fast)
-- Optimizing interface execute_in_if(fast)
-- Optimizing interface decode_out_if(fast)
-- Optimizing interface decode_in_if(fast)
-- Optimizing interface fetch_out_if(fast)
-- Optimizing interface fetch_in_if(fast)
-- Optimizing package uvmf_base_pkg_hdl(fast)
-- Optimizing package decode_in_pkg_hdl(fast)
-- Optimizing package decode_out_pkg_hdl(fast)
-- Optimizing package LC3_tests_pkg(fast)
-- Optimizing module Controller_Pipeline(fast)
-- Optimizing module hdl_top(fast)
-- Optimizing interface execute_in_monitor_bfm(fast__1)
-- Optimizing interface execute_out_monitor_bfm(fast__1)
-- Optimizing interface controller_out_monitor_bfm(fast__1)
-- Optimizing module Decode(fast)
-- Optimizing interface writeback_in_monitor_bfm(fast__1)
-- Optimizing interface dmem_driver_bfm(fast__1)
-- Optimizing interface controller_in_monitor_bfm(fast__1)
-- Optimizing interface decode_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_in_monitor_bfm(fast__1)
-- Optimizing interface imem_driver_bfm(fast__1)
-- Optimizing interface dmem_monitor_bfm(fast__1)
-- Optimizing interface fetch_in_monitor_bfm(fast__1)
-- Optimizing interface decode_in_monitor_bfm(fast__1)
-- Optimizing interface imem_monitor_bfm(fast__1)
-- Optimizing interface fetch_out_monitor_bfm(fast__1)
-- Optimizing interface memaccess_out_monitor_bfm(fast__1)
-- Optimizing interface writeback_out_monitor_bfm(fast__1)
-- Optimizing module LC3(fast)
-- Optimizing module RegFile(fast)
-- Optimizing module Writeback(fast)
-- Optimizing module MemAccess(fast)
-- Optimizing module ALU(fast)
-- Optimizing module Fetch(fast)
-- Optimizing module extension(fast)
-- Optimizing interface execute_in_if(fast__1)
-- Optimizing interface execute_out_if(fast__1)
-- Optimizing interface controller_out_if(fast__1)
-- Optimizing interface writeback_in_if(fast__1)
-- Optimizing interface controller_in_if(fast__1)
-- Optimizing package fetch_in_pkg(fast)
-- Optimizing package fetch_out_pkg(fast)
-- Optimizing package decode_in_pkg(fast)
-- Optimizing package decode_out_pkg(fast)
-- Optimizing package memaccess_in_pkg(fast)
-- Optimizing package memaccess_out_pkg(fast)
-- Optimizing package writeback_out_pkg(fast)
-- Optimizing package lc3_prediction_pkg(fast)
-- Optimizing package fetch_env_pkg(fast)
-- Optimizing package decode_env_pkg(fast)
-- Optimizing package execute_env_pkg(fast)
-- Optimizing package memaccess_env_pkg(fast)
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
** Warning: /mnt/ncsudrive/c/chsiao4/Fall2025/UVM/UVM_group_project/group6_p3/p3/project_benches/lc3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(103): (vopt-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.
-- Optimizing package writeback_env_pkg(fast)
-- Optimizing package controller_env_pkg(fast)
-- Optimizing package lc3_env_pkg(fast)
-- Optimizing package LC3_sequences_pkg(fast)
-- Optimizing module Execute(fast)
Optimized design name is optimized_debug_top_tb
End time: 16:26:48 on Nov 30,2025, Elapsed time: 0:00:15
Errors: 0, Warnings: 3
vsim -c    -sv_seed random +UVM_TESTNAME=lc3_alu_add_test +UVM_VERBOSITY=UVM_HIGH -permit_unmatched_virtual_intf +notimingchecks -suppress 8887 -solvefaildebug -solvefailtestcase  -uvmcontrol=none  -printsimstats    -do " coverage save -onexit lc3_alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;"  optimized_batch_top_tb  
Reading pref.tcl

# 2025.1_1

# vsim -c -sv_seed random "+UVM_TESTNAME=lc3_alu_add_test" "+UVM_VERBOSITY=UVM_HIGH" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -solvefaildebug -solvefailtestcase -uvmcontrol=none -printsimstats -do " coverage save -onexit lc3_alu_add_test.ucdb; set IterationLimit 140000; set NoQuitOnFinish 1;   run -all; quit -f;" optimized_batch_top_tb 
# Start time: 16:26:53 on Nov 30,2025
# //  Questa Sim-64
# //  Version 2025.1_1 linux_x86_64 Feb 13 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.imem_driver_bfm(fast)
# Loading work.imem_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.imem_pkg_hdl(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.controller_in_driver_bfm(fast)
# Loading work.controller_in_monitor_bfm(fast)
# Loading work.controller_out_driver_bfm(fast)
# Loading work.controller_out_monitor_bfm(fast)
# Loading work.dmem_driver_bfm(fast)
# Loading work.dmem_monitor_bfm(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.imem_pkg(fast)
# Loading work.controller_out_pkg_hdl(fast)
# Loading work.controller_out_pkg(fast)
# Loading work.controller_in_pkg_hdl(fast)
# Loading work.controller_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.controller_env_pkg(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.dmem_pkg_hdl(fast)
# Loading work.dmem_pkg(fast)
# Loading work.lc3_env_pkg(fast)
# Loading work.LC3_parameters_pkg(fast)
# Loading work.LC3_sequences_pkg(fast)
# Loading work.LC3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.hdl_top(fast)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.controller_in_if_sv_unit(fast)
# Loading work.controller_in_if(fast__1)
# Loading work.controller_out_if_sv_unit(fast)
# Loading work.controller_out_if(fast__1)
# Loading work.imem_if_sv_unit(fast)
# Loading work.imem_if(fast__1)
# Loading work.dmem_if_sv_unit(fast)
# Loading work.dmem_if(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.controller_in_monitor_bfm_sv_unit(fast)
# Loading work.controller_in_monitor_bfm(fast__1)
# Loading work.controller_out_monitor_bfm_sv_unit(fast)
# Loading work.controller_out_monitor_bfm(fast__1)
# Loading work.imem_monitor_bfm_sv_unit(fast)
# Loading work.imem_monitor_bfm(fast__1)
# Loading work.dmem_monitor_bfm_sv_unit(fast)
# Loading work.dmem_monitor_bfm(fast__1)
# Loading work.imem_driver_bfm_sv_unit(fast)
# Loading work.imem_driver_bfm(fast__1)
# Loading work.dmem_driver_bfm_sv_unit(fast)
# Loading work.dmem_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 3530662480
#  coverage save -onexit lc3_alu_add_test.ucdb
#  set IterationLimit 140000
# 140000
#  set NoQuitOnFinish 1
# 1
#    run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.4_2
# //  (C) 2013-2024 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init()
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test lc3_alu_add_test...
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_INFO @ 0.000ns: uvm_test_top [lc3_alu_add_test] Harry-> imem_responder_alu_add_sequence overridding imem_responder_sequence(base)...
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.controller_env.controller_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.execute_env.exe_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# UVM_WARNING @ 0.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# 
#### Factory Configuration (*)
# 
# No instance overrides are registered with this factory
# 
# Type Overrides:
# 
#   Requested Type           Override Type                  
#   -----------------------  -------------------------------
#   imem_responder_sequence  imem_responder_alu_add_sequence
# 
# All types registered with the factory: 267 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   LC3_bench_sequence_base
#   controller_env_configuration
#   controller_environment
#   controller_in2reg_adapter
#   controller_in_agent
#   controller_in_configuration
#   controller_in_driver
#   controller_in_monitor
#   controller_in_random_sequence
#   controller_in_responder_sequence
#   controller_in_sequence_base
#   controller_in_transaction
#   controller_in_transaction_coverage
#   controller_out2reg_adapter
#   controller_out_agent
#   controller_out_configuration
#   controller_out_driver
#   controller_out_monitor
#   controller_out_random_sequence
#   controller_out_responder_sequence
#   controller_out_sequence_base
#   controller_out_transaction
#   controller_out_transaction_coverage
#   decode_env_configuration
#   decode_environment
#   decode_in2reg_adapter
#   decode_in_agent
#   decode_in_configuration
#   decode_in_driver
#   decode_in_monitor
#   decode_in_random_sequence
#   decode_in_responder_sequence
#   decode_in_sequence_base
#   decode_in_transaction
#   decode_in_transaction_coverage
#   decode_out2reg_adapter
#   decode_out_agent
#   decode_out_configuration
#   decode_out_driver
#   decode_out_monitor
#   decode_out_random_sequence
#   decode_out_responder_sequence
#   decode_out_sequence_base
#   decode_out_transaction
#   decode_out_transaction_coverage
#   dmem2reg_adapter
#   dmem_agent
#   dmem_configuration
#   dmem_driver
#   dmem_monitor
#   dmem_random_sequence
#   dmem_responder_sequence
#   dmem_sequence_base
#   dmem_transaction
#   dmem_transaction_coverage
#   example_derived_test
#   example_derived_test_sequence
#   execute_env_configuration
#   execute_environment
#   execute_in2reg_adapter
#   execute_in_agent
#   execute_in_configuration
#   execute_in_driver
#   execute_in_monitor
#   execute_in_random_sequence
#   execute_in_responder_sequence
#   execute_in_sequence_base
#   execute_in_transaction
#   execute_in_transaction_coverage
#   execute_out2reg_adapter
#   execute_out_agent
#   execute_out_configuration
#   execute_out_driver
#   execute_out_monitor
#   execute_out_random_sequence
#   execute_out_responder_sequence
#   execute_out_sequence_base
#   execute_out_transaction
#   execute_out_transaction_coverage
#   fetch_env_configuration
#   fetch_environment
#   fetch_in2reg_adapter
#   fetch_in_agent
#   fetch_in_configuration
#   fetch_in_driver
#   fetch_in_monitor
#   fetch_in_random_sequence
#   fetch_in_responder_sequence
#   fetch_in_sequence_base
#   fetch_in_transaction
#   fetch_in_transaction_coverage
#   fetch_out2reg_adapter
#   fetch_out_agent
#   fetch_out_configuration
#   fetch_out_driver
#   fetch_out_monitor
#   fetch_out_random_sequence
#   fetch_out_responder_sequence
#   fetch_out_sequence_base
#   fetch_out_transaction
#   fetch_out_transaction_coverage
#   imem2reg_adapter
#   imem_agent
#   imem_alu_sequence
#   imem_alu_transaction
#   imem_configuration
#   imem_driver
#   imem_monitor
#   imem_random_sequence
#   imem_responder_alu_add_sequence
#   imem_responder_mem_ldr_sequence
#   imem_responder_sequence
#   imem_sequence_base
#   imem_transaction
#   imem_transaction_coverage
#   lc3_alu_add_test
#   lc3_alu_test
#   lc3_env_configuration
#   lc3_environment
#   lc3_ldr_test
#   memaccess_env_configuration
#   memaccess_environment
#   memaccess_in2reg_adapter
#   memaccess_in_agent
#   memaccess_in_configuration
#   memaccess_in_driver
#   memaccess_in_monitor
#   memaccess_in_random_sequence
#   memaccess_in_responder_sequence
#   memaccess_in_sequence_base
#   memaccess_in_transaction
#   memaccess_in_transaction_coverage
#   memaccess_out2reg_adapter
#   memaccess_out_agent
#   memaccess_out_configuration
#   memaccess_out_driver
#   memaccess_out_monitor
#   memaccess_out_random_sequence
#   memaccess_out_responder_sequence
#   memaccess_out_sequence_base
#   memaccess_out_transaction
#   memaccess_out_transaction_coverage
#   questa_uvm_recorder
#   register_test
#   register_test_sequence
#   test_top
#   writeback_env_configuration
#   writeback_environment
#   writeback_in2reg_adapter
#   writeback_in_agent
#   writeback_in_configuration
#   writeback_in_driver
#   writeback_in_monitor
#   writeback_in_random_sequence
#   writeback_in_responder_sequence
#   writeback_in_sequence_base
#   writeback_in_transaction
#   writeback_in_transaction_coverage
#   writeback_out2reg_adapter
#   writeback_out_agent
#   writeback_out_configuration
#   writeback_out_driver
#   writeback_out_monitor
#   writeback_out_random_sequence
#   writeback_out_responder_sequence
#   writeback_out_sequence_base
#   writeback_out_transaction
#   writeback_out_transaction_coverage
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0.000ns: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------------------------------------------------
# Name                                         Type                                                  Size  Value
# --------------------------------------------------------------------------------------------------------------
# uvm_test_top                                 lc3_alu_add_test                                      -     @537 
#   environment                                lc3_environment                                       -     @627 
#     controller_env                           controller_environment                                -     @760 
#       controller_in_agent                    controller_in_agent                                   -     @890 
#         controller_in_agent_monitor          controller_in_monitor                                 -     @1045
#           monitored_ap                       uvm_analysis_port                                     -     @1060
#         monitored_ap                         uvm_analysis_port                                     -     @1052
#       controller_out_agent                   controller_out_agent                                  -     @897 
#         controller_out_agent_monitor         controller_out_monitor                                -     @1070
#           monitored_ap                       uvm_analysis_port                                     -     @1085
#         monitored_ap                         uvm_analysis_port                                     -     @1077
#       controller_pred                        uvm_component                                         -     @904 
#         analysis_export                      uvm_analysis_imp_analysis_export                      -     @1093
#         analysis_port                        uvm_analysis_port                                     -     @1101
#       controller_scoreboard                  uvm_scoreboard                                        -     @911 
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @926 
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @918 
#       vsqr                                   uvm_sequencer                                         -     @934 
#         rsp_export                           uvm_analysis_export                                   -     @941 
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1035
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     decode_env                               decode_environment                                    -     @732 
#       dec_in_agent                           decode_in_agent                                       -     @1116
#         dec_in_agent_monitor                 decode_in_monitor                                     -     @1271
#           monitored_ap                       uvm_analysis_port                                     -     @1286
#         monitored_ap                         uvm_analysis_port                                     -     @1278
#       dec_out_agent                          decode_out_agent                                      -     @1123
#         dec_out_agent_monitor                decode_out_monitor                                    -     @1296
#           monitored_ap                       uvm_analysis_port                                     -     @1311
#         monitored_ap                         uvm_analysis_port                                     -     @1303
#       pred                                   uvm_component                                         -     @1130
#         decode_in_ae                         uvm_analysis_imp_decode_in_ae                         -     @1319
#         decode_out_ap                        uvm_analysis_port                                     -     @1327
#       scbd                                   uvm_scoreboard                                        -     @1137
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1152
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1144
#       vsqr                                   uvm_sequencer                                         -     @1160
#         rsp_export                           uvm_analysis_export                                   -     @1167
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1261
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     dmem_agent                               dmem_agent                                            -     @774 
#       dmem_agent_driver                      dmem_driver                                           -     @1471
#         rsp_port                             uvm_analysis_port                                     -     @1486
#         seq_item_port                        uvm_seq_item_pull_port                                -     @1478
#       dmem_agent_monitor                     dmem_monitor                                          -     @1344
#         monitored_ap                         uvm_analysis_port                                     -     @1494
#       monitored_ap                           uvm_analysis_port                                     -     @1351
#       sequencer                              uvm_sequencer                                         -     @1359
#         rsp_export                           uvm_analysis_export                                   -     @1366
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1460
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     execute_env                              execute_environment                                   -     @739 
#       exe_in_agent                           execute_in_agent                                      -     @1507
#         exe_in_agent_monitor                 execute_in_monitor                                    -     @1662
#           monitored_ap                       uvm_analysis_port                                     -     @1677
#         monitored_ap                         uvm_analysis_port                                     -     @1669
#       exe_out_agent                          execute_out_agent                                     -     @1514
#         exe_out_agent_monitor                execute_out_monitor                                   -     @1687
#           monitored_ap                       uvm_analysis_port                                     -     @1702
#         monitored_ap                         uvm_analysis_port                                     -     @1694
#       exe_pred                               uvm_component                                         -     @1521
#         execute_ae                           uvm_analysis_imp_execute_ae                           -     @1710
#         execute_ap                           uvm_analysis_port                                     -     @1718
#       exe_scoreboard                         uvm_scoreboard                                        -     @1528
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1543
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1535
#       vsqr                                   uvm_sequencer                                         -     @1551
#         rsp_export                           uvm_analysis_export                                   -     @1558
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1652
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     fetch_env                                fetch_environment                                     -     @725 
#       fetch_in_agent                         fetch_in_agent                                        -     @1733
#         fetch_in_agent_monitor               fetch_in_monitor                                      -     @1888
#           monitored_ap                       uvm_analysis_port                                     -     @1903
#         monitored_ap                         uvm_analysis_port                                     -     @1895
#       fetch_out_agent                        fetch_out_agent                                       -     @1740
#         fetch_out_agent_monitor              fetch_out_monitor                                     -     @1913
#           monitored_ap                       uvm_analysis_port                                     -     @1928
#         monitored_ap                         uvm_analysis_port                                     -     @1920
#       fetch_predictor                        uvm_component                                         -     @1747
#         analysis_export                      uvm_analysis_imp_analysis_export                      -     @1936
#         analysis_port                        uvm_analysis_port                                     -     @1944
#       fetch_scoreboard                       uvm_scoreboard                                        -     @1754
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @1769
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @1761
#       vsqr                                   uvm_sequencer                                         -     @1777
#         rsp_export                           uvm_analysis_export                                   -     @1784
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @1878
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     imem_agent                               imem_agent                                            -     @767 
#       imem_agent_driver                      imem_driver                                           -     @2088
#         rsp_port                             uvm_analysis_port                                     -     @2103
#         seq_item_port                        uvm_seq_item_pull_port                                -     @2095
#       imem_agent_monitor                     imem_monitor                                          -     @1961
#         monitored_ap                         uvm_analysis_port                                     -     @2111
#       monitored_ap                           uvm_analysis_port                                     -     @1968
#       sequencer                              uvm_sequencer                                         -     @1976
#         rsp_export                           uvm_analysis_export                                   -     @1983
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2077
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     memaccess_env                            memaccess_environment                                 -     @746 
#       memaccess_in_agt                       memaccess_in_agent                                    -     @2124
#         memaccess_in_agt_monitor             memaccess_in_monitor                                  -     @2279
#           monitored_ap                       uvm_analysis_port                                     -     @2294
#         monitored_ap                         uvm_analysis_port                                     -     @2286
#       memaccess_out_agt                      memaccess_out_agent                                   -     @2131
#         memaccess_out_agt_monitor            memaccess_out_monitor                                 -     @2304
#           monitored_ap                       uvm_analysis_port                                     -     @2319
#         monitored_ap                         uvm_analysis_port                                     -     @2311
#       memaccess_predictor                    uvm_component                                         -     @2138
#         memaccess_analysis_predictor_export  uvm_analysis_imp_memaccess_analysis_predictor_export  -     @2327
#         memaccess_analysis_predictor_port    uvm_analysis_port                                     -     @2335
#       memaccess_sb                           uvm_scoreboard                                        -     @2145
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @2160
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @2152
#       vsqr                                   uvm_sequencer                                         -     @2168
#         rsp_export                           uvm_analysis_export                                   -     @2175
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2269
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#     vsqr                                     uvm_sequencer                                         -     @781 
#       rsp_export                             uvm_analysis_export                                   -     @788 
#       seq_item_export                        uvm_seq_item_pull_imp                                 -     @882 
#       arbitration_queue                      array                                                 0     -    
#       lock_queue                             array                                                 0     -    
#       num_last_reqs                          integral                                              32    'd1  
#       num_last_rsps                          integral                                              32    'd1  
#     writeback_env                            writeback_environment                                 -     @753 
#       vsqr                                   uvm_sequencer                                         -     @2399
#         rsp_export                           uvm_analysis_export                                   -     @2406
#         seq_item_export                      uvm_seq_item_pull_imp                                 -     @2500
#         arbitration_queue                    array                                                 0     -    
#         lock_queue                           array                                                 0     -    
#         num_last_reqs                        integral                                              32    'd1  
#         num_last_rsps                        integral                                              32    'd1  
#       writeback_in_agent                     writeback_in_agent                                    -     @2355
#         monitored_ap                         uvm_analysis_port                                     -     @2522
#         writeback_in_agent_monitor           writeback_in_monitor                                  -     @2515
#           monitored_ap                       uvm_analysis_port                                     -     @2530
#       writeback_out_agent                    writeback_out_agent                                   -     @2362
#         monitored_ap                         uvm_analysis_port                                     -     @2547
#         writeback_out_agent_monitor          writeback_out_monitor                                 -     @2540
#           monitored_ap                       uvm_analysis_port                                     -     @2555
#       writeback_pred                         uvm_component                                         -     @2369
#         writeback_in_agent_ae                uvm_analysis_imp_writeback_in_agent_ae                -     @2563
#         writeback_sb_ap                      uvm_analysis_port                                     -     @2571
#       writeback_sb                           uvm_scoreboard                                        -     @2376
#         actual_analysis_export               uvm_analysis_imp_actual                               -     @2391
#         expected_analysis_export             uvm_analysis_imp_expected                             -     @2383
# --------------------------------------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0.000ns: reporter [Questa UVM] End Of Elaboration
# UVM_INFO @ 0.000ns: uvm_test_top [ALU_ADD_TEST] ===== LC3 ALU ADD TEST START =====
# UVM_INFO @ 0.000ns: uvm_test_top [CFG] 
# 
# 
# has_predictor:0x1 has_coverage:0x1 
# 
# 
# has_predictor:0x1 has_coverage:0x1 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# 
# UVM_INFO @ 0.000ns: reporter@@top_level_sequence [LC3_BENCH_SEQUENCE_BASE] Harry-> creating imem_agent_responder_seq...
# UVM_INFO @ 0.000ns: reporter@@top_level_sequence [LC3_BENCH_SEQUENCE_BASE] Harry-> created imem_agent_responder_seq...
# -----------------------------------------------------------
# Harry->Reset released at time 100.000ns -> DUT start running
# -----------------------------------------------------------
# UVM_INFO @ 100.000ns: uvm_test_top.environment.decode_env.pred [PRED] Transaction Received through decode_in_ae
# UVM_INFO @ 100.000ns: uvm_test_top.environment.decode_env.pred [PRED] Prediction sent from decode_model: ir=0x0 npc_out=0x0 e_control=0x6 w_control=0x0 mem_control=0x0
# UVM_INFO @ 100.000ns: uvm_test_top.environment.decode_env.dec_in_agent.dec_in_agent_monitor [MON] npc_in:0x0000 instr_dout:0x0000 start_time:0x0000000000000000 end_time:0x0000000000000064 psr:0x0 enable_decode:0x0 
# UVM_ERROR @ 100.000ns: uvm_test_top.environment.decode_env.scbd [SCBD] MISMATCH! - EXPECTED: ir:0x0000 e_control:0x06 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx npc_out:0x0000 mem_control:0x0 w_control:0x0 ACTUAL: ir:0x0000 e_control:0x00 start_time:0x0000000000000000 end_time:0x0000000000000064 npc_out:0x0000 mem_control:0x0 w_control:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.decode_env.dec_out_agent.dec_out_agent_monitor [MON] ir:0x0000 e_control:0x00 start_time:0x0000000000000000 end_time:0x0000000000000064 npc_out:0x0000 mem_control:0x0 w_control:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.execute_env.exe_pred [PRED] Transaction Received through execute_ae
# UVM_INFO @ 100.000ns: uvm_test_top.environment.execute_env.exe_pred [PRED] Prediction sent from execute_model: aluout=0x0 w_control_out=0x0 mem_control_out=0x0 m_data=0x0 dr=0x0 sr1=0x0 sr2=0x0 ir_exec=0x0 nzp=0x0 pcout=0x0
# UVM_INFO @ 100.000ns: uvm_test_top.environment.execute_env.exe_in_agent.exe_in_agent_monitor [MON] e_control:0x00 ir:0x0000 npc_in:0x0000 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 vsr1:0x0000 vsr2:0x0000 w_control_in:0x0 mem_control_in:0x0 enable_execute:0x0 mem_bypass_val:0x0000 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] MATCH! - EXPECTED: w_control_out:0x0 mem_control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 ir_exec:0x0000 nzp:0x0 m_data:0x0000 enable_execute:0x0 ACTUAL: w_control_out:0x0 mem_control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 ir_exec:0x0000 nzp:0x0 m_data:0x0000 enable_execute:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.execute_env.exe_out_agent.exe_out_agent_monitor [MON] w_control_out:0x0 mem_control_out:0x0 aluout:0x0000 pcout:0x0000 dr:0x0 sr1:0x0 sr2:0x0 ir_exec:0x0000 nzp:0x0 m_data:0x0000 enable_execute:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 1
# UVM_INFO @ 100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x0 M_Control:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000000 end_time:0x0000000000000064 transaction_view_h:0x00000000 
# UVM_ERROR @ 100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 start_time:0x0000000000000000 end_time:0x0000000000000064 transaction_view_h:0x00000000 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x0 start_time:0x0000000000000000 end_time:0x0000000000000064 transaction_view_h:0x00000000 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000064 end_time:0x000000000000006e transaction_view_h:0x00000000 
# UVM_ERROR @ 110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000064 end_time:0x000000000000006e transaction_view_h:0x00000000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000064 end_time:0x000000000000006e transaction_view_h:0x00000000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 110.000ns: uvm_test_top.environment.imem_agent.sequencer@@imem_agent_responder_seq [imem_responder_alu_add_sequence] Harry-> driving one ADD instr to imem... PC: 0x3000, Instr_dout: 0x1261 (opcode=ADD dr=R1 sr1=R1 op2=#1), complete_instr: 1
# UVM_INFO @ 120.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000000 end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 120.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000000 end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_ERROR @ 120.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000000 end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000000 end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 120.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 120.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000006e end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_ERROR @ 120.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000006e end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000006e end_time:0x0000000000000078 transaction_view_h:0x00000000 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 120.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 130.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 130.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 130.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000078 end_time:0x0000000000000082 transaction_view_h:0x00000000 
# UVM_ERROR @ 130.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000078 end_time:0x0000000000000082 transaction_view_h:0x00000000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000078 end_time:0x0000000000000082 transaction_view_h:0x00000000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 130.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 140.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_ERROR @ 140.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MISMATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 140.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000082 end_time:0x000000000000008c transaction_view_h:0x00000000 
# UVM_ERROR @ 140.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000082 end_time:0x000000000000008c transaction_view_h:0x00000000 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000082 end_time:0x000000000000008c transaction_view_h:0x00000000 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 140.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000078 end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 150.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000078 end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_ERROR @ 150.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000078 end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000078 end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 150.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 150.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 150.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000008c end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_ERROR @ 150.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000008c end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000008c end_time:0x0000000000000096 transaction_view_h:0x00000000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 150.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 160.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 160.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 160.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000096 end_time:0x00000000000000a0 transaction_view_h:0x00000000 
# UVM_ERROR @ 160.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000096 end_time:0x00000000000000a0 transaction_view_h:0x00000000 
# UVM_INFO @ 160.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000096 end_time:0x00000000000000a0 transaction_view_h:0x00000000 
# UVM_INFO @ 160.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 160.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 170.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 170.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 170.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000a0 end_time:0x00000000000000aa transaction_view_h:0x00000000 
# UVM_ERROR @ 170.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000a0 end_time:0x00000000000000aa transaction_view_h:0x00000000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000a0 end_time:0x00000000000000aa transaction_view_h:0x00000000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 170.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000096 end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 180.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000096 end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_ERROR @ 180.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000096 end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000096 end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 180.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 180.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000aa end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_ERROR @ 180.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000aa end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000aa end_time:0x00000000000000b4 transaction_view_h:0x00000000 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 180.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 190.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 190.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 190.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000b4 end_time:0x00000000000000be transaction_view_h:0x00000000 
# UVM_ERROR @ 190.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000b4 end_time:0x00000000000000be transaction_view_h:0x00000000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000b4 end_time:0x00000000000000be transaction_view_h:0x00000000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 190.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 200.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 200.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 200.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000be end_time:0x00000000000000c8 transaction_view_h:0x00000000 
# UVM_ERROR @ 200.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000be end_time:0x00000000000000c8 transaction_view_h:0x00000000 
# UVM_INFO @ 200.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000be end_time:0x00000000000000c8 transaction_view_h:0x00000000 
# UVM_INFO @ 200.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 200.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000b4 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 210.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000b4 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_ERROR @ 210.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000b4 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000b4 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 210.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 210.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 210.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000c8 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_ERROR @ 210.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000c8 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000c8 end_time:0x00000000000000d2 transaction_view_h:0x00000000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 210.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 220.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 220.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000d2 end_time:0x00000000000000dc transaction_view_h:0x00000000 
# UVM_ERROR @ 220.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000d2 end_time:0x00000000000000dc transaction_view_h:0x00000000 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000d2 end_time:0x00000000000000dc transaction_view_h:0x00000000 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 220.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 230.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 230.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000dc end_time:0x00000000000000e6 transaction_view_h:0x00000000 
# UVM_ERROR @ 230.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000dc end_time:0x00000000000000e6 transaction_view_h:0x00000000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000dc end_time:0x00000000000000e6 transaction_view_h:0x00000000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 230.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000d2 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 240.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000d2 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_ERROR @ 240.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000d2 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000d2 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 240.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 240.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000e6 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_ERROR @ 240.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000e6 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000e6 end_time:0x00000000000000f0 transaction_view_h:0x00000000 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 240.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 250.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 250.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000f0 end_time:0x00000000000000fa transaction_view_h:0x00000000 
# UVM_ERROR @ 250.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000f0 end_time:0x00000000000000fa transaction_view_h:0x00000000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000f0 end_time:0x00000000000000fa transaction_view_h:0x00000000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 250.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 260.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 260.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000000fa end_time:0x0000000000000104 transaction_view_h:0x00000000 
# UVM_ERROR @ 260.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000fa end_time:0x0000000000000104 transaction_view_h:0x00000000 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000000fa end_time:0x0000000000000104 transaction_view_h:0x00000000 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 260.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000f0 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 270.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000000f0 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_ERROR @ 270.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000f0 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000000f0 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 270.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 270.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000104 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_ERROR @ 270.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000104 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000104 end_time:0x000000000000010e transaction_view_h:0x00000000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 270.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 280.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 280.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000010e end_time:0x0000000000000118 transaction_view_h:0x00000000 
# UVM_ERROR @ 280.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000010e end_time:0x0000000000000118 transaction_view_h:0x00000000 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000010e end_time:0x0000000000000118 transaction_view_h:0x00000000 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 280.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 290.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 290.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000118 end_time:0x0000000000000122 transaction_view_h:0x00000000 
# UVM_ERROR @ 290.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000118 end_time:0x0000000000000122 transaction_view_h:0x00000000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000118 end_time:0x0000000000000122 transaction_view_h:0x00000000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 290.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000010e end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 300.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000010e end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_ERROR @ 300.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000010e end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000010e end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 300.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 300.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000122 end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_ERROR @ 300.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000122 end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000122 end_time:0x000000000000012c transaction_view_h:0x00000000 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 300.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 310.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 310.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000012c end_time:0x0000000000000136 transaction_view_h:0x00000000 
# UVM_ERROR @ 310.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000012c end_time:0x0000000000000136 transaction_view_h:0x00000000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000012c end_time:0x0000000000000136 transaction_view_h:0x00000000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 310.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 320.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 320.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000136 end_time:0x0000000000000140 transaction_view_h:0x00000000 
# UVM_ERROR @ 320.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000136 end_time:0x0000000000000140 transaction_view_h:0x00000000 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000136 end_time:0x0000000000000140 transaction_view_h:0x00000000 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 320.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000012c end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 330.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000012c end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_ERROR @ 330.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000012c end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000012c end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 330.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 330.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000140 end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_ERROR @ 330.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000140 end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000140 end_time:0x000000000000014a transaction_view_h:0x00000000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 330.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 340.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 340.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000014a end_time:0x0000000000000154 transaction_view_h:0x00000000 
# UVM_ERROR @ 340.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000014a end_time:0x0000000000000154 transaction_view_h:0x00000000 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000014a end_time:0x0000000000000154 transaction_view_h:0x00000000 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 340.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 350.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 350.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000154 end_time:0x000000000000015e transaction_view_h:0x00000000 
# UVM_ERROR @ 350.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000154 end_time:0x000000000000015e transaction_view_h:0x00000000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000154 end_time:0x000000000000015e transaction_view_h:0x00000000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 350.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000014a end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 360.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000014a end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_ERROR @ 360.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000014a end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000014a end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 360.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 360.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000015e end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_ERROR @ 360.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000015e end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000015e end_time:0x0000000000000168 transaction_view_h:0x00000000 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 360.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 370.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 370.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000168 end_time:0x0000000000000172 transaction_view_h:0x00000000 
# UVM_ERROR @ 370.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000168 end_time:0x0000000000000172 transaction_view_h:0x00000000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000168 end_time:0x0000000000000172 transaction_view_h:0x00000000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 370.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 380.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 380.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000172 end_time:0x000000000000017c transaction_view_h:0x00000000 
# UVM_ERROR @ 380.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000172 end_time:0x000000000000017c transaction_view_h:0x00000000 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000172 end_time:0x000000000000017c transaction_view_h:0x00000000 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 380.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000168 end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 390.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000168 end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_ERROR @ 390.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000168 end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000168 end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 390.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 390.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000017c end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_ERROR @ 390.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000017c end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000017c end_time:0x0000000000000186 transaction_view_h:0x00000000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 390.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 400.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 400.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000186 end_time:0x0000000000000190 transaction_view_h:0x00000000 
# UVM_ERROR @ 400.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000186 end_time:0x0000000000000190 transaction_view_h:0x00000000 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000186 end_time:0x0000000000000190 transaction_view_h:0x00000000 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 400.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 410.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 410.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000190 end_time:0x000000000000019a transaction_view_h:0x00000000 
# UVM_ERROR @ 410.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000190 end_time:0x000000000000019a transaction_view_h:0x00000000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000190 end_time:0x000000000000019a transaction_view_h:0x00000000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 410.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000186 end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 420.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000186 end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_ERROR @ 420.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000186 end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000186 end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 420.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 420.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000019a end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_ERROR @ 420.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000019a end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000019a end_time:0x00000000000001a4 transaction_view_h:0x00000000 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 420.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 430.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 430.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001a4 end_time:0x00000000000001ae transaction_view_h:0x00000000 
# UVM_ERROR @ 430.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001a4 end_time:0x00000000000001ae transaction_view_h:0x00000000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001a4 end_time:0x00000000000001ae transaction_view_h:0x00000000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 430.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 440.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 440.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001ae end_time:0x00000000000001b8 transaction_view_h:0x00000000 
# UVM_ERROR @ 440.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ae end_time:0x00000000000001b8 transaction_view_h:0x00000000 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ae end_time:0x00000000000001b8 transaction_view_h:0x00000000 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 440.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001a4 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 450.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001a4 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_ERROR @ 450.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001a4 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001a4 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 450.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 450.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001b8 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_ERROR @ 450.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001b8 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001b8 end_time:0x00000000000001c2 transaction_view_h:0x00000000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 450.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 460.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 460.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001c2 end_time:0x00000000000001cc transaction_view_h:0x00000000 
# UVM_ERROR @ 460.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001c2 end_time:0x00000000000001cc transaction_view_h:0x00000000 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001c2 end_time:0x00000000000001cc transaction_view_h:0x00000000 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 460.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 470.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 470.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001cc end_time:0x00000000000001d6 transaction_view_h:0x00000000 
# UVM_ERROR @ 470.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001cc end_time:0x00000000000001d6 transaction_view_h:0x00000000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001cc end_time:0x00000000000001d6 transaction_view_h:0x00000000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 470.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001c2 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 480.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001c2 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_ERROR @ 480.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001c2 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001c2 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 480.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 480.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001d6 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_ERROR @ 480.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001d6 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001d6 end_time:0x00000000000001e0 transaction_view_h:0x00000000 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 480.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 490.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 490.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001e0 end_time:0x00000000000001ea transaction_view_h:0x00000000 
# UVM_ERROR @ 490.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001e0 end_time:0x00000000000001ea transaction_view_h:0x00000000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001e0 end_time:0x00000000000001ea transaction_view_h:0x00000000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 490.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 500.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 500.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001ea end_time:0x00000000000001f4 transaction_view_h:0x00000000 
# UVM_ERROR @ 500.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ea end_time:0x00000000000001f4 transaction_view_h:0x00000000 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001ea end_time:0x00000000000001f4 transaction_view_h:0x00000000 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 500.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001e0 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 510.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001e0 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_ERROR @ 510.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001e0 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001e0 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 510.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 510.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001f4 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_ERROR @ 510.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001f4 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001f4 end_time:0x00000000000001fe transaction_view_h:0x00000000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 510.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 520.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 520.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000001fe end_time:0x0000000000000208 transaction_view_h:0x00000000 
# UVM_ERROR @ 520.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001fe end_time:0x0000000000000208 transaction_view_h:0x00000000 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000001fe end_time:0x0000000000000208 transaction_view_h:0x00000000 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 520.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 530.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 530.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000208 end_time:0x0000000000000212 transaction_view_h:0x00000000 
# UVM_ERROR @ 530.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000208 end_time:0x0000000000000212 transaction_view_h:0x00000000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000208 end_time:0x0000000000000212 transaction_view_h:0x00000000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 530.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001fe end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 540.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000001fe end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_ERROR @ 540.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001fe end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000001fe end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 540.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 540.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000212 end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_ERROR @ 540.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000212 end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000212 end_time:0x000000000000021c transaction_view_h:0x00000000 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 540.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 550.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 550.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000021c end_time:0x0000000000000226 transaction_view_h:0x00000000 
# UVM_ERROR @ 550.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000021c end_time:0x0000000000000226 transaction_view_h:0x00000000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000021c end_time:0x0000000000000226 transaction_view_h:0x00000000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 550.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 560.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 560.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000226 end_time:0x0000000000000230 transaction_view_h:0x00000000 
# UVM_ERROR @ 560.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000226 end_time:0x0000000000000230 transaction_view_h:0x00000000 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000226 end_time:0x0000000000000230 transaction_view_h:0x00000000 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 560.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000021c end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 570.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000021c end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_ERROR @ 570.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000021c end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000021c end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 570.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 570.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000230 end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_ERROR @ 570.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000230 end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000230 end_time:0x000000000000023a transaction_view_h:0x00000000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 570.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 580.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 580.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000023a end_time:0x0000000000000244 transaction_view_h:0x00000000 
# UVM_ERROR @ 580.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000023a end_time:0x0000000000000244 transaction_view_h:0x00000000 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000023a end_time:0x0000000000000244 transaction_view_h:0x00000000 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 580.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 590.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 590.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000244 end_time:0x000000000000024e transaction_view_h:0x00000000 
# UVM_ERROR @ 590.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000244 end_time:0x000000000000024e transaction_view_h:0x00000000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000244 end_time:0x000000000000024e transaction_view_h:0x00000000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 590.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000023a end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 600.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000023a end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_ERROR @ 600.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000023a end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000023a end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 600.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 600.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000024e end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_ERROR @ 600.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000024e end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000024e end_time:0x0000000000000258 transaction_view_h:0x00000000 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 600.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 610.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 610.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000258 end_time:0x0000000000000262 transaction_view_h:0x00000000 
# UVM_ERROR @ 610.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000258 end_time:0x0000000000000262 transaction_view_h:0x00000000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000258 end_time:0x0000000000000262 transaction_view_h:0x00000000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 610.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 620.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 620.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000262 end_time:0x000000000000026c transaction_view_h:0x00000000 
# UVM_ERROR @ 620.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000262 end_time:0x000000000000026c transaction_view_h:0x00000000 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000262 end_time:0x000000000000026c transaction_view_h:0x00000000 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 620.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000258 end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 630.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000258 end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_ERROR @ 630.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000258 end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000258 end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 630.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 630.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000026c end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_ERROR @ 630.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000026c end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000026c end_time:0x0000000000000276 transaction_view_h:0x00000000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 630.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 640.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 640.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000276 end_time:0x0000000000000280 transaction_view_h:0x00000000 
# UVM_ERROR @ 640.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000276 end_time:0x0000000000000280 transaction_view_h:0x00000000 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000276 end_time:0x0000000000000280 transaction_view_h:0x00000000 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 640.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 650.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 650.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000280 end_time:0x000000000000028a transaction_view_h:0x00000000 
# UVM_ERROR @ 650.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000280 end_time:0x000000000000028a transaction_view_h:0x00000000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000280 end_time:0x000000000000028a transaction_view_h:0x00000000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 650.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000276 end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 660.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000276 end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_ERROR @ 660.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000276 end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000276 end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 660.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 660.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000028a end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_ERROR @ 660.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000028a end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000028a end_time:0x0000000000000294 transaction_view_h:0x00000000 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 660.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 670.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 670.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000294 end_time:0x000000000000029e transaction_view_h:0x00000000 
# UVM_ERROR @ 670.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000294 end_time:0x000000000000029e transaction_view_h:0x00000000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000294 end_time:0x000000000000029e transaction_view_h:0x00000000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 670.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 680.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 680.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000029e end_time:0x00000000000002a8 transaction_view_h:0x00000000 
# UVM_ERROR @ 680.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000029e end_time:0x00000000000002a8 transaction_view_h:0x00000000 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000029e end_time:0x00000000000002a8 transaction_view_h:0x00000000 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 680.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000294 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 690.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000294 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_ERROR @ 690.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000294 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000294 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 690.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 690.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002a8 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_ERROR @ 690.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002a8 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002a8 end_time:0x00000000000002b2 transaction_view_h:0x00000000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 690.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 700.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 700.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002b2 end_time:0x00000000000002bc transaction_view_h:0x00000000 
# UVM_ERROR @ 700.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002b2 end_time:0x00000000000002bc transaction_view_h:0x00000000 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002b2 end_time:0x00000000000002bc transaction_view_h:0x00000000 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 700.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 710.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 710.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002bc end_time:0x00000000000002c6 transaction_view_h:0x00000000 
# UVM_ERROR @ 710.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002bc end_time:0x00000000000002c6 transaction_view_h:0x00000000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002bc end_time:0x00000000000002c6 transaction_view_h:0x00000000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 710.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002b2 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 720.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002b2 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_ERROR @ 720.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002b2 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002b2 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 720.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 720.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002c6 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_ERROR @ 720.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002c6 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002c6 end_time:0x00000000000002d0 transaction_view_h:0x00000000 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 720.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 730.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 730.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002d0 end_time:0x00000000000002da transaction_view_h:0x00000000 
# UVM_ERROR @ 730.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002d0 end_time:0x00000000000002da transaction_view_h:0x00000000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002d0 end_time:0x00000000000002da transaction_view_h:0x00000000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 730.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 740.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 740.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002da end_time:0x00000000000002e4 transaction_view_h:0x00000000 
# UVM_ERROR @ 740.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002da end_time:0x00000000000002e4 transaction_view_h:0x00000000 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002da end_time:0x00000000000002e4 transaction_view_h:0x00000000 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 740.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002d0 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 750.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002d0 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_ERROR @ 750.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002d0 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002d0 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 750.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 750.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002e4 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_ERROR @ 750.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002e4 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002e4 end_time:0x00000000000002ee transaction_view_h:0x00000000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 750.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 760.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 760.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002ee end_time:0x00000000000002f8 transaction_view_h:0x00000000 
# UVM_ERROR @ 760.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002ee end_time:0x00000000000002f8 transaction_view_h:0x00000000 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002ee end_time:0x00000000000002f8 transaction_view_h:0x00000000 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 760.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 770.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 770.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000002f8 end_time:0x0000000000000302 transaction_view_h:0x00000000 
# UVM_ERROR @ 770.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002f8 end_time:0x0000000000000302 transaction_view_h:0x00000000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000002f8 end_time:0x0000000000000302 transaction_view_h:0x00000000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 770.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002ee end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 780.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000002ee end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_ERROR @ 780.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002ee end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000002ee end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 780.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 780.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000302 end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_ERROR @ 780.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000302 end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000302 end_time:0x000000000000030c transaction_view_h:0x00000000 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 780.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 790.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 790.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000030c end_time:0x0000000000000316 transaction_view_h:0x00000000 
# UVM_ERROR @ 790.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000030c end_time:0x0000000000000316 transaction_view_h:0x00000000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000030c end_time:0x0000000000000316 transaction_view_h:0x00000000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 790.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 800.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 800.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000316 end_time:0x0000000000000320 transaction_view_h:0x00000000 
# UVM_ERROR @ 800.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000316 end_time:0x0000000000000320 transaction_view_h:0x00000000 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000316 end_time:0x0000000000000320 transaction_view_h:0x00000000 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 800.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000030c end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 810.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000030c end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_ERROR @ 810.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000030c end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000030c end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 810.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 810.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000320 end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_ERROR @ 810.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000320 end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000320 end_time:0x000000000000032a transaction_view_h:0x00000000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 810.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 820.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 820.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000032a end_time:0x0000000000000334 transaction_view_h:0x00000000 
# UVM_ERROR @ 820.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000032a end_time:0x0000000000000334 transaction_view_h:0x00000000 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000032a end_time:0x0000000000000334 transaction_view_h:0x00000000 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 820.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 830.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 830.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000334 end_time:0x000000000000033e transaction_view_h:0x00000000 
# UVM_ERROR @ 830.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000334 end_time:0x000000000000033e transaction_view_h:0x00000000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000334 end_time:0x000000000000033e transaction_view_h:0x00000000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 830.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000032a end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 840.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000032a end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_ERROR @ 840.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000032a end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000032a end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 840.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 840.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000033e end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_ERROR @ 840.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000033e end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000033e end_time:0x0000000000000348 transaction_view_h:0x00000000 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 840.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 850.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 850.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000348 end_time:0x0000000000000352 transaction_view_h:0x00000000 
# UVM_ERROR @ 850.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000348 end_time:0x0000000000000352 transaction_view_h:0x00000000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000348 end_time:0x0000000000000352 transaction_view_h:0x00000000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 850.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 860.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 860.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000352 end_time:0x000000000000035c transaction_view_h:0x00000000 
# UVM_ERROR @ 860.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000352 end_time:0x000000000000035c transaction_view_h:0x00000000 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000352 end_time:0x000000000000035c transaction_view_h:0x00000000 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 860.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000348 end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 870.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000348 end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_ERROR @ 870.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000348 end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000348 end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 870.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 870.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000035c end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_ERROR @ 870.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000035c end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000035c end_time:0x0000000000000366 transaction_view_h:0x00000000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 870.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 880.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 880.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000366 end_time:0x0000000000000370 transaction_view_h:0x00000000 
# UVM_ERROR @ 880.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000366 end_time:0x0000000000000370 transaction_view_h:0x00000000 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000366 end_time:0x0000000000000370 transaction_view_h:0x00000000 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 880.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 890.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 890.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000370 end_time:0x000000000000037a transaction_view_h:0x00000000 
# UVM_ERROR @ 890.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000370 end_time:0x000000000000037a transaction_view_h:0x00000000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000370 end_time:0x000000000000037a transaction_view_h:0x00000000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 890.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000366 end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 900.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000366 end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_ERROR @ 900.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000366 end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000366 end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 900.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 900.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000037a end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_ERROR @ 900.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000037a end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000037a end_time:0x0000000000000384 transaction_view_h:0x00000000 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 900.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 910.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 910.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000384 end_time:0x000000000000038e transaction_view_h:0x00000000 
# UVM_ERROR @ 910.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000384 end_time:0x000000000000038e transaction_view_h:0x00000000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000384 end_time:0x000000000000038e transaction_view_h:0x00000000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 910.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 920.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 920.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000038e end_time:0x0000000000000398 transaction_view_h:0x00000000 
# UVM_ERROR @ 920.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000038e end_time:0x0000000000000398 transaction_view_h:0x00000000 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000038e end_time:0x0000000000000398 transaction_view_h:0x00000000 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 920.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000384 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 930.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000384 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_ERROR @ 930.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000384 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000384 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 930.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 930.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000398 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_ERROR @ 930.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000398 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000398 end_time:0x00000000000003a2 transaction_view_h:0x00000000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 930.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 940.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 940.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003a2 end_time:0x00000000000003ac transaction_view_h:0x00000000 
# UVM_ERROR @ 940.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003a2 end_time:0x00000000000003ac transaction_view_h:0x00000000 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003a2 end_time:0x00000000000003ac transaction_view_h:0x00000000 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 940.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 950.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 950.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003ac end_time:0x00000000000003b6 transaction_view_h:0x00000000 
# UVM_ERROR @ 950.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ac end_time:0x00000000000003b6 transaction_view_h:0x00000000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ac end_time:0x00000000000003b6 transaction_view_h:0x00000000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 950.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003a2 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 960.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003a2 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_ERROR @ 960.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003a2 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003a2 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 960.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 960.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003b6 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_ERROR @ 960.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003b6 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003b6 end_time:0x00000000000003c0 transaction_view_h:0x00000000 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 960.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 970.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 970.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003c0 end_time:0x00000000000003ca transaction_view_h:0x00000000 
# UVM_ERROR @ 970.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003c0 end_time:0x00000000000003ca transaction_view_h:0x00000000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003c0 end_time:0x00000000000003ca transaction_view_h:0x00000000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 970.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 980.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 980.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003ca end_time:0x00000000000003d4 transaction_view_h:0x00000000 
# UVM_ERROR @ 980.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ca end_time:0x00000000000003d4 transaction_view_h:0x00000000 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003ca end_time:0x00000000000003d4 transaction_view_h:0x00000000 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 980.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003c0 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 990.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003c0 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_ERROR @ 990.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003c0 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003c0 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 990.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 990.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003d4 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_ERROR @ 990.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003d4 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003d4 end_time:0x00000000000003de transaction_view_h:0x00000000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 990.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003de end_time:0x00000000000003e8 transaction_view_h:0x00000000 
# UVM_ERROR @ 1000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003de end_time:0x00000000000003e8 transaction_view_h:0x00000000 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003de end_time:0x00000000000003e8 transaction_view_h:0x00000000 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1000.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003e8 end_time:0x00000000000003f2 transaction_view_h:0x00000000 
# UVM_ERROR @ 1010.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003e8 end_time:0x00000000000003f2 transaction_view_h:0x00000000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003e8 end_time:0x00000000000003f2 transaction_view_h:0x00000000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1010.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003de end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003de end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_ERROR @ 1020.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003de end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003de end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003f2 end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_ERROR @ 1020.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003f2 end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003f2 end_time:0x00000000000003fc transaction_view_h:0x00000000 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1020.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000003fc end_time:0x0000000000000406 transaction_view_h:0x00000000 
# UVM_ERROR @ 1030.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003fc end_time:0x0000000000000406 transaction_view_h:0x00000000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000003fc end_time:0x0000000000000406 transaction_view_h:0x00000000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1030.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000406 end_time:0x0000000000000410 transaction_view_h:0x00000000 
# UVM_ERROR @ 1040.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000406 end_time:0x0000000000000410 transaction_view_h:0x00000000 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000406 end_time:0x0000000000000410 transaction_view_h:0x00000000 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1040.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003fc end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000003fc end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_ERROR @ 1050.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003fc end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000003fc end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000410 end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_ERROR @ 1050.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000410 end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000410 end_time:0x000000000000041a transaction_view_h:0x00000000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1050.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000041a end_time:0x0000000000000424 transaction_view_h:0x00000000 
# UVM_ERROR @ 1060.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000041a end_time:0x0000000000000424 transaction_view_h:0x00000000 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000041a end_time:0x0000000000000424 transaction_view_h:0x00000000 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1060.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000424 end_time:0x000000000000042e transaction_view_h:0x00000000 
# UVM_ERROR @ 1070.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000424 end_time:0x000000000000042e transaction_view_h:0x00000000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000424 end_time:0x000000000000042e transaction_view_h:0x00000000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1070.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000041a end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000041a end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_ERROR @ 1080.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000041a end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000041a end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000042e end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_ERROR @ 1080.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000042e end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000042e end_time:0x0000000000000438 transaction_view_h:0x00000000 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1080.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000438 end_time:0x0000000000000442 transaction_view_h:0x00000000 
# UVM_ERROR @ 1090.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000438 end_time:0x0000000000000442 transaction_view_h:0x00000000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000438 end_time:0x0000000000000442 transaction_view_h:0x00000000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1090.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000442 end_time:0x000000000000044c transaction_view_h:0x00000000 
# UVM_ERROR @ 1100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000442 end_time:0x000000000000044c transaction_view_h:0x00000000 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000442 end_time:0x000000000000044c transaction_view_h:0x00000000 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000438 end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000438 end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_ERROR @ 1110.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000438 end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000438 end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000044c end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_ERROR @ 1110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000044c end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000044c end_time:0x0000000000000456 transaction_view_h:0x00000000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1110.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000456 end_time:0x0000000000000460 transaction_view_h:0x00000000 
# UVM_ERROR @ 1120.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000456 end_time:0x0000000000000460 transaction_view_h:0x00000000 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000456 end_time:0x0000000000000460 transaction_view_h:0x00000000 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1120.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000460 end_time:0x000000000000046a transaction_view_h:0x00000000 
# UVM_ERROR @ 1130.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000460 end_time:0x000000000000046a transaction_view_h:0x00000000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000460 end_time:0x000000000000046a transaction_view_h:0x00000000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1130.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000456 end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000456 end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_ERROR @ 1140.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000456 end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000456 end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000046a end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_ERROR @ 1140.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000046a end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000046a end_time:0x0000000000000474 transaction_view_h:0x00000000 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1140.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000474 end_time:0x000000000000047e transaction_view_h:0x00000000 
# UVM_ERROR @ 1150.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000474 end_time:0x000000000000047e transaction_view_h:0x00000000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000474 end_time:0x000000000000047e transaction_view_h:0x00000000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1150.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000047e end_time:0x0000000000000488 transaction_view_h:0x00000000 
# UVM_ERROR @ 1160.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000047e end_time:0x0000000000000488 transaction_view_h:0x00000000 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000047e end_time:0x0000000000000488 transaction_view_h:0x00000000 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1160.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000474 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000474 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_ERROR @ 1170.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000474 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000474 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000488 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_ERROR @ 1170.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000488 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000488 end_time:0x0000000000000492 transaction_view_h:0x00000000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1170.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000492 end_time:0x000000000000049c transaction_view_h:0x00000000 
# UVM_ERROR @ 1180.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000492 end_time:0x000000000000049c transaction_view_h:0x00000000 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000492 end_time:0x000000000000049c transaction_view_h:0x00000000 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1180.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000049c end_time:0x00000000000004a6 transaction_view_h:0x00000000 
# UVM_ERROR @ 1190.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000049c end_time:0x00000000000004a6 transaction_view_h:0x00000000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000049c end_time:0x00000000000004a6 transaction_view_h:0x00000000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1190.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000492 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000492 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1200.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000492 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000492 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004a6 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1200.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004a6 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004a6 end_time:0x00000000000004b0 transaction_view_h:0x00000000 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1200.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004b0 end_time:0x00000000000004ba transaction_view_h:0x00000000 
# UVM_ERROR @ 1210.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004b0 end_time:0x00000000000004ba transaction_view_h:0x00000000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004b0 end_time:0x00000000000004ba transaction_view_h:0x00000000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1210.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004ba end_time:0x00000000000004c4 transaction_view_h:0x00000000 
# UVM_ERROR @ 1220.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ba end_time:0x00000000000004c4 transaction_view_h:0x00000000 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ba end_time:0x00000000000004c4 transaction_view_h:0x00000000 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1220.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004b0 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004b0 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_ERROR @ 1230.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004b0 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004b0 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004c4 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_ERROR @ 1230.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004c4 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004c4 end_time:0x00000000000004ce transaction_view_h:0x00000000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1230.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004ce end_time:0x00000000000004d8 transaction_view_h:0x00000000 
# UVM_ERROR @ 1240.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ce end_time:0x00000000000004d8 transaction_view_h:0x00000000 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ce end_time:0x00000000000004d8 transaction_view_h:0x00000000 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1240.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004d8 end_time:0x00000000000004e2 transaction_view_h:0x00000000 
# UVM_ERROR @ 1250.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004d8 end_time:0x00000000000004e2 transaction_view_h:0x00000000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004d8 end_time:0x00000000000004e2 transaction_view_h:0x00000000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1250.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004ce end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004ce end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_ERROR @ 1260.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004ce end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004ce end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004e2 end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_ERROR @ 1260.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004e2 end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004e2 end_time:0x00000000000004ec transaction_view_h:0x00000000 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1260.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004ec end_time:0x00000000000004f6 transaction_view_h:0x00000000 
# UVM_ERROR @ 1270.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ec end_time:0x00000000000004f6 transaction_view_h:0x00000000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004ec end_time:0x00000000000004f6 transaction_view_h:0x00000000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1270.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000004f6 end_time:0x0000000000000500 transaction_view_h:0x00000000 
# UVM_ERROR @ 1280.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004f6 end_time:0x0000000000000500 transaction_view_h:0x00000000 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000004f6 end_time:0x0000000000000500 transaction_view_h:0x00000000 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1280.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004ec end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000004ec end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_ERROR @ 1290.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004ec end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000004ec end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000500 end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_ERROR @ 1290.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000500 end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000500 end_time:0x000000000000050a transaction_view_h:0x00000000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1290.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000050a end_time:0x0000000000000514 transaction_view_h:0x00000000 
# UVM_ERROR @ 1300.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000050a end_time:0x0000000000000514 transaction_view_h:0x00000000 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000050a end_time:0x0000000000000514 transaction_view_h:0x00000000 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1300.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000514 end_time:0x000000000000051e transaction_view_h:0x00000000 
# UVM_ERROR @ 1310.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000514 end_time:0x000000000000051e transaction_view_h:0x00000000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000514 end_time:0x000000000000051e transaction_view_h:0x00000000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1310.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000050a end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000050a end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_ERROR @ 1320.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000050a end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000050a end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000051e end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_ERROR @ 1320.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000051e end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000051e end_time:0x0000000000000528 transaction_view_h:0x00000000 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1320.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000528 end_time:0x0000000000000532 transaction_view_h:0x00000000 
# UVM_ERROR @ 1330.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000528 end_time:0x0000000000000532 transaction_view_h:0x00000000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000528 end_time:0x0000000000000532 transaction_view_h:0x00000000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1330.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000532 end_time:0x000000000000053c transaction_view_h:0x00000000 
# UVM_ERROR @ 1340.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000532 end_time:0x000000000000053c transaction_view_h:0x00000000 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000532 end_time:0x000000000000053c transaction_view_h:0x00000000 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1340.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000528 end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000528 end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_ERROR @ 1350.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000528 end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000528 end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000053c end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_ERROR @ 1350.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000053c end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000053c end_time:0x0000000000000546 transaction_view_h:0x00000000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1350.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000546 end_time:0x0000000000000550 transaction_view_h:0x00000000 
# UVM_ERROR @ 1360.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000546 end_time:0x0000000000000550 transaction_view_h:0x00000000 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000546 end_time:0x0000000000000550 transaction_view_h:0x00000000 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1360.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000550 end_time:0x000000000000055a transaction_view_h:0x00000000 
# UVM_ERROR @ 1370.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000550 end_time:0x000000000000055a transaction_view_h:0x00000000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000550 end_time:0x000000000000055a transaction_view_h:0x00000000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1370.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000546 end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000546 end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_ERROR @ 1380.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000546 end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000546 end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000055a end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_ERROR @ 1380.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000055a end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000055a end_time:0x0000000000000564 transaction_view_h:0x00000000 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1380.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000564 end_time:0x000000000000056e transaction_view_h:0x00000000 
# UVM_ERROR @ 1390.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000564 end_time:0x000000000000056e transaction_view_h:0x00000000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000564 end_time:0x000000000000056e transaction_view_h:0x00000000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1390.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000056e end_time:0x0000000000000578 transaction_view_h:0x00000000 
# UVM_ERROR @ 1400.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000056e end_time:0x0000000000000578 transaction_view_h:0x00000000 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000056e end_time:0x0000000000000578 transaction_view_h:0x00000000 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1400.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000564 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000564 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_ERROR @ 1410.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000564 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000564 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000578 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_ERROR @ 1410.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000578 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000578 end_time:0x0000000000000582 transaction_view_h:0x00000000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1410.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000582 end_time:0x000000000000058c transaction_view_h:0x00000000 
# UVM_ERROR @ 1420.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000582 end_time:0x000000000000058c transaction_view_h:0x00000000 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000582 end_time:0x000000000000058c transaction_view_h:0x00000000 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1420.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000058c end_time:0x0000000000000596 transaction_view_h:0x00000000 
# UVM_ERROR @ 1430.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000058c end_time:0x0000000000000596 transaction_view_h:0x00000000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000058c end_time:0x0000000000000596 transaction_view_h:0x00000000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1430.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000582 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000582 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1440.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000582 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000582 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000596 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1440.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000596 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000596 end_time:0x00000000000005a0 transaction_view_h:0x00000000 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1440.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005a0 end_time:0x00000000000005aa transaction_view_h:0x00000000 
# UVM_ERROR @ 1450.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005a0 end_time:0x00000000000005aa transaction_view_h:0x00000000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005a0 end_time:0x00000000000005aa transaction_view_h:0x00000000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1450.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005aa end_time:0x00000000000005b4 transaction_view_h:0x00000000 
# UVM_ERROR @ 1460.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005aa end_time:0x00000000000005b4 transaction_view_h:0x00000000 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005aa end_time:0x00000000000005b4 transaction_view_h:0x00000000 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1460.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005a0 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005a0 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_ERROR @ 1470.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005a0 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005a0 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005b4 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_ERROR @ 1470.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005b4 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005b4 end_time:0x00000000000005be transaction_view_h:0x00000000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1470.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005be end_time:0x00000000000005c8 transaction_view_h:0x00000000 
# UVM_ERROR @ 1480.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005be end_time:0x00000000000005c8 transaction_view_h:0x00000000 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005be end_time:0x00000000000005c8 transaction_view_h:0x00000000 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1480.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005c8 end_time:0x00000000000005d2 transaction_view_h:0x00000000 
# UVM_ERROR @ 1490.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005c8 end_time:0x00000000000005d2 transaction_view_h:0x00000000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005c8 end_time:0x00000000000005d2 transaction_view_h:0x00000000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1490.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005be end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005be end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_ERROR @ 1500.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005be end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005be end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005d2 end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_ERROR @ 1500.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005d2 end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005d2 end_time:0x00000000000005dc transaction_view_h:0x00000000 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1500.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005dc end_time:0x00000000000005e6 transaction_view_h:0x00000000 
# UVM_ERROR @ 1510.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005dc end_time:0x00000000000005e6 transaction_view_h:0x00000000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005dc end_time:0x00000000000005e6 transaction_view_h:0x00000000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1510.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005e6 end_time:0x00000000000005f0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1520.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005e6 end_time:0x00000000000005f0 transaction_view_h:0x00000000 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005e6 end_time:0x00000000000005f0 transaction_view_h:0x00000000 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1520.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005dc end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005dc end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_ERROR @ 1530.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005dc end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005dc end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005f0 end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_ERROR @ 1530.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005f0 end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005f0 end_time:0x00000000000005fa transaction_view_h:0x00000000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1530.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000005fa end_time:0x0000000000000604 transaction_view_h:0x00000000 
# UVM_ERROR @ 1540.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005fa end_time:0x0000000000000604 transaction_view_h:0x00000000 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000005fa end_time:0x0000000000000604 transaction_view_h:0x00000000 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1540.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000604 end_time:0x000000000000060e transaction_view_h:0x00000000 
# UVM_ERROR @ 1550.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000604 end_time:0x000000000000060e transaction_view_h:0x00000000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000604 end_time:0x000000000000060e transaction_view_h:0x00000000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1550.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005fa end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000005fa end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_ERROR @ 1560.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005fa end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000005fa end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000060e end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_ERROR @ 1560.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000060e end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000060e end_time:0x0000000000000618 transaction_view_h:0x00000000 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1560.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000618 end_time:0x0000000000000622 transaction_view_h:0x00000000 
# UVM_ERROR @ 1570.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000618 end_time:0x0000000000000622 transaction_view_h:0x00000000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000618 end_time:0x0000000000000622 transaction_view_h:0x00000000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1570.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000622 end_time:0x000000000000062c transaction_view_h:0x00000000 
# UVM_ERROR @ 1580.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000622 end_time:0x000000000000062c transaction_view_h:0x00000000 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000622 end_time:0x000000000000062c transaction_view_h:0x00000000 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1580.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000618 end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000618 end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_ERROR @ 1590.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000618 end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000618 end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000062c end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_ERROR @ 1590.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000062c end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000062c end_time:0x0000000000000636 transaction_view_h:0x00000000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1590.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000636 end_time:0x0000000000000640 transaction_view_h:0x00000000 
# UVM_ERROR @ 1600.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000636 end_time:0x0000000000000640 transaction_view_h:0x00000000 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000636 end_time:0x0000000000000640 transaction_view_h:0x00000000 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1600.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000640 end_time:0x000000000000064a transaction_view_h:0x00000000 
# UVM_ERROR @ 1610.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000640 end_time:0x000000000000064a transaction_view_h:0x00000000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000640 end_time:0x000000000000064a transaction_view_h:0x00000000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1610.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000636 end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000636 end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_ERROR @ 1620.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000636 end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000636 end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000064a end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_ERROR @ 1620.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000064a end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000064a end_time:0x0000000000000654 transaction_view_h:0x00000000 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1620.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000654 end_time:0x000000000000065e transaction_view_h:0x00000000 
# UVM_ERROR @ 1630.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000654 end_time:0x000000000000065e transaction_view_h:0x00000000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000654 end_time:0x000000000000065e transaction_view_h:0x00000000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1630.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000065e end_time:0x0000000000000668 transaction_view_h:0x00000000 
# UVM_ERROR @ 1640.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000065e end_time:0x0000000000000668 transaction_view_h:0x00000000 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000065e end_time:0x0000000000000668 transaction_view_h:0x00000000 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1640.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000654 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000654 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_ERROR @ 1650.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000654 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000654 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000668 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_ERROR @ 1650.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000668 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000668 end_time:0x0000000000000672 transaction_view_h:0x00000000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1650.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000672 end_time:0x000000000000067c transaction_view_h:0x00000000 
# UVM_ERROR @ 1660.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000672 end_time:0x000000000000067c transaction_view_h:0x00000000 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000672 end_time:0x000000000000067c transaction_view_h:0x00000000 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1660.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000067c end_time:0x0000000000000686 transaction_view_h:0x00000000 
# UVM_ERROR @ 1670.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000067c end_time:0x0000000000000686 transaction_view_h:0x00000000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000067c end_time:0x0000000000000686 transaction_view_h:0x00000000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1670.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000672 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000672 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_ERROR @ 1680.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000672 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000672 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000686 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_ERROR @ 1680.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000686 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000686 end_time:0x0000000000000690 transaction_view_h:0x00000000 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1680.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000690 end_time:0x000000000000069a transaction_view_h:0x00000000 
# UVM_ERROR @ 1690.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000690 end_time:0x000000000000069a transaction_view_h:0x00000000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000690 end_time:0x000000000000069a transaction_view_h:0x00000000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1690.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000069a end_time:0x00000000000006a4 transaction_view_h:0x00000000 
# UVM_ERROR @ 1700.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000069a end_time:0x00000000000006a4 transaction_view_h:0x00000000 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000069a end_time:0x00000000000006a4 transaction_view_h:0x00000000 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1700.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000690 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000690 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_ERROR @ 1710.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000690 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000690 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006a4 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_ERROR @ 1710.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006a4 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006a4 end_time:0x00000000000006ae transaction_view_h:0x00000000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1710.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006ae end_time:0x00000000000006b8 transaction_view_h:0x00000000 
# UVM_ERROR @ 1720.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006ae end_time:0x00000000000006b8 transaction_view_h:0x00000000 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006ae end_time:0x00000000000006b8 transaction_view_h:0x00000000 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1720.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006b8 end_time:0x00000000000006c2 transaction_view_h:0x00000000 
# UVM_ERROR @ 1730.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006b8 end_time:0x00000000000006c2 transaction_view_h:0x00000000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006b8 end_time:0x00000000000006c2 transaction_view_h:0x00000000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1730.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006ae end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006ae end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_ERROR @ 1740.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006ae end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006ae end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006c2 end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_ERROR @ 1740.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006c2 end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006c2 end_time:0x00000000000006cc transaction_view_h:0x00000000 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1740.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006cc end_time:0x00000000000006d6 transaction_view_h:0x00000000 
# UVM_ERROR @ 1750.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006cc end_time:0x00000000000006d6 transaction_view_h:0x00000000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006cc end_time:0x00000000000006d6 transaction_view_h:0x00000000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1750.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006d6 end_time:0x00000000000006e0 transaction_view_h:0x00000000 
# UVM_ERROR @ 1760.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006d6 end_time:0x00000000000006e0 transaction_view_h:0x00000000 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006d6 end_time:0x00000000000006e0 transaction_view_h:0x00000000 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1760.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006cc end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006cc end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_ERROR @ 1770.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006cc end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006cc end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006e0 end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_ERROR @ 1770.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006e0 end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006e0 end_time:0x00000000000006ea transaction_view_h:0x00000000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1770.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006ea end_time:0x00000000000006f4 transaction_view_h:0x00000000 
# UVM_ERROR @ 1780.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006ea end_time:0x00000000000006f4 transaction_view_h:0x00000000 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006ea end_time:0x00000000000006f4 transaction_view_h:0x00000000 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1780.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006f4 end_time:0x00000000000006fe transaction_view_h:0x00000000 
# UVM_ERROR @ 1790.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006f4 end_time:0x00000000000006fe transaction_view_h:0x00000000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006f4 end_time:0x00000000000006fe transaction_view_h:0x00000000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1790.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006ea end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000006ea end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_ERROR @ 1800.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006ea end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000006ea end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000006fe end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_ERROR @ 1800.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006fe end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000006fe end_time:0x0000000000000708 transaction_view_h:0x00000000 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1800.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000708 end_time:0x0000000000000712 transaction_view_h:0x00000000 
# UVM_ERROR @ 1810.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000708 end_time:0x0000000000000712 transaction_view_h:0x00000000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000708 end_time:0x0000000000000712 transaction_view_h:0x00000000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1810.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000712 end_time:0x000000000000071c transaction_view_h:0x00000000 
# UVM_ERROR @ 1820.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000712 end_time:0x000000000000071c transaction_view_h:0x00000000 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000712 end_time:0x000000000000071c transaction_view_h:0x00000000 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1820.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000708 end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000708 end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_ERROR @ 1830.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000708 end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000708 end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000071c end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_ERROR @ 1830.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000071c end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000071c end_time:0x0000000000000726 transaction_view_h:0x00000000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1830.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000726 end_time:0x0000000000000730 transaction_view_h:0x00000000 
# UVM_ERROR @ 1840.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000726 end_time:0x0000000000000730 transaction_view_h:0x00000000 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000726 end_time:0x0000000000000730 transaction_view_h:0x00000000 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1840.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000730 end_time:0x000000000000073a transaction_view_h:0x00000000 
# UVM_ERROR @ 1850.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000730 end_time:0x000000000000073a transaction_view_h:0x00000000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000730 end_time:0x000000000000073a transaction_view_h:0x00000000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1850.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000726 end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000726 end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_ERROR @ 1860.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000726 end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000726 end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000073a end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_ERROR @ 1860.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000073a end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000073a end_time:0x0000000000000744 transaction_view_h:0x00000000 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1860.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000744 end_time:0x000000000000074e transaction_view_h:0x00000000 
# UVM_ERROR @ 1870.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000744 end_time:0x000000000000074e transaction_view_h:0x00000000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000744 end_time:0x000000000000074e transaction_view_h:0x00000000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1870.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000074e end_time:0x0000000000000758 transaction_view_h:0x00000000 
# UVM_ERROR @ 1880.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000074e end_time:0x0000000000000758 transaction_view_h:0x00000000 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000074e end_time:0x0000000000000758 transaction_view_h:0x00000000 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1880.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000744 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000744 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_ERROR @ 1890.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000744 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000744 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000758 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_ERROR @ 1890.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000758 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000758 end_time:0x0000000000000762 transaction_view_h:0x00000000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1890.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000762 end_time:0x000000000000076c transaction_view_h:0x00000000 
# UVM_ERROR @ 1900.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000762 end_time:0x000000000000076c transaction_view_h:0x00000000 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000762 end_time:0x000000000000076c transaction_view_h:0x00000000 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1900.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000076c end_time:0x0000000000000776 transaction_view_h:0x00000000 
# UVM_ERROR @ 1910.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000076c end_time:0x0000000000000776 transaction_view_h:0x00000000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000076c end_time:0x0000000000000776 transaction_view_h:0x00000000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1910.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000762 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000762 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_ERROR @ 1920.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000762 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000762 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000776 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_ERROR @ 1920.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000776 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000776 end_time:0x0000000000000780 transaction_view_h:0x00000000 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1920.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000780 end_time:0x000000000000078a transaction_view_h:0x00000000 
# UVM_ERROR @ 1930.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000780 end_time:0x000000000000078a transaction_view_h:0x00000000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000780 end_time:0x000000000000078a transaction_view_h:0x00000000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1930.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000078a end_time:0x0000000000000794 transaction_view_h:0x00000000 
# UVM_ERROR @ 1940.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000078a end_time:0x0000000000000794 transaction_view_h:0x00000000 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000078a end_time:0x0000000000000794 transaction_view_h:0x00000000 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1940.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000780 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000780 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_ERROR @ 1950.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000780 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000780 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000794 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_ERROR @ 1950.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000794 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000794 end_time:0x000000000000079e transaction_view_h:0x00000000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1950.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000079e end_time:0x00000000000007a8 transaction_view_h:0x00000000 
# UVM_ERROR @ 1960.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000079e end_time:0x00000000000007a8 transaction_view_h:0x00000000 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000079e end_time:0x00000000000007a8 transaction_view_h:0x00000000 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1960.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007a8 end_time:0x00000000000007b2 transaction_view_h:0x00000000 
# UVM_ERROR @ 1970.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007a8 end_time:0x00000000000007b2 transaction_view_h:0x00000000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007a8 end_time:0x00000000000007b2 transaction_view_h:0x00000000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1970.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000079e end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000079e end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_ERROR @ 1980.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000079e end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000079e end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007b2 end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_ERROR @ 1980.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007b2 end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007b2 end_time:0x00000000000007bc transaction_view_h:0x00000000 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1980.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007bc end_time:0x00000000000007c6 transaction_view_h:0x00000000 
# UVM_ERROR @ 1990.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007bc end_time:0x00000000000007c6 transaction_view_h:0x00000000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007bc end_time:0x00000000000007c6 transaction_view_h:0x00000000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 1990.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007c6 end_time:0x00000000000007d0 transaction_view_h:0x00000000 
# UVM_ERROR @ 2000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007c6 end_time:0x00000000000007d0 transaction_view_h:0x00000000 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007c6 end_time:0x00000000000007d0 transaction_view_h:0x00000000 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2000.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007bc end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007bc end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_ERROR @ 2010.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007bc end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007bc end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007d0 end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_ERROR @ 2010.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007d0 end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007d0 end_time:0x00000000000007da transaction_view_h:0x00000000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2010.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007da end_time:0x00000000000007e4 transaction_view_h:0x00000000 
# UVM_ERROR @ 2020.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007da end_time:0x00000000000007e4 transaction_view_h:0x00000000 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007da end_time:0x00000000000007e4 transaction_view_h:0x00000000 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2020.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007e4 end_time:0x00000000000007ee transaction_view_h:0x00000000 
# UVM_ERROR @ 2030.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007e4 end_time:0x00000000000007ee transaction_view_h:0x00000000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007e4 end_time:0x00000000000007ee transaction_view_h:0x00000000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2030.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007da end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007da end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2040.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007da end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007da end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007ee end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2040.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007ee end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007ee end_time:0x00000000000007f8 transaction_view_h:0x00000000 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2040.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000007f8 end_time:0x0000000000000802 transaction_view_h:0x00000000 
# UVM_ERROR @ 2050.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007f8 end_time:0x0000000000000802 transaction_view_h:0x00000000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000007f8 end_time:0x0000000000000802 transaction_view_h:0x00000000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2050.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000802 end_time:0x000000000000080c transaction_view_h:0x00000000 
# UVM_ERROR @ 2060.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000802 end_time:0x000000000000080c transaction_view_h:0x00000000 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000802 end_time:0x000000000000080c transaction_view_h:0x00000000 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2060.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007f8 end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000007f8 end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_ERROR @ 2070.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007f8 end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000007f8 end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000080c end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_ERROR @ 2070.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000080c end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000080c end_time:0x0000000000000816 transaction_view_h:0x00000000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2070.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000816 end_time:0x0000000000000820 transaction_view_h:0x00000000 
# UVM_ERROR @ 2080.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000816 end_time:0x0000000000000820 transaction_view_h:0x00000000 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000816 end_time:0x0000000000000820 transaction_view_h:0x00000000 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2080.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000820 end_time:0x000000000000082a transaction_view_h:0x00000000 
# UVM_ERROR @ 2090.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000820 end_time:0x000000000000082a transaction_view_h:0x00000000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000820 end_time:0x000000000000082a transaction_view_h:0x00000000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2090.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000816 end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000816 end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_ERROR @ 2100.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000816 end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000816 end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000082a end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_ERROR @ 2100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000082a end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000082a end_time:0x0000000000000834 transaction_view_h:0x00000000 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000834 end_time:0x000000000000083e transaction_view_h:0x00000000 
# UVM_ERROR @ 2110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000834 end_time:0x000000000000083e transaction_view_h:0x00000000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000834 end_time:0x000000000000083e transaction_view_h:0x00000000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2110.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000083e end_time:0x0000000000000848 transaction_view_h:0x00000000 
# UVM_ERROR @ 2120.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000083e end_time:0x0000000000000848 transaction_view_h:0x00000000 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000083e end_time:0x0000000000000848 transaction_view_h:0x00000000 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2120.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000834 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000834 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_ERROR @ 2130.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000834 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000834 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000848 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_ERROR @ 2130.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000848 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000848 end_time:0x0000000000000852 transaction_view_h:0x00000000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2130.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000852 end_time:0x000000000000085c transaction_view_h:0x00000000 
# UVM_ERROR @ 2140.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000852 end_time:0x000000000000085c transaction_view_h:0x00000000 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000852 end_time:0x000000000000085c transaction_view_h:0x00000000 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2140.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000085c end_time:0x0000000000000866 transaction_view_h:0x00000000 
# UVM_ERROR @ 2150.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000085c end_time:0x0000000000000866 transaction_view_h:0x00000000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000085c end_time:0x0000000000000866 transaction_view_h:0x00000000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2150.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000852 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000852 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_ERROR @ 2160.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000852 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000852 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000866 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_ERROR @ 2160.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000866 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000866 end_time:0x0000000000000870 transaction_view_h:0x00000000 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2160.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000870 end_time:0x000000000000087a transaction_view_h:0x00000000 
# UVM_ERROR @ 2170.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000870 end_time:0x000000000000087a transaction_view_h:0x00000000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000870 end_time:0x000000000000087a transaction_view_h:0x00000000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2170.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000087a end_time:0x0000000000000884 transaction_view_h:0x00000000 
# UVM_ERROR @ 2180.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000087a end_time:0x0000000000000884 transaction_view_h:0x00000000 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000087a end_time:0x0000000000000884 transaction_view_h:0x00000000 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2180.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000870 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000870 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_ERROR @ 2190.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000870 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000870 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000884 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_ERROR @ 2190.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000884 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000884 end_time:0x000000000000088e transaction_view_h:0x00000000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2190.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000088e end_time:0x0000000000000898 transaction_view_h:0x00000000 
# UVM_ERROR @ 2200.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000088e end_time:0x0000000000000898 transaction_view_h:0x00000000 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000088e end_time:0x0000000000000898 transaction_view_h:0x00000000 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2200.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000898 end_time:0x00000000000008a2 transaction_view_h:0x00000000 
# UVM_ERROR @ 2210.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000898 end_time:0x00000000000008a2 transaction_view_h:0x00000000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000898 end_time:0x00000000000008a2 transaction_view_h:0x00000000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2210.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000088e end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000088e end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_ERROR @ 2220.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000088e end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000088e end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008a2 end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_ERROR @ 2220.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008a2 end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008a2 end_time:0x00000000000008ac transaction_view_h:0x00000000 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2220.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008ac end_time:0x00000000000008b6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2230.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008ac end_time:0x00000000000008b6 transaction_view_h:0x00000000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008ac end_time:0x00000000000008b6 transaction_view_h:0x00000000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2230.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008b6 end_time:0x00000000000008c0 transaction_view_h:0x00000000 
# UVM_ERROR @ 2240.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008b6 end_time:0x00000000000008c0 transaction_view_h:0x00000000 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008b6 end_time:0x00000000000008c0 transaction_view_h:0x00000000 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2240.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008ac end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008ac end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_ERROR @ 2250.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008ac end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008ac end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008c0 end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_ERROR @ 2250.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008c0 end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008c0 end_time:0x00000000000008ca transaction_view_h:0x00000000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2250.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008ca end_time:0x00000000000008d4 transaction_view_h:0x00000000 
# UVM_ERROR @ 2260.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008ca end_time:0x00000000000008d4 transaction_view_h:0x00000000 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008ca end_time:0x00000000000008d4 transaction_view_h:0x00000000 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2260.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008d4 end_time:0x00000000000008de transaction_view_h:0x00000000 
# UVM_ERROR @ 2270.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008d4 end_time:0x00000000000008de transaction_view_h:0x00000000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008d4 end_time:0x00000000000008de transaction_view_h:0x00000000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2270.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008ca end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008ca end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2280.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008ca end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008ca end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008de end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2280.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008de end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008de end_time:0x00000000000008e8 transaction_view_h:0x00000000 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2280.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008e8 end_time:0x00000000000008f2 transaction_view_h:0x00000000 
# UVM_ERROR @ 2290.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008e8 end_time:0x00000000000008f2 transaction_view_h:0x00000000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008e8 end_time:0x00000000000008f2 transaction_view_h:0x00000000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2290.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008f2 end_time:0x00000000000008fc transaction_view_h:0x00000000 
# UVM_ERROR @ 2300.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008f2 end_time:0x00000000000008fc transaction_view_h:0x00000000 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008f2 end_time:0x00000000000008fc transaction_view_h:0x00000000 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2300.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008e8 end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000008e8 end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_ERROR @ 2310.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008e8 end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000008e8 end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000008fc end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_ERROR @ 2310.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008fc end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000008fc end_time:0x0000000000000906 transaction_view_h:0x00000000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2310.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000906 end_time:0x0000000000000910 transaction_view_h:0x00000000 
# UVM_ERROR @ 2320.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000906 end_time:0x0000000000000910 transaction_view_h:0x00000000 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000906 end_time:0x0000000000000910 transaction_view_h:0x00000000 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2320.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000910 end_time:0x000000000000091a transaction_view_h:0x00000000 
# UVM_ERROR @ 2330.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000910 end_time:0x000000000000091a transaction_view_h:0x00000000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000910 end_time:0x000000000000091a transaction_view_h:0x00000000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2330.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000906 end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000906 end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_ERROR @ 2340.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000906 end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000906 end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000091a end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_ERROR @ 2340.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000091a end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000091a end_time:0x0000000000000924 transaction_view_h:0x00000000 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2340.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000924 end_time:0x000000000000092e transaction_view_h:0x00000000 
# UVM_ERROR @ 2350.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000924 end_time:0x000000000000092e transaction_view_h:0x00000000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000924 end_time:0x000000000000092e transaction_view_h:0x00000000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2350.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000092e end_time:0x0000000000000938 transaction_view_h:0x00000000 
# UVM_ERROR @ 2360.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000092e end_time:0x0000000000000938 transaction_view_h:0x00000000 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000092e end_time:0x0000000000000938 transaction_view_h:0x00000000 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2360.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000924 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000924 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_ERROR @ 2370.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000924 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000924 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000938 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_ERROR @ 2370.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000938 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000938 end_time:0x0000000000000942 transaction_view_h:0x00000000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2370.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000942 end_time:0x000000000000094c transaction_view_h:0x00000000 
# UVM_ERROR @ 2380.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000942 end_time:0x000000000000094c transaction_view_h:0x00000000 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000942 end_time:0x000000000000094c transaction_view_h:0x00000000 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2380.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000094c end_time:0x0000000000000956 transaction_view_h:0x00000000 
# UVM_ERROR @ 2390.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000094c end_time:0x0000000000000956 transaction_view_h:0x00000000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000094c end_time:0x0000000000000956 transaction_view_h:0x00000000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2390.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000942 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000942 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_ERROR @ 2400.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000942 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000942 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000956 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_ERROR @ 2400.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000956 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000956 end_time:0x0000000000000960 transaction_view_h:0x00000000 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2400.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000960 end_time:0x000000000000096a transaction_view_h:0x00000000 
# UVM_ERROR @ 2410.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000960 end_time:0x000000000000096a transaction_view_h:0x00000000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000960 end_time:0x000000000000096a transaction_view_h:0x00000000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2410.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000096a end_time:0x0000000000000974 transaction_view_h:0x00000000 
# UVM_ERROR @ 2420.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000096a end_time:0x0000000000000974 transaction_view_h:0x00000000 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000096a end_time:0x0000000000000974 transaction_view_h:0x00000000 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2420.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000960 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000960 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_ERROR @ 2430.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000960 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000960 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000974 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_ERROR @ 2430.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000974 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000974 end_time:0x000000000000097e transaction_view_h:0x00000000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2430.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000097e end_time:0x0000000000000988 transaction_view_h:0x00000000 
# UVM_ERROR @ 2440.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000097e end_time:0x0000000000000988 transaction_view_h:0x00000000 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000097e end_time:0x0000000000000988 transaction_view_h:0x00000000 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2440.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000988 end_time:0x0000000000000992 transaction_view_h:0x00000000 
# UVM_ERROR @ 2450.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000988 end_time:0x0000000000000992 transaction_view_h:0x00000000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000988 end_time:0x0000000000000992 transaction_view_h:0x00000000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2450.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000097e end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000097e end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_ERROR @ 2460.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000097e end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000097e end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000992 end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_ERROR @ 2460.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000992 end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000992 end_time:0x000000000000099c transaction_view_h:0x00000000 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2460.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000099c end_time:0x00000000000009a6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2470.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000099c end_time:0x00000000000009a6 transaction_view_h:0x00000000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000099c end_time:0x00000000000009a6 transaction_view_h:0x00000000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2470.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009a6 end_time:0x00000000000009b0 transaction_view_h:0x00000000 
# UVM_ERROR @ 2480.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009a6 end_time:0x00000000000009b0 transaction_view_h:0x00000000 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009a6 end_time:0x00000000000009b0 transaction_view_h:0x00000000 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2480.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000099c end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000099c end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_ERROR @ 2490.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000099c end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000099c end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009b0 end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_ERROR @ 2490.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009b0 end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009b0 end_time:0x00000000000009ba transaction_view_h:0x00000000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2490.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009ba end_time:0x00000000000009c4 transaction_view_h:0x00000000 
# UVM_ERROR @ 2500.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ba end_time:0x00000000000009c4 transaction_view_h:0x00000000 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ba end_time:0x00000000000009c4 transaction_view_h:0x00000000 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2500.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009c4 end_time:0x00000000000009ce transaction_view_h:0x00000000 
# UVM_ERROR @ 2510.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009c4 end_time:0x00000000000009ce transaction_view_h:0x00000000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009c4 end_time:0x00000000000009ce transaction_view_h:0x00000000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2510.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009ba end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009ba end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2520.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009ba end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009ba end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009ce end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2520.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ce end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ce end_time:0x00000000000009d8 transaction_view_h:0x00000000 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2520.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009d8 end_time:0x00000000000009e2 transaction_view_h:0x00000000 
# UVM_ERROR @ 2530.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009d8 end_time:0x00000000000009e2 transaction_view_h:0x00000000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009d8 end_time:0x00000000000009e2 transaction_view_h:0x00000000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2530.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009e2 end_time:0x00000000000009ec transaction_view_h:0x00000000 
# UVM_ERROR @ 2540.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009e2 end_time:0x00000000000009ec transaction_view_h:0x00000000 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009e2 end_time:0x00000000000009ec transaction_view_h:0x00000000 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2540.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009d8 end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009d8 end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2550.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009d8 end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009d8 end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009ec end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2550.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ec end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009ec end_time:0x00000000000009f6 transaction_view_h:0x00000000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2550.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000009f6 end_time:0x0000000000000a00 transaction_view_h:0x00000000 
# UVM_ERROR @ 2560.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009f6 end_time:0x0000000000000a00 transaction_view_h:0x00000000 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000009f6 end_time:0x0000000000000a00 transaction_view_h:0x00000000 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2560.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a00 end_time:0x0000000000000a0a transaction_view_h:0x00000000 
# UVM_ERROR @ 2570.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a00 end_time:0x0000000000000a0a transaction_view_h:0x00000000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a00 end_time:0x0000000000000a0a transaction_view_h:0x00000000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2570.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009f6 end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000009f6 end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_ERROR @ 2580.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009f6 end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000009f6 end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a0a end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_ERROR @ 2580.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a0a end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a0a end_time:0x0000000000000a14 transaction_view_h:0x00000000 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2580.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a14 end_time:0x0000000000000a1e transaction_view_h:0x00000000 
# UVM_ERROR @ 2590.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a14 end_time:0x0000000000000a1e transaction_view_h:0x00000000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a14 end_time:0x0000000000000a1e transaction_view_h:0x00000000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2590.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a1e end_time:0x0000000000000a28 transaction_view_h:0x00000000 
# UVM_ERROR @ 2600.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a1e end_time:0x0000000000000a28 transaction_view_h:0x00000000 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a1e end_time:0x0000000000000a28 transaction_view_h:0x00000000 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2600.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a14 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a14 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_ERROR @ 2610.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a14 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a14 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a28 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_ERROR @ 2610.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a28 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a28 end_time:0x0000000000000a32 transaction_view_h:0x00000000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2610.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a32 end_time:0x0000000000000a3c transaction_view_h:0x00000000 
# UVM_ERROR @ 2620.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a32 end_time:0x0000000000000a3c transaction_view_h:0x00000000 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a32 end_time:0x0000000000000a3c transaction_view_h:0x00000000 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2620.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a3c end_time:0x0000000000000a46 transaction_view_h:0x00000000 
# UVM_ERROR @ 2630.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a3c end_time:0x0000000000000a46 transaction_view_h:0x00000000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a3c end_time:0x0000000000000a46 transaction_view_h:0x00000000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2630.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a32 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a32 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_ERROR @ 2640.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a32 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a32 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a46 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_ERROR @ 2640.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a46 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a46 end_time:0x0000000000000a50 transaction_view_h:0x00000000 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2640.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a50 end_time:0x0000000000000a5a transaction_view_h:0x00000000 
# UVM_ERROR @ 2650.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a50 end_time:0x0000000000000a5a transaction_view_h:0x00000000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a50 end_time:0x0000000000000a5a transaction_view_h:0x00000000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2650.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a5a end_time:0x0000000000000a64 transaction_view_h:0x00000000 
# UVM_ERROR @ 2660.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a5a end_time:0x0000000000000a64 transaction_view_h:0x00000000 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a5a end_time:0x0000000000000a64 transaction_view_h:0x00000000 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2660.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a50 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a50 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_ERROR @ 2670.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a50 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a50 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a64 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_ERROR @ 2670.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a64 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a64 end_time:0x0000000000000a6e transaction_view_h:0x00000000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2670.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a6e end_time:0x0000000000000a78 transaction_view_h:0x00000000 
# UVM_ERROR @ 2680.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a6e end_time:0x0000000000000a78 transaction_view_h:0x00000000 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a6e end_time:0x0000000000000a78 transaction_view_h:0x00000000 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2680.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a78 end_time:0x0000000000000a82 transaction_view_h:0x00000000 
# UVM_ERROR @ 2690.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a78 end_time:0x0000000000000a82 transaction_view_h:0x00000000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a78 end_time:0x0000000000000a82 transaction_view_h:0x00000000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2690.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a6e end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a6e end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_ERROR @ 2700.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a6e end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a6e end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a82 end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_ERROR @ 2700.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a82 end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a82 end_time:0x0000000000000a8c transaction_view_h:0x00000000 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2700.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a8c end_time:0x0000000000000a96 transaction_view_h:0x00000000 
# UVM_ERROR @ 2710.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a8c end_time:0x0000000000000a96 transaction_view_h:0x00000000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a8c end_time:0x0000000000000a96 transaction_view_h:0x00000000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2710.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000a96 end_time:0x0000000000000aa0 transaction_view_h:0x00000000 
# UVM_ERROR @ 2720.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a96 end_time:0x0000000000000aa0 transaction_view_h:0x00000000 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000a96 end_time:0x0000000000000aa0 transaction_view_h:0x00000000 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2720.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a8c end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000a8c end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_ERROR @ 2730.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a8c end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000a8c end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000aa0 end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_ERROR @ 2730.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000aa0 end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000aa0 end_time:0x0000000000000aaa transaction_view_h:0x00000000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2730.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000aaa end_time:0x0000000000000ab4 transaction_view_h:0x00000000 
# UVM_ERROR @ 2740.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000aaa end_time:0x0000000000000ab4 transaction_view_h:0x00000000 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000aaa end_time:0x0000000000000ab4 transaction_view_h:0x00000000 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2740.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ab4 end_time:0x0000000000000abe transaction_view_h:0x00000000 
# UVM_ERROR @ 2750.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ab4 end_time:0x0000000000000abe transaction_view_h:0x00000000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ab4 end_time:0x0000000000000abe transaction_view_h:0x00000000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2750.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000aaa end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000aaa end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2760.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000aaa end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000aaa end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000abe end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_ERROR @ 2760.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000abe end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000abe end_time:0x0000000000000ac8 transaction_view_h:0x00000000 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2760.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ac8 end_time:0x0000000000000ad2 transaction_view_h:0x00000000 
# UVM_ERROR @ 2770.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ac8 end_time:0x0000000000000ad2 transaction_view_h:0x00000000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ac8 end_time:0x0000000000000ad2 transaction_view_h:0x00000000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2770.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ad2 end_time:0x0000000000000adc transaction_view_h:0x00000000 
# UVM_ERROR @ 2780.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ad2 end_time:0x0000000000000adc transaction_view_h:0x00000000 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ad2 end_time:0x0000000000000adc transaction_view_h:0x00000000 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2780.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ac8 end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ac8 end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2790.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ac8 end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ac8 end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000adc end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_ERROR @ 2790.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000adc end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000adc end_time:0x0000000000000ae6 transaction_view_h:0x00000000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2790.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ae6 end_time:0x0000000000000af0 transaction_view_h:0x00000000 
# UVM_ERROR @ 2800.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ae6 end_time:0x0000000000000af0 transaction_view_h:0x00000000 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ae6 end_time:0x0000000000000af0 transaction_view_h:0x00000000 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2800.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000af0 end_time:0x0000000000000afa transaction_view_h:0x00000000 
# UVM_ERROR @ 2810.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000af0 end_time:0x0000000000000afa transaction_view_h:0x00000000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000af0 end_time:0x0000000000000afa transaction_view_h:0x00000000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2810.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ae6 end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ae6 end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_ERROR @ 2820.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ae6 end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ae6 end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000afa end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_ERROR @ 2820.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000afa end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000afa end_time:0x0000000000000b04 transaction_view_h:0x00000000 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2820.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b04 end_time:0x0000000000000b0e transaction_view_h:0x00000000 
# UVM_ERROR @ 2830.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b04 end_time:0x0000000000000b0e transaction_view_h:0x00000000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b04 end_time:0x0000000000000b0e transaction_view_h:0x00000000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2830.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b0e end_time:0x0000000000000b18 transaction_view_h:0x00000000 
# UVM_ERROR @ 2840.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b0e end_time:0x0000000000000b18 transaction_view_h:0x00000000 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b0e end_time:0x0000000000000b18 transaction_view_h:0x00000000 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2840.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b04 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b04 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_ERROR @ 2850.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b04 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b04 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b18 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_ERROR @ 2850.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b18 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b18 end_time:0x0000000000000b22 transaction_view_h:0x00000000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2850.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b22 end_time:0x0000000000000b2c transaction_view_h:0x00000000 
# UVM_ERROR @ 2860.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b22 end_time:0x0000000000000b2c transaction_view_h:0x00000000 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b22 end_time:0x0000000000000b2c transaction_view_h:0x00000000 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2860.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b2c end_time:0x0000000000000b36 transaction_view_h:0x00000000 
# UVM_ERROR @ 2870.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b2c end_time:0x0000000000000b36 transaction_view_h:0x00000000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b2c end_time:0x0000000000000b36 transaction_view_h:0x00000000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2870.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b22 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b22 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_ERROR @ 2880.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b22 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b22 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b36 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_ERROR @ 2880.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b36 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b36 end_time:0x0000000000000b40 transaction_view_h:0x00000000 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2880.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b40 end_time:0x0000000000000b4a transaction_view_h:0x00000000 
# UVM_ERROR @ 2890.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b40 end_time:0x0000000000000b4a transaction_view_h:0x00000000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b40 end_time:0x0000000000000b4a transaction_view_h:0x00000000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2890.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b4a end_time:0x0000000000000b54 transaction_view_h:0x00000000 
# UVM_ERROR @ 2900.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b4a end_time:0x0000000000000b54 transaction_view_h:0x00000000 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b4a end_time:0x0000000000000b54 transaction_view_h:0x00000000 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2900.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b40 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b40 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_ERROR @ 2910.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b40 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b40 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b54 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_ERROR @ 2910.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b54 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b54 end_time:0x0000000000000b5e transaction_view_h:0x00000000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2910.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b5e end_time:0x0000000000000b68 transaction_view_h:0x00000000 
# UVM_ERROR @ 2920.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b5e end_time:0x0000000000000b68 transaction_view_h:0x00000000 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b5e end_time:0x0000000000000b68 transaction_view_h:0x00000000 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2920.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b68 end_time:0x0000000000000b72 transaction_view_h:0x00000000 
# UVM_ERROR @ 2930.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b68 end_time:0x0000000000000b72 transaction_view_h:0x00000000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b68 end_time:0x0000000000000b72 transaction_view_h:0x00000000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2930.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b5e end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b5e end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_ERROR @ 2940.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b5e end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b5e end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b72 end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_ERROR @ 2940.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b72 end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b72 end_time:0x0000000000000b7c transaction_view_h:0x00000000 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2940.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b7c end_time:0x0000000000000b86 transaction_view_h:0x00000000 
# UVM_ERROR @ 2950.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b7c end_time:0x0000000000000b86 transaction_view_h:0x00000000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b7c end_time:0x0000000000000b86 transaction_view_h:0x00000000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2950.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b86 end_time:0x0000000000000b90 transaction_view_h:0x00000000 
# UVM_ERROR @ 2960.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b86 end_time:0x0000000000000b90 transaction_view_h:0x00000000 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b86 end_time:0x0000000000000b90 transaction_view_h:0x00000000 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2960.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b7c end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b7c end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_ERROR @ 2970.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b7c end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b7c end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b90 end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_ERROR @ 2970.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b90 end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b90 end_time:0x0000000000000b9a transaction_view_h:0x00000000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2970.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000b9a end_time:0x0000000000000ba4 transaction_view_h:0x00000000 
# UVM_ERROR @ 2980.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b9a end_time:0x0000000000000ba4 transaction_view_h:0x00000000 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000b9a end_time:0x0000000000000ba4 transaction_view_h:0x00000000 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2980.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ba4 end_time:0x0000000000000bae transaction_view_h:0x00000000 
# UVM_ERROR @ 2990.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ba4 end_time:0x0000000000000bae transaction_view_h:0x00000000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ba4 end_time:0x0000000000000bae transaction_view_h:0x00000000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 2990.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b9a end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000b9a end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3000.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b9a end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000b9a end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bae end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bae end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bae end_time:0x0000000000000bb8 transaction_view_h:0x00000000 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3000.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bb8 end_time:0x0000000000000bc2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3010.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bb8 end_time:0x0000000000000bc2 transaction_view_h:0x00000000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bb8 end_time:0x0000000000000bc2 transaction_view_h:0x00000000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3010.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bc2 end_time:0x0000000000000bcc transaction_view_h:0x00000000 
# UVM_ERROR @ 3020.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bc2 end_time:0x0000000000000bcc transaction_view_h:0x00000000 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bc2 end_time:0x0000000000000bcc transaction_view_h:0x00000000 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3020.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bb8 end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bb8 end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3030.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bb8 end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bb8 end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bcc end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3030.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bcc end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bcc end_time:0x0000000000000bd6 transaction_view_h:0x00000000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3030.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bd6 end_time:0x0000000000000be0 transaction_view_h:0x00000000 
# UVM_ERROR @ 3040.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bd6 end_time:0x0000000000000be0 transaction_view_h:0x00000000 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bd6 end_time:0x0000000000000be0 transaction_view_h:0x00000000 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3040.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000be0 end_time:0x0000000000000bea transaction_view_h:0x00000000 
# UVM_ERROR @ 3050.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000be0 end_time:0x0000000000000bea transaction_view_h:0x00000000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000be0 end_time:0x0000000000000bea transaction_view_h:0x00000000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3050.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bd6 end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bd6 end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3060.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bd6 end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bd6 end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bea end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3060.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bea end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bea end_time:0x0000000000000bf4 transaction_view_h:0x00000000 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3060.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bf4 end_time:0x0000000000000bfe transaction_view_h:0x00000000 
# UVM_ERROR @ 3070.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bf4 end_time:0x0000000000000bfe transaction_view_h:0x00000000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bf4 end_time:0x0000000000000bfe transaction_view_h:0x00000000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3070.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000bfe end_time:0x0000000000000c08 transaction_view_h:0x00000000 
# UVM_ERROR @ 3080.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bfe end_time:0x0000000000000c08 transaction_view_h:0x00000000 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000bfe end_time:0x0000000000000c08 transaction_view_h:0x00000000 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3080.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bf4 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000bf4 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_ERROR @ 3090.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bf4 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000bf4 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c08 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_ERROR @ 3090.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c08 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c08 end_time:0x0000000000000c12 transaction_view_h:0x00000000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3090.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c12 end_time:0x0000000000000c1c transaction_view_h:0x00000000 
# UVM_ERROR @ 3100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c12 end_time:0x0000000000000c1c transaction_view_h:0x00000000 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c12 end_time:0x0000000000000c1c transaction_view_h:0x00000000 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c1c end_time:0x0000000000000c26 transaction_view_h:0x00000000 
# UVM_ERROR @ 3110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c1c end_time:0x0000000000000c26 transaction_view_h:0x00000000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c1c end_time:0x0000000000000c26 transaction_view_h:0x00000000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3110.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c12 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c12 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_ERROR @ 3120.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c12 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c12 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c26 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_ERROR @ 3120.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c26 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c26 end_time:0x0000000000000c30 transaction_view_h:0x00000000 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3120.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c30 end_time:0x0000000000000c3a transaction_view_h:0x00000000 
# UVM_ERROR @ 3130.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c30 end_time:0x0000000000000c3a transaction_view_h:0x00000000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c30 end_time:0x0000000000000c3a transaction_view_h:0x00000000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3130.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c3a end_time:0x0000000000000c44 transaction_view_h:0x00000000 
# UVM_ERROR @ 3140.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c3a end_time:0x0000000000000c44 transaction_view_h:0x00000000 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c3a end_time:0x0000000000000c44 transaction_view_h:0x00000000 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3140.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c30 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c30 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_ERROR @ 3150.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c30 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c30 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c44 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_ERROR @ 3150.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c44 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c44 end_time:0x0000000000000c4e transaction_view_h:0x00000000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3150.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c4e end_time:0x0000000000000c58 transaction_view_h:0x00000000 
# UVM_ERROR @ 3160.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c4e end_time:0x0000000000000c58 transaction_view_h:0x00000000 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c4e end_time:0x0000000000000c58 transaction_view_h:0x00000000 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3160.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c58 end_time:0x0000000000000c62 transaction_view_h:0x00000000 
# UVM_ERROR @ 3170.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c58 end_time:0x0000000000000c62 transaction_view_h:0x00000000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c58 end_time:0x0000000000000c62 transaction_view_h:0x00000000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3170.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c4e end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c4e end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_ERROR @ 3180.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c4e end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c4e end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c62 end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_ERROR @ 3180.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c62 end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c62 end_time:0x0000000000000c6c transaction_view_h:0x00000000 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3180.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c6c end_time:0x0000000000000c76 transaction_view_h:0x00000000 
# UVM_ERROR @ 3190.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c6c end_time:0x0000000000000c76 transaction_view_h:0x00000000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c6c end_time:0x0000000000000c76 transaction_view_h:0x00000000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3190.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c76 end_time:0x0000000000000c80 transaction_view_h:0x00000000 
# UVM_ERROR @ 3200.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c76 end_time:0x0000000000000c80 transaction_view_h:0x00000000 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c76 end_time:0x0000000000000c80 transaction_view_h:0x00000000 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3200.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c6c end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c6c end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_ERROR @ 3210.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c6c end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c6c end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c80 end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_ERROR @ 3210.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c80 end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c80 end_time:0x0000000000000c8a transaction_view_h:0x00000000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3210.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c8a end_time:0x0000000000000c94 transaction_view_h:0x00000000 
# UVM_ERROR @ 3220.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c8a end_time:0x0000000000000c94 transaction_view_h:0x00000000 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c8a end_time:0x0000000000000c94 transaction_view_h:0x00000000 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3220.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c94 end_time:0x0000000000000c9e transaction_view_h:0x00000000 
# UVM_ERROR @ 3230.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c94 end_time:0x0000000000000c9e transaction_view_h:0x00000000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c94 end_time:0x0000000000000c9e transaction_view_h:0x00000000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3230.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c8a end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000c8a end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3240.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c8a end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000c8a end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000c9e end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3240.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c9e end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000c9e end_time:0x0000000000000ca8 transaction_view_h:0x00000000 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3240.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ca8 end_time:0x0000000000000cb2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3250.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ca8 end_time:0x0000000000000cb2 transaction_view_h:0x00000000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ca8 end_time:0x0000000000000cb2 transaction_view_h:0x00000000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3250.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cb2 end_time:0x0000000000000cbc transaction_view_h:0x00000000 
# UVM_ERROR @ 3260.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cb2 end_time:0x0000000000000cbc transaction_view_h:0x00000000 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cb2 end_time:0x0000000000000cbc transaction_view_h:0x00000000 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3260.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ca8 end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ca8 end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3270.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ca8 end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ca8 end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cbc end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3270.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cbc end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cbc end_time:0x0000000000000cc6 transaction_view_h:0x00000000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3270.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cc6 end_time:0x0000000000000cd0 transaction_view_h:0x00000000 
# UVM_ERROR @ 3280.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cc6 end_time:0x0000000000000cd0 transaction_view_h:0x00000000 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cc6 end_time:0x0000000000000cd0 transaction_view_h:0x00000000 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3280.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cd0 end_time:0x0000000000000cda transaction_view_h:0x00000000 
# UVM_ERROR @ 3290.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cd0 end_time:0x0000000000000cda transaction_view_h:0x00000000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cd0 end_time:0x0000000000000cda transaction_view_h:0x00000000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3290.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000cc6 end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000cc6 end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3300.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000cc6 end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000cc6 end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cda end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3300.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cda end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cda end_time:0x0000000000000ce4 transaction_view_h:0x00000000 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3300.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ce4 end_time:0x0000000000000cee transaction_view_h:0x00000000 
# UVM_ERROR @ 3310.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ce4 end_time:0x0000000000000cee transaction_view_h:0x00000000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ce4 end_time:0x0000000000000cee transaction_view_h:0x00000000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3310.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cee end_time:0x0000000000000cf8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3320.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cee end_time:0x0000000000000cf8 transaction_view_h:0x00000000 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cee end_time:0x0000000000000cf8 transaction_view_h:0x00000000 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3320.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ce4 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ce4 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_ERROR @ 3330.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ce4 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ce4 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000cf8 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_ERROR @ 3330.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cf8 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000cf8 end_time:0x0000000000000d02 transaction_view_h:0x00000000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3330.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d02 end_time:0x0000000000000d0c transaction_view_h:0x00000000 
# UVM_ERROR @ 3340.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d02 end_time:0x0000000000000d0c transaction_view_h:0x00000000 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d02 end_time:0x0000000000000d0c transaction_view_h:0x00000000 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3340.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d0c end_time:0x0000000000000d16 transaction_view_h:0x00000000 
# UVM_ERROR @ 3350.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d0c end_time:0x0000000000000d16 transaction_view_h:0x00000000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d0c end_time:0x0000000000000d16 transaction_view_h:0x00000000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3350.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d02 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d02 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_ERROR @ 3360.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d02 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d02 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d16 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_ERROR @ 3360.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d16 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d16 end_time:0x0000000000000d20 transaction_view_h:0x00000000 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3360.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d20 end_time:0x0000000000000d2a transaction_view_h:0x00000000 
# UVM_ERROR @ 3370.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d20 end_time:0x0000000000000d2a transaction_view_h:0x00000000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d20 end_time:0x0000000000000d2a transaction_view_h:0x00000000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3370.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d2a end_time:0x0000000000000d34 transaction_view_h:0x00000000 
# UVM_ERROR @ 3380.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d2a end_time:0x0000000000000d34 transaction_view_h:0x00000000 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d2a end_time:0x0000000000000d34 transaction_view_h:0x00000000 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3380.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d20 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d20 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_ERROR @ 3390.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d20 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d20 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d34 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_ERROR @ 3390.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d34 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d34 end_time:0x0000000000000d3e transaction_view_h:0x00000000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3390.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d3e end_time:0x0000000000000d48 transaction_view_h:0x00000000 
# UVM_ERROR @ 3400.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d3e end_time:0x0000000000000d48 transaction_view_h:0x00000000 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d3e end_time:0x0000000000000d48 transaction_view_h:0x00000000 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3400.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d48 end_time:0x0000000000000d52 transaction_view_h:0x00000000 
# UVM_ERROR @ 3410.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d48 end_time:0x0000000000000d52 transaction_view_h:0x00000000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d48 end_time:0x0000000000000d52 transaction_view_h:0x00000000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3410.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d3e end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d3e end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_ERROR @ 3420.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d3e end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d3e end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d52 end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_ERROR @ 3420.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d52 end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d52 end_time:0x0000000000000d5c transaction_view_h:0x00000000 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3420.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d5c end_time:0x0000000000000d66 transaction_view_h:0x00000000 
# UVM_ERROR @ 3430.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d5c end_time:0x0000000000000d66 transaction_view_h:0x00000000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d5c end_time:0x0000000000000d66 transaction_view_h:0x00000000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3430.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d66 end_time:0x0000000000000d70 transaction_view_h:0x00000000 
# UVM_ERROR @ 3440.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d66 end_time:0x0000000000000d70 transaction_view_h:0x00000000 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d66 end_time:0x0000000000000d70 transaction_view_h:0x00000000 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3440.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d5c end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d5c end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_ERROR @ 3450.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d5c end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d5c end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d70 end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_ERROR @ 3450.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d70 end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d70 end_time:0x0000000000000d7a transaction_view_h:0x00000000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3450.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d7a end_time:0x0000000000000d84 transaction_view_h:0x00000000 
# UVM_ERROR @ 3460.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d7a end_time:0x0000000000000d84 transaction_view_h:0x00000000 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d7a end_time:0x0000000000000d84 transaction_view_h:0x00000000 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3460.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d84 end_time:0x0000000000000d8e transaction_view_h:0x00000000 
# UVM_ERROR @ 3470.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d84 end_time:0x0000000000000d8e transaction_view_h:0x00000000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d84 end_time:0x0000000000000d8e transaction_view_h:0x00000000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3470.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d7a end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d7a end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_ERROR @ 3480.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d7a end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d7a end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d8e end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_ERROR @ 3480.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d8e end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d8e end_time:0x0000000000000d98 transaction_view_h:0x00000000 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3480.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000d98 end_time:0x0000000000000da2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3490.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d98 end_time:0x0000000000000da2 transaction_view_h:0x00000000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000d98 end_time:0x0000000000000da2 transaction_view_h:0x00000000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3490.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000da2 end_time:0x0000000000000dac transaction_view_h:0x00000000 
# UVM_ERROR @ 3500.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000da2 end_time:0x0000000000000dac transaction_view_h:0x00000000 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000da2 end_time:0x0000000000000dac transaction_view_h:0x00000000 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3500.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d98 end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000d98 end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3510.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d98 end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000d98 end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dac end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3510.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dac end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dac end_time:0x0000000000000db6 transaction_view_h:0x00000000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3510.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000db6 end_time:0x0000000000000dc0 transaction_view_h:0x00000000 
# UVM_ERROR @ 3520.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000db6 end_time:0x0000000000000dc0 transaction_view_h:0x00000000 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000db6 end_time:0x0000000000000dc0 transaction_view_h:0x00000000 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3520.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dc0 end_time:0x0000000000000dca transaction_view_h:0x00000000 
# UVM_ERROR @ 3530.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dc0 end_time:0x0000000000000dca transaction_view_h:0x00000000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dc0 end_time:0x0000000000000dca transaction_view_h:0x00000000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3530.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000db6 end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000db6 end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3540.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000db6 end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000db6 end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dca end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3540.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dca end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dca end_time:0x0000000000000dd4 transaction_view_h:0x00000000 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3540.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dd4 end_time:0x0000000000000dde transaction_view_h:0x00000000 
# UVM_ERROR @ 3550.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dd4 end_time:0x0000000000000dde transaction_view_h:0x00000000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dd4 end_time:0x0000000000000dde transaction_view_h:0x00000000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3550.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dde end_time:0x0000000000000de8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3560.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dde end_time:0x0000000000000de8 transaction_view_h:0x00000000 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dde end_time:0x0000000000000de8 transaction_view_h:0x00000000 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3560.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000dd4 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000dd4 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3570.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000dd4 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000dd4 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000de8 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3570.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000de8 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000de8 end_time:0x0000000000000df2 transaction_view_h:0x00000000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3570.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000df2 end_time:0x0000000000000dfc transaction_view_h:0x00000000 
# UVM_ERROR @ 3580.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000df2 end_time:0x0000000000000dfc transaction_view_h:0x00000000 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000df2 end_time:0x0000000000000dfc transaction_view_h:0x00000000 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3580.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000dfc end_time:0x0000000000000e06 transaction_view_h:0x00000000 
# UVM_ERROR @ 3590.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dfc end_time:0x0000000000000e06 transaction_view_h:0x00000000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000dfc end_time:0x0000000000000e06 transaction_view_h:0x00000000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3590.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000df2 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000df2 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_ERROR @ 3600.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000df2 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000df2 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e06 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_ERROR @ 3600.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e06 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e06 end_time:0x0000000000000e10 transaction_view_h:0x00000000 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3600.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e10 end_time:0x0000000000000e1a transaction_view_h:0x00000000 
# UVM_ERROR @ 3610.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e10 end_time:0x0000000000000e1a transaction_view_h:0x00000000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e10 end_time:0x0000000000000e1a transaction_view_h:0x00000000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3610.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e1a end_time:0x0000000000000e24 transaction_view_h:0x00000000 
# UVM_ERROR @ 3620.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e1a end_time:0x0000000000000e24 transaction_view_h:0x00000000 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e1a end_time:0x0000000000000e24 transaction_view_h:0x00000000 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3620.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e10 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e10 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_ERROR @ 3630.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e10 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e10 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e24 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_ERROR @ 3630.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e24 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e24 end_time:0x0000000000000e2e transaction_view_h:0x00000000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3630.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e2e end_time:0x0000000000000e38 transaction_view_h:0x00000000 
# UVM_ERROR @ 3640.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e2e end_time:0x0000000000000e38 transaction_view_h:0x00000000 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e2e end_time:0x0000000000000e38 transaction_view_h:0x00000000 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3640.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e38 end_time:0x0000000000000e42 transaction_view_h:0x00000000 
# UVM_ERROR @ 3650.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e38 end_time:0x0000000000000e42 transaction_view_h:0x00000000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e38 end_time:0x0000000000000e42 transaction_view_h:0x00000000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3650.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e2e end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e2e end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_ERROR @ 3660.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e2e end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e2e end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e42 end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_ERROR @ 3660.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e42 end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e42 end_time:0x0000000000000e4c transaction_view_h:0x00000000 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3660.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e4c end_time:0x0000000000000e56 transaction_view_h:0x00000000 
# UVM_ERROR @ 3670.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e4c end_time:0x0000000000000e56 transaction_view_h:0x00000000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e4c end_time:0x0000000000000e56 transaction_view_h:0x00000000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3670.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e56 end_time:0x0000000000000e60 transaction_view_h:0x00000000 
# UVM_ERROR @ 3680.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e56 end_time:0x0000000000000e60 transaction_view_h:0x00000000 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e56 end_time:0x0000000000000e60 transaction_view_h:0x00000000 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3680.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e4c end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e4c end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_ERROR @ 3690.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e4c end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e4c end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e60 end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_ERROR @ 3690.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e60 end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e60 end_time:0x0000000000000e6a transaction_view_h:0x00000000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3690.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e6a end_time:0x0000000000000e74 transaction_view_h:0x00000000 
# UVM_ERROR @ 3700.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e6a end_time:0x0000000000000e74 transaction_view_h:0x00000000 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e6a end_time:0x0000000000000e74 transaction_view_h:0x00000000 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3700.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e74 end_time:0x0000000000000e7e transaction_view_h:0x00000000 
# UVM_ERROR @ 3710.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e74 end_time:0x0000000000000e7e transaction_view_h:0x00000000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e74 end_time:0x0000000000000e7e transaction_view_h:0x00000000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3710.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e6a end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e6a end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_ERROR @ 3720.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e6a end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e6a end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e7e end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_ERROR @ 3720.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e7e end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e7e end_time:0x0000000000000e88 transaction_view_h:0x00000000 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3720.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e88 end_time:0x0000000000000e92 transaction_view_h:0x00000000 
# UVM_ERROR @ 3730.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e88 end_time:0x0000000000000e92 transaction_view_h:0x00000000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e88 end_time:0x0000000000000e92 transaction_view_h:0x00000000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3730.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e92 end_time:0x0000000000000e9c transaction_view_h:0x00000000 
# UVM_ERROR @ 3740.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e92 end_time:0x0000000000000e9c transaction_view_h:0x00000000 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e92 end_time:0x0000000000000e9c transaction_view_h:0x00000000 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3740.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e88 end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000e88 end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3750.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e88 end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000e88 end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000e9c end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3750.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e9c end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000e9c end_time:0x0000000000000ea6 transaction_view_h:0x00000000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3750.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ea6 end_time:0x0000000000000eb0 transaction_view_h:0x00000000 
# UVM_ERROR @ 3760.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ea6 end_time:0x0000000000000eb0 transaction_view_h:0x00000000 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ea6 end_time:0x0000000000000eb0 transaction_view_h:0x00000000 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3760.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000eb0 end_time:0x0000000000000eba transaction_view_h:0x00000000 
# UVM_ERROR @ 3770.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eb0 end_time:0x0000000000000eba transaction_view_h:0x00000000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eb0 end_time:0x0000000000000eba transaction_view_h:0x00000000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3770.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ea6 end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ea6 end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3780.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ea6 end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ea6 end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000eba end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_ERROR @ 3780.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eba end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eba end_time:0x0000000000000ec4 transaction_view_h:0x00000000 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3780.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ec4 end_time:0x0000000000000ece transaction_view_h:0x00000000 
# UVM_ERROR @ 3790.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ec4 end_time:0x0000000000000ece transaction_view_h:0x00000000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ec4 end_time:0x0000000000000ece transaction_view_h:0x00000000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3790.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ece end_time:0x0000000000000ed8 transaction_view_h:0x00000000 
# UVM_ERROR @ 3800.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ece end_time:0x0000000000000ed8 transaction_view_h:0x00000000 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ece end_time:0x0000000000000ed8 transaction_view_h:0x00000000 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3800.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ec4 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ec4 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3810.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ec4 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ec4 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ed8 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_ERROR @ 3810.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ed8 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ed8 end_time:0x0000000000000ee2 transaction_view_h:0x00000000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3810.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ee2 end_time:0x0000000000000eec transaction_view_h:0x00000000 
# UVM_ERROR @ 3820.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ee2 end_time:0x0000000000000eec transaction_view_h:0x00000000 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ee2 end_time:0x0000000000000eec transaction_view_h:0x00000000 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3820.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000eec end_time:0x0000000000000ef6 transaction_view_h:0x00000000 
# UVM_ERROR @ 3830.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eec end_time:0x0000000000000ef6 transaction_view_h:0x00000000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000eec end_time:0x0000000000000ef6 transaction_view_h:0x00000000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3830.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ee2 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ee2 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_ERROR @ 3840.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ee2 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ee2 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ef6 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_ERROR @ 3840.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ef6 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ef6 end_time:0x0000000000000f00 transaction_view_h:0x00000000 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3840.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f00 end_time:0x0000000000000f0a transaction_view_h:0x00000000 
# UVM_ERROR @ 3850.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f00 end_time:0x0000000000000f0a transaction_view_h:0x00000000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f00 end_time:0x0000000000000f0a transaction_view_h:0x00000000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3850.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f0a end_time:0x0000000000000f14 transaction_view_h:0x00000000 
# UVM_ERROR @ 3860.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f0a end_time:0x0000000000000f14 transaction_view_h:0x00000000 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f0a end_time:0x0000000000000f14 transaction_view_h:0x00000000 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3860.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f00 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f00 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_ERROR @ 3870.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f00 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f00 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f14 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_ERROR @ 3870.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f14 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f14 end_time:0x0000000000000f1e transaction_view_h:0x00000000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3870.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f1e end_time:0x0000000000000f28 transaction_view_h:0x00000000 
# UVM_ERROR @ 3880.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f1e end_time:0x0000000000000f28 transaction_view_h:0x00000000 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f1e end_time:0x0000000000000f28 transaction_view_h:0x00000000 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3880.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f28 end_time:0x0000000000000f32 transaction_view_h:0x00000000 
# UVM_ERROR @ 3890.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f28 end_time:0x0000000000000f32 transaction_view_h:0x00000000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f28 end_time:0x0000000000000f32 transaction_view_h:0x00000000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3890.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f1e end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f1e end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_ERROR @ 3900.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f1e end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f1e end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f32 end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_ERROR @ 3900.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f32 end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f32 end_time:0x0000000000000f3c transaction_view_h:0x00000000 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3900.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f3c end_time:0x0000000000000f46 transaction_view_h:0x00000000 
# UVM_ERROR @ 3910.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f3c end_time:0x0000000000000f46 transaction_view_h:0x00000000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f3c end_time:0x0000000000000f46 transaction_view_h:0x00000000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3910.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f46 end_time:0x0000000000000f50 transaction_view_h:0x00000000 
# UVM_ERROR @ 3920.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f46 end_time:0x0000000000000f50 transaction_view_h:0x00000000 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f46 end_time:0x0000000000000f50 transaction_view_h:0x00000000 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3920.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f3c end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f3c end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_ERROR @ 3930.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f3c end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f3c end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f50 end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_ERROR @ 3930.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f50 end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f50 end_time:0x0000000000000f5a transaction_view_h:0x00000000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3930.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f5a end_time:0x0000000000000f64 transaction_view_h:0x00000000 
# UVM_ERROR @ 3940.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f5a end_time:0x0000000000000f64 transaction_view_h:0x00000000 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f5a end_time:0x0000000000000f64 transaction_view_h:0x00000000 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3940.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f64 end_time:0x0000000000000f6e transaction_view_h:0x00000000 
# UVM_ERROR @ 3950.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f64 end_time:0x0000000000000f6e transaction_view_h:0x00000000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f64 end_time:0x0000000000000f6e transaction_view_h:0x00000000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3950.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f5a end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f5a end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_ERROR @ 3960.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f5a end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f5a end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f6e end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_ERROR @ 3960.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f6e end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f6e end_time:0x0000000000000f78 transaction_view_h:0x00000000 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3960.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f78 end_time:0x0000000000000f82 transaction_view_h:0x00000000 
# UVM_ERROR @ 3970.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f78 end_time:0x0000000000000f82 transaction_view_h:0x00000000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f78 end_time:0x0000000000000f82 transaction_view_h:0x00000000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3970.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f82 end_time:0x0000000000000f8c transaction_view_h:0x00000000 
# UVM_ERROR @ 3980.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f82 end_time:0x0000000000000f8c transaction_view_h:0x00000000 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f82 end_time:0x0000000000000f8c transaction_view_h:0x00000000 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3980.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f78 end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f78 end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_ERROR @ 3990.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f78 end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f78 end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f8c end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_ERROR @ 3990.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f8c end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f8c end_time:0x0000000000000f96 transaction_view_h:0x00000000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 3990.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000f96 end_time:0x0000000000000fa0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f96 end_time:0x0000000000000fa0 transaction_view_h:0x00000000 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000f96 end_time:0x0000000000000fa0 transaction_view_h:0x00000000 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4000.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fa0 end_time:0x0000000000000faa transaction_view_h:0x00000000 
# UVM_ERROR @ 4010.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fa0 end_time:0x0000000000000faa transaction_view_h:0x00000000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fa0 end_time:0x0000000000000faa transaction_view_h:0x00000000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4010.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f96 end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000f96 end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4020.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f96 end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000f96 end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000faa end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4020.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000faa end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000faa end_time:0x0000000000000fb4 transaction_view_h:0x00000000 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4020.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fb4 end_time:0x0000000000000fbe transaction_view_h:0x00000000 
# UVM_ERROR @ 4030.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fb4 end_time:0x0000000000000fbe transaction_view_h:0x00000000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fb4 end_time:0x0000000000000fbe transaction_view_h:0x00000000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4030.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fbe end_time:0x0000000000000fc8 transaction_view_h:0x00000000 
# UVM_ERROR @ 4040.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fbe end_time:0x0000000000000fc8 transaction_view_h:0x00000000 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fbe end_time:0x0000000000000fc8 transaction_view_h:0x00000000 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4040.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000fb4 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000fb4 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4050.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000fb4 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000fb4 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fc8 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4050.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fc8 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fc8 end_time:0x0000000000000fd2 transaction_view_h:0x00000000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4050.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fd2 end_time:0x0000000000000fdc transaction_view_h:0x00000000 
# UVM_ERROR @ 4060.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fd2 end_time:0x0000000000000fdc transaction_view_h:0x00000000 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fd2 end_time:0x0000000000000fdc transaction_view_h:0x00000000 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4060.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fdc end_time:0x0000000000000fe6 transaction_view_h:0x00000000 
# UVM_ERROR @ 4070.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fdc end_time:0x0000000000000fe6 transaction_view_h:0x00000000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fdc end_time:0x0000000000000fe6 transaction_view_h:0x00000000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4070.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000fd2 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000fd2 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4080.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000fd2 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000fd2 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000fe6 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4080.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fe6 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000fe6 end_time:0x0000000000000ff0 transaction_view_h:0x00000000 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4080.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ff0 end_time:0x0000000000000ffa transaction_view_h:0x00000000 
# UVM_ERROR @ 4090.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ff0 end_time:0x0000000000000ffa transaction_view_h:0x00000000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ff0 end_time:0x0000000000000ffa transaction_view_h:0x00000000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4090.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000000ffa end_time:0x0000000000001004 transaction_view_h:0x00000000 
# UVM_ERROR @ 4100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ffa end_time:0x0000000000001004 transaction_view_h:0x00000000 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000000ffa end_time:0x0000000000001004 transaction_view_h:0x00000000 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ff0 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000000ff0 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_ERROR @ 4110.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ff0 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000000ff0 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001004 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_ERROR @ 4110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001004 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001004 end_time:0x000000000000100e transaction_view_h:0x00000000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4110.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000100e end_time:0x0000000000001018 transaction_view_h:0x00000000 
# UVM_ERROR @ 4120.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000100e end_time:0x0000000000001018 transaction_view_h:0x00000000 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000100e end_time:0x0000000000001018 transaction_view_h:0x00000000 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4120.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001018 end_time:0x0000000000001022 transaction_view_h:0x00000000 
# UVM_ERROR @ 4130.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001018 end_time:0x0000000000001022 transaction_view_h:0x00000000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001018 end_time:0x0000000000001022 transaction_view_h:0x00000000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4130.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000100e end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000100e end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_ERROR @ 4140.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000100e end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000100e end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001022 end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_ERROR @ 4140.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001022 end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001022 end_time:0x000000000000102c transaction_view_h:0x00000000 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4140.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000102c end_time:0x0000000000001036 transaction_view_h:0x00000000 
# UVM_ERROR @ 4150.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000102c end_time:0x0000000000001036 transaction_view_h:0x00000000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000102c end_time:0x0000000000001036 transaction_view_h:0x00000000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4150.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001036 end_time:0x0000000000001040 transaction_view_h:0x00000000 
# UVM_ERROR @ 4160.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001036 end_time:0x0000000000001040 transaction_view_h:0x00000000 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001036 end_time:0x0000000000001040 transaction_view_h:0x00000000 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4160.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000102c end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000102c end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_ERROR @ 4170.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000102c end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000102c end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001040 end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_ERROR @ 4170.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001040 end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001040 end_time:0x000000000000104a transaction_view_h:0x00000000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4170.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000104a end_time:0x0000000000001054 transaction_view_h:0x00000000 
# UVM_ERROR @ 4180.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000104a end_time:0x0000000000001054 transaction_view_h:0x00000000 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000104a end_time:0x0000000000001054 transaction_view_h:0x00000000 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4180.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001054 end_time:0x000000000000105e transaction_view_h:0x00000000 
# UVM_ERROR @ 4190.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001054 end_time:0x000000000000105e transaction_view_h:0x00000000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001054 end_time:0x000000000000105e transaction_view_h:0x00000000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4190.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000104a end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000104a end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_ERROR @ 4200.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000104a end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000104a end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000105e end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_ERROR @ 4200.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000105e end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000105e end_time:0x0000000000001068 transaction_view_h:0x00000000 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4200.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001068 end_time:0x0000000000001072 transaction_view_h:0x00000000 
# UVM_ERROR @ 4210.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001068 end_time:0x0000000000001072 transaction_view_h:0x00000000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001068 end_time:0x0000000000001072 transaction_view_h:0x00000000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4210.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001072 end_time:0x000000000000107c transaction_view_h:0x00000000 
# UVM_ERROR @ 4220.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001072 end_time:0x000000000000107c transaction_view_h:0x00000000 
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001072 end_time:0x000000000000107c transaction_view_h:0x00000000 
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4220.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001068 end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001068 end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_ERROR @ 4230.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001068 end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001068 end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000107c end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_ERROR @ 4230.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000107c end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000107c end_time:0x0000000000001086 transaction_view_h:0x00000000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4230.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001086 end_time:0x0000000000001090 transaction_view_h:0x00000000 
# UVM_ERROR @ 4240.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001086 end_time:0x0000000000001090 transaction_view_h:0x00000000 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001086 end_time:0x0000000000001090 transaction_view_h:0x00000000 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4240.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001090 end_time:0x000000000000109a transaction_view_h:0x00000000 
# UVM_ERROR @ 4250.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001090 end_time:0x000000000000109a transaction_view_h:0x00000000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001090 end_time:0x000000000000109a transaction_view_h:0x00000000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4250.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001086 end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001086 end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4260.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001086 end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001086 end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000109a end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4260.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000109a end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000109a end_time:0x00000000000010a4 transaction_view_h:0x00000000 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4260.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010a4 end_time:0x00000000000010ae transaction_view_h:0x00000000 
# UVM_ERROR @ 4270.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010a4 end_time:0x00000000000010ae transaction_view_h:0x00000000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010a4 end_time:0x00000000000010ae transaction_view_h:0x00000000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4270.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010ae end_time:0x00000000000010b8 transaction_view_h:0x00000000 
# UVM_ERROR @ 4280.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010ae end_time:0x00000000000010b8 transaction_view_h:0x00000000 
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010ae end_time:0x00000000000010b8 transaction_view_h:0x00000000 
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4280.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010a4 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010a4 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4290.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010a4 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010a4 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010b8 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4290.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010b8 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010b8 end_time:0x00000000000010c2 transaction_view_h:0x00000000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4290.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010c2 end_time:0x00000000000010cc transaction_view_h:0x00000000 
# UVM_ERROR @ 4300.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010c2 end_time:0x00000000000010cc transaction_view_h:0x00000000 
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010c2 end_time:0x00000000000010cc transaction_view_h:0x00000000 
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4300.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010cc end_time:0x00000000000010d6 transaction_view_h:0x00000000 
# UVM_ERROR @ 4310.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010cc end_time:0x00000000000010d6 transaction_view_h:0x00000000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010cc end_time:0x00000000000010d6 transaction_view_h:0x00000000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4310.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010c2 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010c2 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4320.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010c2 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010c2 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010d6 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4320.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010d6 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010d6 end_time:0x00000000000010e0 transaction_view_h:0x00000000 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4320.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010e0 end_time:0x00000000000010ea transaction_view_h:0x00000000 
# UVM_ERROR @ 4330.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010e0 end_time:0x00000000000010ea transaction_view_h:0x00000000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010e0 end_time:0x00000000000010ea transaction_view_h:0x00000000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4330.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010ea end_time:0x00000000000010f4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4340.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010ea end_time:0x00000000000010f4 transaction_view_h:0x00000000 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010ea end_time:0x00000000000010f4 transaction_view_h:0x00000000 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4340.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010e0 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010e0 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_ERROR @ 4350.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010e0 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010e0 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010f4 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_ERROR @ 4350.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010f4 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010f4 end_time:0x00000000000010fe transaction_view_h:0x00000000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4350.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000010fe end_time:0x0000000000001108 transaction_view_h:0x00000000 
# UVM_ERROR @ 4360.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010fe end_time:0x0000000000001108 transaction_view_h:0x00000000 
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000010fe end_time:0x0000000000001108 transaction_view_h:0x00000000 
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4360.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001108 end_time:0x0000000000001112 transaction_view_h:0x00000000 
# UVM_ERROR @ 4370.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001108 end_time:0x0000000000001112 transaction_view_h:0x00000000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001108 end_time:0x0000000000001112 transaction_view_h:0x00000000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4370.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010fe end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000010fe end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_ERROR @ 4380.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010fe end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000010fe end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001112 end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_ERROR @ 4380.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001112 end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001112 end_time:0x000000000000111c transaction_view_h:0x00000000 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4380.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000111c end_time:0x0000000000001126 transaction_view_h:0x00000000 
# UVM_ERROR @ 4390.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000111c end_time:0x0000000000001126 transaction_view_h:0x00000000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000111c end_time:0x0000000000001126 transaction_view_h:0x00000000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4390.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001126 end_time:0x0000000000001130 transaction_view_h:0x00000000 
# UVM_ERROR @ 4400.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001126 end_time:0x0000000000001130 transaction_view_h:0x00000000 
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001126 end_time:0x0000000000001130 transaction_view_h:0x00000000 
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4400.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000111c end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000111c end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_ERROR @ 4410.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000111c end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000111c end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001130 end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_ERROR @ 4410.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001130 end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001130 end_time:0x000000000000113a transaction_view_h:0x00000000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4410.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000113a end_time:0x0000000000001144 transaction_view_h:0x00000000 
# UVM_ERROR @ 4420.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000113a end_time:0x0000000000001144 transaction_view_h:0x00000000 
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000113a end_time:0x0000000000001144 transaction_view_h:0x00000000 
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4420.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001144 end_time:0x000000000000114e transaction_view_h:0x00000000 
# UVM_ERROR @ 4430.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001144 end_time:0x000000000000114e transaction_view_h:0x00000000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001144 end_time:0x000000000000114e transaction_view_h:0x00000000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4430.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000113a end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000113a end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_ERROR @ 4440.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000113a end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000113a end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000114e end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_ERROR @ 4440.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000114e end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000114e end_time:0x0000000000001158 transaction_view_h:0x00000000 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4440.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001158 end_time:0x0000000000001162 transaction_view_h:0x00000000 
# UVM_ERROR @ 4450.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001158 end_time:0x0000000000001162 transaction_view_h:0x00000000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001158 end_time:0x0000000000001162 transaction_view_h:0x00000000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4450.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001162 end_time:0x000000000000116c transaction_view_h:0x00000000 
# UVM_ERROR @ 4460.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001162 end_time:0x000000000000116c transaction_view_h:0x00000000 
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001162 end_time:0x000000000000116c transaction_view_h:0x00000000 
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4460.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001158 end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001158 end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_ERROR @ 4470.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001158 end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001158 end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000116c end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_ERROR @ 4470.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000116c end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000116c end_time:0x0000000000001176 transaction_view_h:0x00000000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4470.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001176 end_time:0x0000000000001180 transaction_view_h:0x00000000 
# UVM_ERROR @ 4480.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001176 end_time:0x0000000000001180 transaction_view_h:0x00000000 
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001176 end_time:0x0000000000001180 transaction_view_h:0x00000000 
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4480.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001180 end_time:0x000000000000118a transaction_view_h:0x00000000 
# UVM_ERROR @ 4490.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001180 end_time:0x000000000000118a transaction_view_h:0x00000000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001180 end_time:0x000000000000118a transaction_view_h:0x00000000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4490.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001176 end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001176 end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_ERROR @ 4500.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001176 end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001176 end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000118a end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_ERROR @ 4500.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000118a end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000118a end_time:0x0000000000001194 transaction_view_h:0x00000000 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4500.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001194 end_time:0x000000000000119e transaction_view_h:0x00000000 
# UVM_ERROR @ 4510.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001194 end_time:0x000000000000119e transaction_view_h:0x00000000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001194 end_time:0x000000000000119e transaction_view_h:0x00000000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4510.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000119e end_time:0x00000000000011a8 transaction_view_h:0x00000000 
# UVM_ERROR @ 4520.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000119e end_time:0x00000000000011a8 transaction_view_h:0x00000000 
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000119e end_time:0x00000000000011a8 transaction_view_h:0x00000000 
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4520.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001194 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001194 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4530.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001194 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001194 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011a8 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4530.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011a8 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011a8 end_time:0x00000000000011b2 transaction_view_h:0x00000000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4530.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011b2 end_time:0x00000000000011bc transaction_view_h:0x00000000 
# UVM_ERROR @ 4540.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011b2 end_time:0x00000000000011bc transaction_view_h:0x00000000 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011b2 end_time:0x00000000000011bc transaction_view_h:0x00000000 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4540.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011bc end_time:0x00000000000011c6 transaction_view_h:0x00000000 
# UVM_ERROR @ 4550.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011bc end_time:0x00000000000011c6 transaction_view_h:0x00000000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011bc end_time:0x00000000000011c6 transaction_view_h:0x00000000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4550.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011b2 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011b2 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4560.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011b2 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011b2 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011c6 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4560.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011c6 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011c6 end_time:0x00000000000011d0 transaction_view_h:0x00000000 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4560.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011d0 end_time:0x00000000000011da transaction_view_h:0x00000000 
# UVM_ERROR @ 4570.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011d0 end_time:0x00000000000011da transaction_view_h:0x00000000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011d0 end_time:0x00000000000011da transaction_view_h:0x00000000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4570.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011da end_time:0x00000000000011e4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4580.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011da end_time:0x00000000000011e4 transaction_view_h:0x00000000 
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011da end_time:0x00000000000011e4 transaction_view_h:0x00000000 
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4580.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011d0 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011d0 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_ERROR @ 4590.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011d0 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011d0 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011e4 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_ERROR @ 4590.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011e4 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011e4 end_time:0x00000000000011ee transaction_view_h:0x00000000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4590.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011ee end_time:0x00000000000011f8 transaction_view_h:0x00000000 
# UVM_ERROR @ 4600.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011ee end_time:0x00000000000011f8 transaction_view_h:0x00000000 
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011ee end_time:0x00000000000011f8 transaction_view_h:0x00000000 
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4600.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000011f8 end_time:0x0000000000001202 transaction_view_h:0x00000000 
# UVM_ERROR @ 4610.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011f8 end_time:0x0000000000001202 transaction_view_h:0x00000000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000011f8 end_time:0x0000000000001202 transaction_view_h:0x00000000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4610.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011ee end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000011ee end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_ERROR @ 4620.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011ee end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000011ee end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001202 end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_ERROR @ 4620.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001202 end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001202 end_time:0x000000000000120c transaction_view_h:0x00000000 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4620.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000120c end_time:0x0000000000001216 transaction_view_h:0x00000000 
# UVM_ERROR @ 4630.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000120c end_time:0x0000000000001216 transaction_view_h:0x00000000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000120c end_time:0x0000000000001216 transaction_view_h:0x00000000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4630.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001216 end_time:0x0000000000001220 transaction_view_h:0x00000000 
# UVM_ERROR @ 4640.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001216 end_time:0x0000000000001220 transaction_view_h:0x00000000 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001216 end_time:0x0000000000001220 transaction_view_h:0x00000000 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4640.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000120c end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000120c end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_ERROR @ 4650.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000120c end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000120c end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001220 end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_ERROR @ 4650.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001220 end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001220 end_time:0x000000000000122a transaction_view_h:0x00000000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4650.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000122a end_time:0x0000000000001234 transaction_view_h:0x00000000 
# UVM_ERROR @ 4660.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000122a end_time:0x0000000000001234 transaction_view_h:0x00000000 
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000122a end_time:0x0000000000001234 transaction_view_h:0x00000000 
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4660.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001234 end_time:0x000000000000123e transaction_view_h:0x00000000 
# UVM_ERROR @ 4670.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001234 end_time:0x000000000000123e transaction_view_h:0x00000000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001234 end_time:0x000000000000123e transaction_view_h:0x00000000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4670.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000122a end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000122a end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_ERROR @ 4680.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000122a end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000122a end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000123e end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_ERROR @ 4680.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000123e end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000123e end_time:0x0000000000001248 transaction_view_h:0x00000000 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4680.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001248 end_time:0x0000000000001252 transaction_view_h:0x00000000 
# UVM_ERROR @ 4690.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001248 end_time:0x0000000000001252 transaction_view_h:0x00000000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001248 end_time:0x0000000000001252 transaction_view_h:0x00000000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4690.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001252 end_time:0x000000000000125c transaction_view_h:0x00000000 
# UVM_ERROR @ 4700.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001252 end_time:0x000000000000125c transaction_view_h:0x00000000 
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001252 end_time:0x000000000000125c transaction_view_h:0x00000000 
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4700.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001248 end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001248 end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_ERROR @ 4710.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001248 end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001248 end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000125c end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_ERROR @ 4710.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000125c end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000125c end_time:0x0000000000001266 transaction_view_h:0x00000000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4710.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001266 end_time:0x0000000000001270 transaction_view_h:0x00000000 
# UVM_ERROR @ 4720.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001266 end_time:0x0000000000001270 transaction_view_h:0x00000000 
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001266 end_time:0x0000000000001270 transaction_view_h:0x00000000 
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4720.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001270 end_time:0x000000000000127a transaction_view_h:0x00000000 
# UVM_ERROR @ 4730.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001270 end_time:0x000000000000127a transaction_view_h:0x00000000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001270 end_time:0x000000000000127a transaction_view_h:0x00000000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4730.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001266 end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001266 end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_ERROR @ 4740.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001266 end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001266 end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000127a end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_ERROR @ 4740.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000127a end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000127a end_time:0x0000000000001284 transaction_view_h:0x00000000 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4740.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001284 end_time:0x000000000000128e transaction_view_h:0x00000000 
# UVM_ERROR @ 4750.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001284 end_time:0x000000000000128e transaction_view_h:0x00000000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001284 end_time:0x000000000000128e transaction_view_h:0x00000000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4750.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000128e end_time:0x0000000000001298 transaction_view_h:0x00000000 
# UVM_ERROR @ 4760.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000128e end_time:0x0000000000001298 transaction_view_h:0x00000000 
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000128e end_time:0x0000000000001298 transaction_view_h:0x00000000 
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4760.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001284 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001284 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4770.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001284 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001284 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001298 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4770.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001298 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001298 end_time:0x00000000000012a2 transaction_view_h:0x00000000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4770.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012a2 end_time:0x00000000000012ac transaction_view_h:0x00000000 
# UVM_ERROR @ 4780.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012a2 end_time:0x00000000000012ac transaction_view_h:0x00000000 
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012a2 end_time:0x00000000000012ac transaction_view_h:0x00000000 
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4780.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012ac end_time:0x00000000000012b6 transaction_view_h:0x00000000 
# UVM_ERROR @ 4790.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012ac end_time:0x00000000000012b6 transaction_view_h:0x00000000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012ac end_time:0x00000000000012b6 transaction_view_h:0x00000000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4790.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012a2 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012a2 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4800.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012a2 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012a2 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012b6 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_ERROR @ 4800.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012b6 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012b6 end_time:0x00000000000012c0 transaction_view_h:0x00000000 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4800.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012c0 end_time:0x00000000000012ca transaction_view_h:0x00000000 
# UVM_ERROR @ 4810.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012c0 end_time:0x00000000000012ca transaction_view_h:0x00000000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012c0 end_time:0x00000000000012ca transaction_view_h:0x00000000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4810.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012ca end_time:0x00000000000012d4 transaction_view_h:0x00000000 
# UVM_ERROR @ 4820.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012ca end_time:0x00000000000012d4 transaction_view_h:0x00000000 
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012ca end_time:0x00000000000012d4 transaction_view_h:0x00000000 
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4820.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012c0 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012c0 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_ERROR @ 4830.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012c0 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012c0 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012d4 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_ERROR @ 4830.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012d4 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012d4 end_time:0x00000000000012de transaction_view_h:0x00000000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4830.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012de end_time:0x00000000000012e8 transaction_view_h:0x00000000 
# UVM_ERROR @ 4840.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012de end_time:0x00000000000012e8 transaction_view_h:0x00000000 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012de end_time:0x00000000000012e8 transaction_view_h:0x00000000 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4840.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012e8 end_time:0x00000000000012f2 transaction_view_h:0x00000000 
# UVM_ERROR @ 4850.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012e8 end_time:0x00000000000012f2 transaction_view_h:0x00000000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012e8 end_time:0x00000000000012f2 transaction_view_h:0x00000000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4850.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012de end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012de end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_ERROR @ 4860.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012de end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012de end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012f2 end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_ERROR @ 4860.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012f2 end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012f2 end_time:0x00000000000012fc transaction_view_h:0x00000000 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4860.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000012fc end_time:0x0000000000001306 transaction_view_h:0x00000000 
# UVM_ERROR @ 4870.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012fc end_time:0x0000000000001306 transaction_view_h:0x00000000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000012fc end_time:0x0000000000001306 transaction_view_h:0x00000000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4870.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001306 end_time:0x0000000000001310 transaction_view_h:0x00000000 
# UVM_ERROR @ 4880.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001306 end_time:0x0000000000001310 transaction_view_h:0x00000000 
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001306 end_time:0x0000000000001310 transaction_view_h:0x00000000 
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4880.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012fc end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000012fc end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_ERROR @ 4890.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012fc end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000012fc end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001310 end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_ERROR @ 4890.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001310 end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001310 end_time:0x000000000000131a transaction_view_h:0x00000000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4890.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000131a end_time:0x0000000000001324 transaction_view_h:0x00000000 
# UVM_ERROR @ 4900.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000131a end_time:0x0000000000001324 transaction_view_h:0x00000000 
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000131a end_time:0x0000000000001324 transaction_view_h:0x00000000 
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4900.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001324 end_time:0x000000000000132e transaction_view_h:0x00000000 
# UVM_ERROR @ 4910.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001324 end_time:0x000000000000132e transaction_view_h:0x00000000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001324 end_time:0x000000000000132e transaction_view_h:0x00000000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4910.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000131a end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x000000000000131a end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_ERROR @ 4920.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000131a end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x000000000000131a end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000132e end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_ERROR @ 4920.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000132e end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000132e end_time:0x0000000000001338 transaction_view_h:0x00000000 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4920.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001338 end_time:0x0000000000001342 transaction_view_h:0x00000000 
# UVM_ERROR @ 4930.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001338 end_time:0x0000000000001342 transaction_view_h:0x00000000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001338 end_time:0x0000000000001342 transaction_view_h:0x00000000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4930.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001342 end_time:0x000000000000134c transaction_view_h:0x00000000 
# UVM_ERROR @ 4940.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001342 end_time:0x000000000000134c transaction_view_h:0x00000000 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001342 end_time:0x000000000000134c transaction_view_h:0x00000000 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4940.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001338 end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001338 end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_ERROR @ 4950.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001338 end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001338 end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000134c end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_ERROR @ 4950.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000134c end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000134c end_time:0x0000000000001356 transaction_view_h:0x00000000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4950.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001356 end_time:0x0000000000001360 transaction_view_h:0x00000000 
# UVM_ERROR @ 4960.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001356 end_time:0x0000000000001360 transaction_view_h:0x00000000 
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001356 end_time:0x0000000000001360 transaction_view_h:0x00000000 
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4960.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001360 end_time:0x000000000000136a transaction_view_h:0x00000000 
# UVM_ERROR @ 4970.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001360 end_time:0x000000000000136a transaction_view_h:0x00000000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001360 end_time:0x000000000000136a transaction_view_h:0x00000000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4970.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001356 end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001356 end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_ERROR @ 4980.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001356 end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001356 end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000136a end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_ERROR @ 4980.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000136a end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000136a end_time:0x0000000000001374 transaction_view_h:0x00000000 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4980.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001374 end_time:0x000000000000137e transaction_view_h:0x00000000 
# UVM_ERROR @ 4990.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001374 end_time:0x000000000000137e transaction_view_h:0x00000000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001374 end_time:0x000000000000137e transaction_view_h:0x00000000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 4990.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000137e end_time:0x0000000000001388 transaction_view_h:0x00000000 
# UVM_ERROR @ 5000.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000137e end_time:0x0000000000001388 transaction_view_h:0x00000000 
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000137e end_time:0x0000000000001388 transaction_view_h:0x00000000 
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5000.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001374 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001374 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_ERROR @ 5010.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001374 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001374 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001388 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_ERROR @ 5010.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001388 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001388 end_time:0x0000000000001392 transaction_view_h:0x00000000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5010.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x0000000000001392 end_time:0x000000000000139c transaction_view_h:0x00000000 
# UVM_ERROR @ 5020.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001392 end_time:0x000000000000139c transaction_view_h:0x00000000 
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x0000000000001392 end_time:0x000000000000139c transaction_view_h:0x00000000 
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5020.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x000000000000139c end_time:0x00000000000013a6 transaction_view_h:0x00000000 
# UVM_ERROR @ 5030.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000139c end_time:0x00000000000013a6 transaction_view_h:0x00000000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x000000000000139c end_time:0x00000000000013a6 transaction_view_h:0x00000000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5030.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001392 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x0000000000001392 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_ERROR @ 5040.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001392 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x0000000000001392 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013a6 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_ERROR @ 5040.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013a6 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013a6 end_time:0x00000000000013b0 transaction_view_h:0x00000000 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5040.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013b0 end_time:0x00000000000013ba transaction_view_h:0x00000000 
# UVM_ERROR @ 5050.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013b0 end_time:0x00000000000013ba transaction_view_h:0x00000000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013b0 end_time:0x00000000000013ba transaction_view_h:0x00000000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5050.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013ba end_time:0x00000000000013c4 transaction_view_h:0x00000000 
# UVM_ERROR @ 5060.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ba end_time:0x00000000000013c4 transaction_view_h:0x00000000 
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ba end_time:0x00000000000013c4 transaction_view_h:0x00000000 
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5060.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000013b0 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000013b0 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_ERROR @ 5070.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000013b0 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000013b0 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013c4 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_ERROR @ 5070.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013c4 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013c4 end_time:0x00000000000013ce transaction_view_h:0x00000000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5070.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013ce end_time:0x00000000000013d8 transaction_view_h:0x00000000 
# UVM_ERROR @ 5080.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ce end_time:0x00000000000013d8 transaction_view_h:0x00000000 
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ce end_time:0x00000000000013d8 transaction_view_h:0x00000000 
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5080.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.memaccess_env.memaccess_out_agt.memaccess_out_agt_monitor [MON] DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013d8 end_time:0x00000000000013e2 transaction_view_h:0x00000000 
# UVM_ERROR @ 5090.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013d8 end_time:0x00000000000013e2 transaction_view_h:0x00000000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013d8 end_time:0x00000000000013e2 transaction_view_h:0x00000000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5090.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Received fetch_in: br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000013ce end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.fetch_env.fetch_predictor [PRED] Prediction sent from fetch_model: pc=0x3000 npc=0x3001 instrmem_rd=0
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.fetch_env.fetch_in_agent.fetch_in_agent_monitor [MON] br_taken:0x0 taddr:0x0000 enable_updatePC:0x0 enable_fetch:0x0 start_time:0x00000000000013ce end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_ERROR @ 5100.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] MISMATCH! - EXPECTED: instrmem_rd:0x0 pc:0x3000 npc:0x3001 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000013ce end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.fetch_env.fetch_out_agent.fetch_out_agent_monitor [MON] instrmem_rd:0x0 pc:0x0000 npc:0x0000 start_time:0x00000000000013ce end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013e2 end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_ERROR @ 5100.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013e2 end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013e2 end_time:0x00000000000013ec transaction_view_h:0x00000000 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5100.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5110.000ns: uvm_test_top [ALU_ADD_TEST] ===== LC3 ALU ADD TEST COMPLETE =====
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [PRED] Transaction Received through memaccess_analysis_predictor_export
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_predictor [memaccess_predictor] Predicted data: DMem_addr = 0x0, DMem_din = 0x0, memout = 0x0, DMem_rd = 0
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_in_agt.memaccess_in_agt_monitor [MON] M_Data:0x0000 M_Addr:0x0000 DMem_dout:0x0000 mem_state:0x3 M_Control:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Transaction Received through writeback_in_agent_ae
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_pred [PRED] Prediction sent from writeback_model: vsr1=0x0 vsr2=0x0 psr=0x0
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_in_agent.writeback_in_agent_monitor [MON] enable_writeback:0x0 W_Control:0x0 aluout:0x0000 memout:0x0000 pcout:0x0000 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] MATCH! - EXPECTED: psr:0x0 vsr1:0x0000 vsr2:0x0000 ACTUAL: psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_out_agent.writeback_out_agent_monitor [MON] psr:0x0 vsr1:0x0000 vsr2:0x0000 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.controller_env.controller_pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.controller_env.controller_in_agent.controller_in_agent_monitor [MON] complete_data:0x0 complete_instr:0x0 IR:0x0000 NZP:0x0 psr:0x0 IR_Exec:0x0000 IMem_dout:0x0000 start_time:0x00000000000013ec end_time:0x00000000000013f6 transaction_view_h:0x00000000 
# UVM_ERROR @ 5110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] MISMATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0xxxxxxxxxxxxxxxxx end_time:0xxxxxxxxxxxxxxxxx transaction_view_h:0x00000000 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ec end_time:0x00000000000013f6 transaction_view_h:0x00000000 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.controller_env.controller_out_agent.controller_out_agent_monitor [MON] enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 start_time:0x00000000000013ec end_time:0x00000000000013f6 transaction_view_h:0x00000000 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.imem_agent.imem_agent_monitor [MON] complete_instr:0x0 Instr_dout:0x0000 PC:0x0000 instrmem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.dmem_agent.dmem_agent_monitor [MON] complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5110.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.dmem_agent.sequencer@@dmem_agent_responder_seq [SEQ] Processed txn: complete_data:0x0 Data_dout:0x0000 Data_din:0x0000 Data_rd:0x0 Data_addr:0x0000 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           0:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           1:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           2:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           3:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           4:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           5:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           6:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           7:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           8:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] Expected Entry           9:DMem_addr:0x0000 DMem_din:0x0000 memout:0x0000 DMem_rd:0x0 
# UVM_ERROR @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] EXPECTED SCOREBOARD NOT EMPTY
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.controller_env.controller_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=502 MATCHES=0 MISMATCHES=502
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.decode_env.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=1 MATCHES=0 MISMATCHES=1
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.execute_env.exe_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=1 MATCHES=1 MISMATCHES=0
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.fetch_env.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=167 MATCHES=0 MISMATCHES=167
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.memaccess_env.memaccess_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=502 MATCHES=99 MISMATCHES=1
# UVM_INFO @ 5110.000ns: uvm_test_top.environment.writeback_env.writeback_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=251 MATCHES=251 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 6426
# UVM_WARNING :   12
# UVM_ERROR :  672
# UVM_FATAL :    0
# ** Report counts by id
# [ALU_ADD_TEST]     2
# [CFG]     1
# [COVERAGE_MODEL_REVIEW]     7
# [LC3_BENCH_SEQUENCE_BASE]     2
# [MON]  3450
# [PRED]  1844
# [PREDICTOR_REVIEW]     5
# [Questa UVM]     3
# [RNTST]     1
# [SCBD]  1039
# [SEQ]   250
# [TEST_DONE]     1
# [UVMTOP]     1
# [imem_responder_alu_add_sequence]     1
# [lc3_alu_add_test]     1
# [memaccess_predictor]   502
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5110 ns  Iteration: 56  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /mnt/apps/public/COE/mg_apps/questa2025.1_1/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  quit -f
# Saving coverage database on exit...
# Memory Statistics                         
#     mem: size after elab (VSZ)                 395.42 Mb
#     mem: size during sim (VSZ)                 395.42 Mb
# Elaboration Time                          
#    elab: wall time                               4.53 s
#    elab: cpu time                                2.33 s
# Simulation Time                           
#     sim: wall time                               0.96 s
#     sim: cpu time                                0.46 s
# Coverage Save Time                        
#    save: wall time                               0.93 s
#    save: cpu time                                0.14 s
# Total Time                                
#   total: wall time                               6.42 s
#   total: cpu time                                2.93 s
# HDL Simulation time                              5110 ns
# 
# End time: 16:26:59 on Nov 30,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
