# Pipelined RV64IM + D-Extension Processor Simulator

This project was developed as part of the **Computer Architecture (CA)** course at IIIT Bangalore.  
Team members: **Yash Sultania** and **Saharsh S Hiremath**

A Python-based simulator implementing a **5-stage pipelined RISCâ€‘V processor** that supports:

- **RV64I** base integer instructions  
- **M-extension** (multiply/divide)  
- **D-extension** (doubleâ€‘precision floating point)  
- Cycleâ€‘accurate tracing of pipeline stages  
- Hazard detection and forwarding  
- Branch resolution and pipeline flushing  

This project was completed as a handsâ€‘on exploration of CPU microarchitecture, pipelining, ISA parsing, and hazard management.

---

## ðŸ”· Project Overview

The simulator models a realistic 5â€‘stage pipeline:

1. **IF** â€“ Instruction Fetch  
2. **ID** â€“ Decode & Register Read  
3. **EX** â€“ ALU / FPU operations  
4. **MEM** â€“ Data memory access  
5. **WB** â€“ Writeback to register file  

It executes RISCâ€‘V programs instruction-by-instruction, printing pipeline state every cycle.

This project demonstrates understanding of:

- Pipeline hazards (data, control)  
- Forwarding paths  
- Stalling and flushing  
- Doubleâ€‘precision floating-point execution  
- Instruction decoding & register management  

---

## ðŸ”· Key Features

### âœ… Pipeline Implementation  
- Full 5-stage RISCâ€‘V pipeline  
- Pipeline registers between every stage  
- Register file for integer + floating-point registers  

### âœ… Hazard Handling  
- **Loadâ€‘use detection** and automatic stalls  
- **Data forwarding** from EX/MEM and MEM/WB  
- **Branch flush** on taken branches  

### âœ… Dâ€‘Extension Floating Point Support  
Includes operations such as:

- FADD.D, FSUB.D, FMUL.D, FDIV.D  
- FCVT instructions  
- FMV instructions  
- FSGNJ, FSGNJN, FSGNJX  
- FEQ.D, FLT.D, FLE.D  

### âœ… Instruction Parsing  
Handles standard RISCâ€‘V syntax such as:

```
LW x1, 0(x2)
ADDI x3, x0, 10
FADD.D f2, f3, f4
```

---

## ðŸ”· Repository Structure (planned)

```
.
â”œâ”€â”€ main.py                  # Meant to be driver script (However currently is the entire project)
â”œâ”€â”€ simulator/
â”‚   â””â”€â”€ processor.py         # Yet to be written (main.py works independently)
â”œâ”€â”€ tests/
â”‚   â””â”€â”€ example_prog.txt     # Example instruction sequence (Yet to be added)
â”œâ”€â”€ README.md
â”œâ”€â”€ requirements.txt 
```

Currently everything is inside **main.py**, but the project will later be split into `processor.py` and a cleaner `main.py`.

---

## ðŸ”· How to Run (simple)

```bash
python3 main.py
```

This will:

- Load the hardcoded instructions  
- Execute the pipeline cycle-by-cycle  
- Print all pipeline registers every cycle  
- Summarize total cycles and completed instructions  

---

## ðŸ”· Skills Demonstrated

- Pipeline microarchitecture design  
- Hazard detection and resolution  
- Forwarding network design  
- Floatingâ€‘point datapath concepts  
- ISA parsing and simulation  
- Python systemâ€‘level programming  
- Debugging complex state machines  

---

## ðŸ‘¥ Contributors

**Yash Sultania**  
**Saharsh S Hiremath**  
*(Computer Architecture Course Project, IIIT Bangalore)*

---

