# MIDTERM-PROJECT
CPE412L

Compilation of Verilog Codes using Register Transfer Modelling
