Synthesizing design: key_generator.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg85/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { key_generator.sv}
Running PRESTO HDLC
Compiling source file ./source/key_generator.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate key_generator -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 126 in file
	'./source/key_generator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |     no/auto      |
===============================================

Statistics for case statements in always block at line 173 in file
	'./source/key_generator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           177            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine key_generator line 51 in file
		'./source/key_generator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  original_key_reg   | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine key_generator line 60 in file
		'./source/key_generator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   round_key_x_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wordZero_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wordOne_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wordTwo_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wordThree_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    startGen_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   round_count_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    round_key_reg    | Flip-flop | 1408  |  Y  | N  | Y  | N  | N  | N  | N  |
|  round_key_10_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'key_generator'.
Information: Building the design 'g_function'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 's_box_lookup'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'./source/s_box_lookup.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            16            |    auto/auto     |
===============================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 4 instances of design 's_box_lookup'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 5.0
# Step 3: Compile the design
#compile -map_effort high -incremental_mapping
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 's_box_lookup_0'
  Processing 'g_function'
  Processing 'key_generator'
Information: Added key list 'DesignWare' to design 'key_generator'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13 5240034.0      0.36      12.4       0.0                          
    0:00:13 5240034.0      0.36      12.4       0.0                          
    0:00:13 5240034.0      0.36      12.4       0.0                          
    0:00:14 5240034.0      0.36      12.4       0.0                          
    0:00:14 5240034.0      0.36      12.4       0.0                          
    0:00:14 5129874.0      0.57      19.6       0.0                          
    0:00:15 5133690.0      0.45      12.5       0.0                          
    0:00:15 5133186.0      0.34      10.3       0.0                          
    0:00:15 5134482.0      0.30       9.7       0.0                          
    0:00:15 5135418.0      0.25       8.6       0.0                          
    0:00:15 5136354.0      0.27       8.3       0.0                          
    0:00:15 5136714.0      0.23       7.6       0.0                          
    0:00:16 5137434.0      0.21       6.7       0.0                          
    0:00:16 5138370.0      0.20       5.9       0.0                          
    0:00:16 5139018.0      0.20       5.6       0.0                          
    0:00:16 5139882.0      0.18       4.9       0.0                          
    0:00:16 5140674.0      0.17       4.7       0.0                          
    0:00:16 5142114.0      0.17       4.2       0.0                          
    0:00:16 5143518.0      0.17       4.2       0.0                          
    0:00:17 5144166.0      0.14       3.9       0.0                          
    0:00:17 5145570.0      0.14       3.4       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5145858.0      0.14       3.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17 5145858.0      0.14       3.2       0.0                          
    0:00:17 5147595.0      0.12       3.0       0.0 wordThree_reg[25]/D      
    0:00:17 5149863.0      0.10       2.4       0.0 wordThree_reg[30]/D      
    0:00:17 5151672.0      0.10       2.2       0.0 wordThree_reg[25]/D      
    0:00:17 5153850.0      0.09       2.0       0.0 wordThree_reg[29]/D      
    0:00:17 5154723.0      0.08       1.7       0.0 wordThree_reg[17]/D      
    0:00:17 5157045.0      0.07       1.6       0.0 wordThree_reg[18]/D      
    0:00:17 5158953.0      0.06       1.3       0.0 wordThree_reg[30]/D      
    0:00:17 5159925.0      0.06       1.1       0.0 wordThree_reg[17]/D      
    0:00:18 5161113.0      0.05       0.8       0.0 wordThree_reg[0]/D       
    0:00:18 5163237.0      0.04       0.7       0.0 wordThree_reg[10]/D      
    0:00:18 5163669.0      0.04       0.6       0.0 wordThree_reg[0]/D       
    0:00:18 5164281.0      0.04       0.4       0.0 wordThree_reg[17]/D      
    0:00:18 5163921.0      0.03       0.3       0.0 wordThree_reg[1]/D       
    0:00:18 5163381.0      0.02       0.2       0.0 wordThree_reg[29]/D      
    0:00:18 5164686.0      0.02       0.1       0.0 wordThree_reg[28]/D      
    0:00:18 5164974.0      0.02       0.1       0.0 wordThree_reg[28]/D      
    0:00:18 5165622.0      0.01       0.1       0.0 wordThree_reg[28]/D      
    0:00:18 5165847.0      0.01       0.0       0.0 wordThree_reg[12]/D      
    0:00:18 5166279.0      0.00       0.0       0.0 wordThree_reg[17]/D      
    0:00:18 5166279.0      0.00       0.0       0.0                          
    0:00:18 5166279.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18 5166279.0      0.00       0.0       0.0                          
    0:00:18 5166279.0      0.00       0.0       0.0                          
    0:00:20 5139999.0      0.06       0.4       0.0                          
    0:00:20 5130711.0      0.08       0.4       0.0                          
    0:00:21 5123439.0      0.09       0.6       0.0                          
    0:00:21 5119119.0      0.10       1.0       0.0                          
    0:00:21 5115735.0      0.11       1.3       0.0                          
    0:00:21 5113791.0      0.12       1.3       0.0                          
    0:00:21 5112135.0      0.12       1.4       0.0                          
    0:00:21 5112135.0      0.12       1.4       0.0                          
    0:00:21 5113440.0      0.05       0.9       0.0 wordThree_reg[26]/D      
    0:00:22 5121189.0      0.02       0.3       0.0                          
    0:00:22 5121621.0      0.02       0.2       0.0                          
    0:00:22 5122485.0      0.01       0.1       0.0                          
    0:00:22 5123421.0      0.01       0.0       0.0                          
    0:00:22 5124213.0      0.00       0.0       0.0                          
    0:00:22 5124213.0      0.00       0.0       0.0                          
    0:00:22 5114205.0      0.09       1.1       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5112909.0      0.09       1.2       0.0                          
    0:00:22 5113701.0      0.02       0.2       0.0 wordThree_reg[16]/D      
    0:00:22 5115717.0      0.00       0.0       0.0 wordThree_reg[27]/D      
    0:00:22 5116077.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'key_generator' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1929 load(s), 1 driver(s)
     Net 'n_rst': 1674 load(s), 1 driver(s)
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/key_generator.rep
report_area >> reports/key_generator.rep
report_power -hier >> reports/key_generator.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/key_generator.v"
Writing verilog file '/home/ecegrid/a/mg85/ece337/337Project/mapped/key_generator.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
quit

Thank you...
Done


