library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Four_bit_adder is
    Port (
        A       : in  std_logic_vector(3 downto 0);
        B       : in  std_logic_vector(3 downto 0);
        SUM     : out std_logic_vector(7 downto 0)  
    );
end Four_bit_adder;

architecture Behavioral of Four_bit_adder is
begin
    process(A, B)
        variable A_ext : unsigned(7 downto 0);
        variable B_ext : unsigned(7 downto 0);
        variable result : unsigned(7 downto 0);
    begin
        A_ext  := ("0000" & A);  
        B_ext  := ("0000" & B);
        result := A_ext + B_ext;
		  
        SUM <= std_logic_vector(result);
    end process;
end Behavioral;
