# Door-Lock
A password oriented door lock circuit coded in Verilog and tested on Basys-3 FPGA. 

To run the code on Vivado. Simply download the bitstream file (2017171.bit) and run it on Basys-3 FPGA
