

================================================================
== Vitis HLS Report for 'IDST7B32_Pipeline_VITIS_LOOP_73_1'
================================================================
* Date:           Mon Dec 22 13:45:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.408 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       58|       58|  0.193 us|  0.193 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1  |       56|       56|        26|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 30 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_40"   --->   Operation 31 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_39"   --->   Operation 32 'read' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_38"   --->   Operation 33 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff"   --->   Operation 34 'read' 'cutoff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %empty_37"   --->   Operation 35 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax"   --->   Operation 36 'read' 'oMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin"   --->   Operation 37 'read' 'oMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_36"   --->   Operation 38 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i"   --->   Operation 39 'read' 'sh_prom_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i"   --->   Operation 40 'read' 'sh_prom_i9_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i"   --->   Operation 41 'read' 'conv3_i12_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%src_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_31_val"   --->   Operation 42 'read' 'src_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%src_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_30_val"   --->   Operation 43 'read' 'src_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%src_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_29_val"   --->   Operation 44 'read' 'src_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%src_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_28_val"   --->   Operation 45 'read' 'src_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%src_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_27_val"   --->   Operation 46 'read' 'src_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%src_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_26_val"   --->   Operation 47 'read' 'src_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%src_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_25_val"   --->   Operation 48 'read' 'src_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%src_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_24_val"   --->   Operation 49 'read' 'src_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%src_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_23_val"   --->   Operation 50 'read' 'src_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%src_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_22_val"   --->   Operation 51 'read' 'src_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%src_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_21_val"   --->   Operation 52 'read' 'src_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%src_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_20_val"   --->   Operation 53 'read' 'src_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%src_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_19_val"   --->   Operation 54 'read' 'src_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%src_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_18_val"   --->   Operation 55 'read' 'src_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%src_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_17_val"   --->   Operation 56 'read' 'src_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%src_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_16_val"   --->   Operation 57 'read' 'src_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%src_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_15_val"   --->   Operation 58 'read' 'src_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%src_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_14_val"   --->   Operation 59 'read' 'src_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%src_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_13_val"   --->   Operation 60 'read' 'src_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%src_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_12_val"   --->   Operation 61 'read' 'src_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%src_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_11_val"   --->   Operation 62 'read' 'src_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%src_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_10_val"   --->   Operation 63 'read' 'src_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%src_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_9_val"   --->   Operation 64 'read' 'src_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%src_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_8_val"   --->   Operation 65 'read' 'src_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val"   --->   Operation 66 'read' 'src_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val"   --->   Operation 67 'read' 'src_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val"   --->   Operation 68 'read' 'src_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val"   --->   Operation 69 'read' 'src_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val"   --->   Operation 70 'read' 'src_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val"   --->   Operation 71 'read' 'src_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val"   --->   Operation 72 'read' 'src_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val"   --->   Operation 73 'read' 'src_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read"   --->   Operation 74 'zext' 'sh_prom_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read"   --->   Operation 75 'zext' 'sh_prom_i9_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read"   --->   Operation 76 'sext' 'conv3_i12_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.69ns)   --->   "%icmp200 = icmp_sgt  i27 %tmp_11, i27 0"   --->   Operation 77 'icmp' 'icmp200' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%cmp_i_i_30 = icmp_sgt  i32 %cutoff_read, i32 30"   --->   Operation 78 'icmp' 'cmp_i_i_30' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.67ns)   --->   "%cmp_i_i_29 = icmp_sgt  i32 %cutoff_read, i32 29"   --->   Operation 79 'icmp' 'cmp_i_i_29' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.67ns)   --->   "%cmp_i_i_28 = icmp_sgt  i32 %cutoff_read, i32 28"   --->   Operation 80 'icmp' 'cmp_i_i_28' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%cmp_i_i_27 = icmp_sgt  i32 %cutoff_read, i32 27"   --->   Operation 81 'icmp' 'cmp_i_i_27' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%cmp_i_i_26 = icmp_sgt  i32 %cutoff_read, i32 26"   --->   Operation 82 'icmp' 'cmp_i_i_26' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.67ns)   --->   "%cmp_i_i_25 = icmp_sgt  i32 %cutoff_read, i32 25"   --->   Operation 83 'icmp' 'cmp_i_i_25' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%cmp_i_i_24 = icmp_sgt  i32 %cutoff_read, i32 24"   --->   Operation 84 'icmp' 'cmp_i_i_24' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%cmp_i_i_23 = icmp_sgt  i32 %cutoff_read, i32 23"   --->   Operation 85 'icmp' 'cmp_i_i_23' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%cmp_i_i_22 = icmp_sgt  i32 %cutoff_read, i32 22"   --->   Operation 86 'icmp' 'cmp_i_i_22' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.67ns)   --->   "%cmp_i_i_21 = icmp_sgt  i32 %cutoff_read, i32 21"   --->   Operation 87 'icmp' 'cmp_i_i_21' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.67ns)   --->   "%cmp_i_i_20 = icmp_sgt  i32 %cutoff_read, i32 20"   --->   Operation 88 'icmp' 'cmp_i_i_20' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.67ns)   --->   "%cmp_i_i_19 = icmp_sgt  i32 %cutoff_read, i32 19"   --->   Operation 89 'icmp' 'cmp_i_i_19' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%cmp_i_i_18 = icmp_sgt  i32 %cutoff_read, i32 18"   --->   Operation 90 'icmp' 'cmp_i_i_18' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%cmp_i_i_17 = icmp_sgt  i32 %cutoff_read, i32 17"   --->   Operation 91 'icmp' 'cmp_i_i_17' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%cmp_i_i_16 = icmp_sgt  i32 %cutoff_read, i32 16"   --->   Operation 92 'icmp' 'cmp_i_i_16' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.69ns)   --->   "%icmp197 = icmp_sgt  i28 %tmp_10, i28 0"   --->   Operation 93 'icmp' 'icmp197' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%cmp_i_i_14 = icmp_sgt  i32 %cutoff_read, i32 14"   --->   Operation 94 'icmp' 'cmp_i_i_14' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.67ns)   --->   "%cmp_i_i_13 = icmp_sgt  i32 %cutoff_read, i32 13"   --->   Operation 95 'icmp' 'cmp_i_i_13' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%cmp_i_i_12 = icmp_sgt  i32 %cutoff_read, i32 12"   --->   Operation 96 'icmp' 'cmp_i_i_12' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.67ns)   --->   "%cmp_i_i_11 = icmp_sgt  i32 %cutoff_read, i32 11"   --->   Operation 97 'icmp' 'cmp_i_i_11' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.67ns)   --->   "%cmp_i_i_10 = icmp_sgt  i32 %cutoff_read, i32 10"   --->   Operation 98 'icmp' 'cmp_i_i_10' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%cmp_i_i_9 = icmp_sgt  i32 %cutoff_read, i32 9"   --->   Operation 99 'icmp' 'cmp_i_i_9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.67ns)   --->   "%cmp_i_i_8 = icmp_sgt  i32 %cutoff_read, i32 8"   --->   Operation 100 'icmp' 'cmp_i_i_8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.68ns)   --->   "%icmp194 = icmp_sgt  i29 %tmp_9, i29 0"   --->   Operation 101 'icmp' 'icmp194' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.67ns)   --->   "%cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6"   --->   Operation 102 'icmp' 'cmp_i_i_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.67ns)   --->   "%cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5"   --->   Operation 103 'icmp' 'cmp_i_i_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.67ns)   --->   "%cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4"   --->   Operation 104 'icmp' 'cmp_i_i_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.68ns)   --->   "%icmp191 = icmp_sgt  i30 %tmp_8, i30 0"   --->   Operation 105 'icmp' 'icmp191' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2"   --->   Operation 106 'icmp' 'cmp_i_i_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.67ns)   --->   "%icmp = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 107 'icmp' 'icmp' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0"   --->   Operation 108 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.36ns)   --->   "%store_ln73 = store i6 0, i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 109 'store' 'store_ln73' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body.i" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 110 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 111 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.66ns)   --->   "%add_ln73 = add i6 %j_2, i6 1" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 112 'add' 'add_ln73' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.54ns)   --->   "%icmp_ln73 = icmp_eq  i6 %j_2, i6 32" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 113 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.body.i.split_ifconv, void %_Z13INV_MATMUL_32PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA32_S1_.exit.exitStub" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 114 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %j_2" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 115 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i6 %j_2" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 116 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_0_addr = getelementptr i7 %p_ZL8idst7_32_0, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 117 'getelementptr' 'p_ZL8idst7_32_0_addr' <Predicate = (!icmp_ln73 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_0_load = muxlogic i5 %p_ZL8idst7_32_0_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_0_load' <Predicate = (!icmp_ln73 & cmp_i_i)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_0_load = load i5 %p_ZL8idst7_32_0_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 119 'load' 'p_ZL8idst7_32_0_load' <Predicate = (!icmp_ln73 & cmp_i_i)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_1_addr = getelementptr i8 %p_ZL8idst7_32_1, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 120 'getelementptr' 'p_ZL8idst7_32_1_addr' <Predicate = (!icmp_ln73 & icmp)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_1_load = muxlogic i5 %p_ZL8idst7_32_1_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_1_load' <Predicate = (!icmp_ln73 & icmp)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_1_load = load i5 %p_ZL8idst7_32_1_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 122 'load' 'p_ZL8idst7_32_1_load' <Predicate = (!icmp_ln73 & icmp)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 123 [1/1] (0.49ns)   --->   "%switch_ln88 = switch i5 %trunc_ln73, void %arrayidx22.i41.case.31, i5 0, void %arrayidx22.i41.case.0, i5 1, void %arrayidx22.i41.case.1, i5 2, void %arrayidx22.i41.case.2, i5 3, void %arrayidx22.i41.case.3, i5 4, void %arrayidx22.i41.case.4, i5 5, void %arrayidx22.i41.case.5, i5 6, void %arrayidx22.i41.case.6, i5 7, void %arrayidx22.i41.case.7, i5 8, void %arrayidx22.i41.case.8, i5 9, void %arrayidx22.i41.case.9, i5 10, void %arrayidx22.i41.case.10, i5 11, void %arrayidx22.i41.case.11, i5 12, void %arrayidx22.i41.case.12, i5 13, void %arrayidx22.i41.case.13, i5 14, void %arrayidx22.i41.case.14, i5 15, void %arrayidx22.i41.case.15, i5 16, void %arrayidx22.i41.case.16, i5 17, void %arrayidx22.i41.case.17, i5 18, void %arrayidx22.i41.case.18, i5 19, void %arrayidx22.i41.case.19, i5 20, void %arrayidx22.i41.case.20, i5 21, void %arrayidx22.i41.case.21, i5 22, void %arrayidx22.i41.case.22, i5 23, void %arrayidx22.i41.case.23, i5 24, void %arrayidx22.i41.case.24, i5 25, void %arrayidx22.i41.case.25, i5 26, void %arrayidx22.i41.case.26, i5 27, void %arrayidx22.i41.case.27, i5 28, void %arrayidx22.i41.case.28, i5 29, void %arrayidx22.i41.case.29, i5 30, void %arrayidx22.i41.case.30" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 123 'switch' 'switch_ln88' <Predicate = (!icmp_ln73)> <Delay = 0.49>
ST_1 : Operation 124 [1/1] (0.36ns)   --->   "%store_ln73 = store i6 %add_ln73, i6 %j" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 124 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.36>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body.i" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 125 'br' 'br_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 126 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_0_load = load i5 %p_ZL8idst7_32_0_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 126 'load' 'p_ZL8idst7_32_0_load' <Predicate = (cmp_i_i)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 32> <ROM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %p_ZL8idst7_32_0_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 127 'zext' 'zext_ln83' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln83"   --->   Operation 128 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 129 [2/2] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 129 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.43>
ST_2 : Operation 130 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_1_load = load i5 %p_ZL8idst7_32_1_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 130 'load' 'p_ZL8idst7_32_1_load' <Predicate = (icmp)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i8 %p_ZL8idst7_32_1_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 131 'sext' 'sext_ln83' <Predicate = (icmp)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83 = muxlogic i32 %sext_ln83"   --->   Operation 132 'muxlogic' 'muxLogicI0_to_mul_ln83' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 133 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83 = muxlogic i32 %src_1_val_read"   --->   Operation 133 'muxlogic' 'muxLogicI1_to_mul_ln83' <Predicate = (icmp)> <Delay = 1.16>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_2_addr = getelementptr i8 %p_ZL8idst7_32_2, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 134 'getelementptr' 'p_ZL8idst7_32_2_addr' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_2_load = muxlogic i5 %p_ZL8idst7_32_2_addr"   --->   Operation 135 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_2_load = load i5 %p_ZL8idst7_32_2_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 136 'load' 'p_ZL8idst7_32_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_3_addr = getelementptr i8 %p_ZL8idst7_32_3, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 137 'getelementptr' 'p_ZL8idst7_32_3_addr' <Predicate = (icmp191)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_3_load = muxlogic i5 %p_ZL8idst7_32_3_addr"   --->   Operation 138 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_3_load' <Predicate = (icmp191)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_3_load = load i5 %p_ZL8idst7_32_3_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 139 'load' 'p_ZL8idst7_32_3_load' <Predicate = (icmp191)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 140 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI0_to_sum = muxlogic i32 %zext_ln83"   --->   Operation 140 'muxlogic' 'muxLogicI0_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 141 [1/2] (0.00ns) (share mux size 3)   --->   "%muxLogicI1_to_sum = muxlogic i32 %src_0_val_read"   --->   Operation 141 'muxlogic' 'muxLogicI1_to_sum' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (2.18ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln83, i32 %src_0_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 142 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83 = muxlogic i32 %sext_ln83"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_mul_ln83' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 144 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83 = muxlogic i32 %src_1_val_read"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_mul_ln83' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83 = mul i32 %sext_ln83, i32 %src_1_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 145 'mul' 'mul_ln83' <Predicate = (icmp)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_2_load = load i5 %p_ZL8idst7_32_2_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 146 'load' 'p_ZL8idst7_32_2_load' <Predicate = (cmp_i_i_2)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln83_1 = sext i8 %p_ZL8idst7_32_2_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 147 'sext' 'sext_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_1 = muxlogic i32 %sext_ln83_1"   --->   Operation 148 'muxlogic' 'muxLogicI0_to_mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 149 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_1 = muxlogic i32 %src_2_val_read"   --->   Operation 149 'muxlogic' 'muxLogicI1_to_mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 1.16>
ST_3 : Operation 150 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_3_load = load i5 %p_ZL8idst7_32_3_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 150 'load' 'p_ZL8idst7_32_3_load' <Predicate = (icmp191)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln83_2 = sext i8 %p_ZL8idst7_32_3_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 151 'sext' 'sext_ln83_2' <Predicate = (icmp191)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_2 = muxlogic i32 %sext_ln83_2"   --->   Operation 152 'muxlogic' 'muxLogicI0_to_mul_ln83_2' <Predicate = (icmp191)> <Delay = 1.16>
ST_3 : Operation 153 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_2 = muxlogic i32 %src_3_val_read"   --->   Operation 153 'muxlogic' 'muxLogicI1_to_mul_ln83_2' <Predicate = (icmp191)> <Delay = 1.16>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_4_addr = getelementptr i8 %p_ZL8idst7_32_4, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 154 'getelementptr' 'p_ZL8idst7_32_4_addr' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_4_load = muxlogic i5 %p_ZL8idst7_32_4_addr"   --->   Operation 155 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_4_load = load i5 %p_ZL8idst7_32_4_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 156 'load' 'p_ZL8idst7_32_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 157 [1/2] (0.28ns) (share mux size 3)   --->   "%sum = mul i32 %zext_ln83, i32 %src_0_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 157 'mul' 'sum' <Predicate = (cmp_i_i)> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.41ns)   --->   "%sum_16 = select i1 %cmp_i_i, i32 %sum, i32 0" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 158 'select' 'sum_16' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83 = mul i32 %sext_ln83, i32 %src_1_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 159 'mul' 'mul_ln83' <Predicate = (icmp)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.85ns)   --->   "%sum_17 = add i32 %mul_ln83, i32 %sum_16" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 160 'add' 'sum_17' <Predicate = (icmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.41ns)   --->   "%sum_18 = select i1 %icmp, i32 %sum_17, i32 %sum_16" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 161 'select' 'sum_18' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_1 = muxlogic i32 %sext_ln83_1"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_1 = muxlogic i32 %src_2_val_read"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_1 = mul i32 %sext_ln83_1, i32 %src_2_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 164 'mul' 'mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_2 = muxlogic i32 %sext_ln83_2"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_mul_ln83_2' <Predicate = (icmp191)> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_2 = muxlogic i32 %src_3_val_read"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_mul_ln83_2' <Predicate = (icmp191)> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_2 = mul i32 %sext_ln83_2, i32 %src_3_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 167 'mul' 'mul_ln83_2' <Predicate = (icmp191)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_4_load = load i5 %p_ZL8idst7_32_4_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 168 'load' 'p_ZL8idst7_32_4_load' <Predicate = (cmp_i_i_4)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln83_3 = sext i8 %p_ZL8idst7_32_4_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 169 'sext' 'sext_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_3 = muxlogic i32 %sext_ln83_3"   --->   Operation 170 'muxlogic' 'muxLogicI0_to_mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>
ST_4 : Operation 171 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_3 = muxlogic i32 %src_4_val_read"   --->   Operation 171 'muxlogic' 'muxLogicI1_to_mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 1.16>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_5_addr = getelementptr i8 %p_ZL8idst7_32_5, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 172 'getelementptr' 'p_ZL8idst7_32_5_addr' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_5_load = muxlogic i5 %p_ZL8idst7_32_5_addr"   --->   Operation 173 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_5_load = load i5 %p_ZL8idst7_32_5_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 174 'load' 'p_ZL8idst7_32_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_6_addr = getelementptr i8 %p_ZL8idst7_32_6, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 175 'getelementptr' 'p_ZL8idst7_32_6_addr' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_6_load = muxlogic i5 %p_ZL8idst7_32_6_addr"   --->   Operation 176 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_6_load = load i5 %p_ZL8idst7_32_6_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 177 'load' 'p_ZL8idst7_32_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 178 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_1 = mul i32 %sext_ln83_1, i32 %src_2_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 178 'mul' 'mul_ln83_1' <Predicate = (cmp_i_i_2)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.85ns)   --->   "%sum_19 = add i32 %mul_ln83_1, i32 %sum_18" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 179 'add' 'sum_19' <Predicate = (cmp_i_i_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.41ns)   --->   "%sum_20 = select i1 %cmp_i_i_2, i32 %sum_19, i32 %sum_18" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 180 'select' 'sum_20' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_2 = mul i32 %sext_ln83_2, i32 %src_3_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 181 'mul' 'mul_ln83_2' <Predicate = (icmp191)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.85ns)   --->   "%sum_21 = add i32 %mul_ln83_2, i32 %sum_20" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 182 'add' 'sum_21' <Predicate = (icmp191)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_3 = muxlogic i32 %sext_ln83_3"   --->   Operation 183 'muxlogic' 'muxLogicI0_to_mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_3 = muxlogic i32 %src_4_val_read"   --->   Operation 184 'muxlogic' 'muxLogicI1_to_mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_3 = mul i32 %sext_ln83_3, i32 %src_4_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 185 'mul' 'mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_5_load = load i5 %p_ZL8idst7_32_5_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 186 'load' 'p_ZL8idst7_32_5_load' <Predicate = (cmp_i_i_5)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln83_4 = sext i8 %p_ZL8idst7_32_5_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 187 'sext' 'sext_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_5 : Operation 188 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_4 = muxlogic i32 %sext_ln83_4"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 189 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_4 = muxlogic i32 %src_5_val_read"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 1.16>
ST_5 : Operation 190 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_6_load = load i5 %p_ZL8idst7_32_6_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 190 'load' 'p_ZL8idst7_32_6_load' <Predicate = (cmp_i_i_6)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln83_5 = sext i8 %p_ZL8idst7_32_6_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 191 'sext' 'sext_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_5 : Operation 192 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_5 = muxlogic i32 %sext_ln83_5"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>
ST_5 : Operation 193 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_5 = muxlogic i32 %src_6_val_read"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 1.16>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_7_addr = getelementptr i8 %p_ZL8idst7_32_7, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 194 'getelementptr' 'p_ZL8idst7_32_7_addr' <Predicate = (icmp194)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_7_load = muxlogic i5 %p_ZL8idst7_32_7_addr"   --->   Operation 195 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_7_load' <Predicate = (icmp194)> <Delay = 0.00>
ST_5 : Operation 196 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_7_load = load i5 %p_ZL8idst7_32_7_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 196 'load' 'p_ZL8idst7_32_7_load' <Predicate = (icmp194)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 197 [1/1] (0.41ns)   --->   "%sum_22 = select i1 %icmp191, i32 %sum_21, i32 %sum_20" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 197 'select' 'sum_22' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 198 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_3 = mul i32 %sext_ln83_3, i32 %src_4_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 198 'mul' 'mul_ln83_3' <Predicate = (cmp_i_i_4)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.85ns)   --->   "%sum_23 = add i32 %mul_ln83_3, i32 %sum_22" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 199 'add' 'sum_23' <Predicate = (cmp_i_i_4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.41ns)   --->   "%sum_24 = select i1 %cmp_i_i_4, i32 %sum_23, i32 %sum_22" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 200 'select' 'sum_24' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_4 = muxlogic i32 %sext_ln83_4"   --->   Operation 201 'muxlogic' 'muxLogicI0_to_mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 202 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_4 = muxlogic i32 %src_5_val_read"   --->   Operation 202 'muxlogic' 'muxLogicI1_to_mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 0.00>
ST_6 : Operation 203 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_4 = mul i32 %sext_ln83_4, i32 %src_5_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 203 'mul' 'mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_5 = muxlogic i32 %sext_ln83_5"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 205 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_5 = muxlogic i32 %src_6_val_read"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 0.00>
ST_6 : Operation 206 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_5 = mul i32 %sext_ln83_5, i32 %src_6_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 206 'mul' 'mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_7_load = load i5 %p_ZL8idst7_32_7_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 207 'load' 'p_ZL8idst7_32_7_load' <Predicate = (icmp194)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln83_6 = sext i8 %p_ZL8idst7_32_7_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 208 'sext' 'sext_ln83_6' <Predicate = (icmp194)> <Delay = 0.00>
ST_6 : Operation 209 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_6 = muxlogic i32 %sext_ln83_6"   --->   Operation 209 'muxlogic' 'muxLogicI0_to_mul_ln83_6' <Predicate = (icmp194)> <Delay = 1.16>
ST_6 : Operation 210 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_6 = muxlogic i32 %src_7_val_read"   --->   Operation 210 'muxlogic' 'muxLogicI1_to_mul_ln83_6' <Predicate = (icmp194)> <Delay = 1.16>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_8_addr = getelementptr i8 %p_ZL8idst7_32_8, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 211 'getelementptr' 'p_ZL8idst7_32_8_addr' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_8_load = muxlogic i5 %p_ZL8idst7_32_8_addr"   --->   Operation 212 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_6 : Operation 213 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_8_load = load i5 %p_ZL8idst7_32_8_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 213 'load' 'p_ZL8idst7_32_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_9_addr = getelementptr i8 %p_ZL8idst7_32_9, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 214 'getelementptr' 'p_ZL8idst7_32_9_addr' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_9_load = muxlogic i5 %p_ZL8idst7_32_9_addr"   --->   Operation 215 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_6 : Operation 216 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_9_load = load i5 %p_ZL8idst7_32_9_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 216 'load' 'p_ZL8idst7_32_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 217 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_4 = mul i32 %sext_ln83_4, i32 %src_5_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 217 'mul' 'mul_ln83_4' <Predicate = (cmp_i_i_5)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.85ns)   --->   "%sum_25 = add i32 %mul_ln83_4, i32 %sum_24" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 218 'add' 'sum_25' <Predicate = (cmp_i_i_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.41ns)   --->   "%sum_26 = select i1 %cmp_i_i_5, i32 %sum_25, i32 %sum_24" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 219 'select' 'sum_26' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 220 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_5 = mul i32 %sext_ln83_5, i32 %src_6_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 220 'mul' 'mul_ln83_5' <Predicate = (cmp_i_i_6)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.85ns)   --->   "%sum_27 = add i32 %mul_ln83_5, i32 %sum_26" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 221 'add' 'sum_27' <Predicate = (cmp_i_i_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_6 = muxlogic i32 %sext_ln83_6"   --->   Operation 222 'muxlogic' 'muxLogicI0_to_mul_ln83_6' <Predicate = (icmp194)> <Delay = 0.00>
ST_7 : Operation 223 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_6 = muxlogic i32 %src_7_val_read"   --->   Operation 223 'muxlogic' 'muxLogicI1_to_mul_ln83_6' <Predicate = (icmp194)> <Delay = 0.00>
ST_7 : Operation 224 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_6 = mul i32 %sext_ln83_6, i32 %src_7_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 224 'mul' 'mul_ln83_6' <Predicate = (icmp194)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_8_load = load i5 %p_ZL8idst7_32_8_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 225 'load' 'p_ZL8idst7_32_8_load' <Predicate = (cmp_i_i_8)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln83_7 = sext i8 %p_ZL8idst7_32_8_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 226 'sext' 'sext_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_7 : Operation 227 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_7 = muxlogic i32 %sext_ln83_7"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 1.16>
ST_7 : Operation 228 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_7 = muxlogic i32 %src_8_val_read"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 1.16>
ST_7 : Operation 229 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_9_load = load i5 %p_ZL8idst7_32_9_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 229 'load' 'p_ZL8idst7_32_9_load' <Predicate = (cmp_i_i_9)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln83_8 = sext i8 %p_ZL8idst7_32_9_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 230 'sext' 'sext_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_7 : Operation 231 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_8 = muxlogic i32 %sext_ln83_8"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 1.16>
ST_7 : Operation 232 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_8 = muxlogic i32 %src_9_val_read"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 1.16>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_10_addr = getelementptr i8 %p_ZL8idst7_32_10, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 233 'getelementptr' 'p_ZL8idst7_32_10_addr' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_10_load = muxlogic i5 %p_ZL8idst7_32_10_addr"   --->   Operation 234 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_7 : Operation 235 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_10_load = load i5 %p_ZL8idst7_32_10_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 235 'load' 'p_ZL8idst7_32_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 236 [1/1] (0.41ns)   --->   "%sum_28 = select i1 %cmp_i_i_6, i32 %sum_27, i32 %sum_26" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 236 'select' 'sum_28' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 237 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_6 = mul i32 %sext_ln83_6, i32 %src_7_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 237 'mul' 'mul_ln83_6' <Predicate = (icmp194)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.85ns)   --->   "%sum_29 = add i32 %mul_ln83_6, i32 %sum_28" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 238 'add' 'sum_29' <Predicate = (icmp194)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.41ns)   --->   "%sum_30 = select i1 %icmp194, i32 %sum_29, i32 %sum_28" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 239 'select' 'sum_30' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 240 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_7 = muxlogic i32 %sext_ln83_7"   --->   Operation 240 'muxlogic' 'muxLogicI0_to_mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_8 : Operation 241 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_7 = muxlogic i32 %src_8_val_read"   --->   Operation 241 'muxlogic' 'muxLogicI1_to_mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 0.00>
ST_8 : Operation 242 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_7 = mul i32 %sext_ln83_7, i32 %src_8_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 242 'mul' 'mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_8 = muxlogic i32 %sext_ln83_8"   --->   Operation 243 'muxlogic' 'muxLogicI0_to_mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_8 : Operation 244 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_8 = muxlogic i32 %src_9_val_read"   --->   Operation 244 'muxlogic' 'muxLogicI1_to_mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 0.00>
ST_8 : Operation 245 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_8 = mul i32 %sext_ln83_8, i32 %src_9_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 245 'mul' 'mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_10_load = load i5 %p_ZL8idst7_32_10_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 246 'load' 'p_ZL8idst7_32_10_load' <Predicate = (cmp_i_i_10)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln83_9 = sext i8 %p_ZL8idst7_32_10_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 247 'sext' 'sext_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_8 : Operation 248 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_9 = muxlogic i32 %sext_ln83_9"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 1.16>
ST_8 : Operation 249 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_9 = muxlogic i32 %src_10_val_read"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 1.16>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_11_addr = getelementptr i8 %p_ZL8idst7_32_11, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 250 'getelementptr' 'p_ZL8idst7_32_11_addr' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_11_load = muxlogic i5 %p_ZL8idst7_32_11_addr"   --->   Operation 251 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_8 : Operation 252 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_11_load = load i5 %p_ZL8idst7_32_11_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 252 'load' 'p_ZL8idst7_32_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_12_addr = getelementptr i8 %p_ZL8idst7_32_12, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 253 'getelementptr' 'p_ZL8idst7_32_12_addr' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_12_load = muxlogic i5 %p_ZL8idst7_32_12_addr"   --->   Operation 254 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_8 : Operation 255 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_12_load = load i5 %p_ZL8idst7_32_12_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 255 'load' 'p_ZL8idst7_32_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 2.40>
ST_9 : Operation 256 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_7 = mul i32 %sext_ln83_7, i32 %src_8_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 256 'mul' 'mul_ln83_7' <Predicate = (cmp_i_i_8)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.85ns)   --->   "%sum_31 = add i32 %mul_ln83_7, i32 %sum_30" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 257 'add' 'sum_31' <Predicate = (cmp_i_i_8)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.41ns)   --->   "%sum_32 = select i1 %cmp_i_i_8, i32 %sum_31, i32 %sum_30" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 258 'select' 'sum_32' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 259 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_8 = mul i32 %sext_ln83_8, i32 %src_9_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 259 'mul' 'mul_ln83_8' <Predicate = (cmp_i_i_9)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.85ns)   --->   "%sum_33 = add i32 %mul_ln83_8, i32 %sum_32" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 260 'add' 'sum_33' <Predicate = (cmp_i_i_9)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_9 = muxlogic i32 %sext_ln83_9"   --->   Operation 261 'muxlogic' 'muxLogicI0_to_mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_9 : Operation 262 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_9 = muxlogic i32 %src_10_val_read"   --->   Operation 262 'muxlogic' 'muxLogicI1_to_mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 0.00>
ST_9 : Operation 263 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_9 = mul i32 %sext_ln83_9, i32 %src_10_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 263 'mul' 'mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_11_load = load i5 %p_ZL8idst7_32_11_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 264 'load' 'p_ZL8idst7_32_11_load' <Predicate = (cmp_i_i_11)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln83_10 = sext i8 %p_ZL8idst7_32_11_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 265 'sext' 'sext_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_9 : Operation 266 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_10 = muxlogic i32 %sext_ln83_10"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 1.16>
ST_9 : Operation 267 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_10 = muxlogic i32 %src_11_val_read"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 1.16>
ST_9 : Operation 268 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_12_load = load i5 %p_ZL8idst7_32_12_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 268 'load' 'p_ZL8idst7_32_12_load' <Predicate = (cmp_i_i_12)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln83_11 = sext i8 %p_ZL8idst7_32_12_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 269 'sext' 'sext_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_9 : Operation 270 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_11 = muxlogic i32 %sext_ln83_11"   --->   Operation 270 'muxlogic' 'muxLogicI0_to_mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 1.16>
ST_9 : Operation 271 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_11 = muxlogic i32 %src_12_val_read"   --->   Operation 271 'muxlogic' 'muxLogicI1_to_mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 1.16>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_13_addr = getelementptr i8 %p_ZL8idst7_32_13, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 272 'getelementptr' 'p_ZL8idst7_32_13_addr' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_13_load = muxlogic i5 %p_ZL8idst7_32_13_addr"   --->   Operation 273 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_9 : Operation 274 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_13_load = load i5 %p_ZL8idst7_32_13_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 274 'load' 'p_ZL8idst7_32_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 275 [1/1] (0.41ns)   --->   "%sum_34 = select i1 %cmp_i_i_9, i32 %sum_33, i32 %sum_32" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 275 'select' 'sum_34' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 276 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_9 = mul i32 %sext_ln83_9, i32 %src_10_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 276 'mul' 'mul_ln83_9' <Predicate = (cmp_i_i_10)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.85ns)   --->   "%sum_35 = add i32 %mul_ln83_9, i32 %sum_34" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 277 'add' 'sum_35' <Predicate = (cmp_i_i_10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.41ns)   --->   "%sum_36 = select i1 %cmp_i_i_10, i32 %sum_35, i32 %sum_34" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 278 'select' 'sum_36' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 279 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_10 = muxlogic i32 %sext_ln83_10"   --->   Operation 279 'muxlogic' 'muxLogicI0_to_mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_10 : Operation 280 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_10 = muxlogic i32 %src_11_val_read"   --->   Operation 280 'muxlogic' 'muxLogicI1_to_mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 0.00>
ST_10 : Operation 281 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_10 = mul i32 %sext_ln83_10, i32 %src_11_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 281 'mul' 'mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_11 = muxlogic i32 %sext_ln83_11"   --->   Operation 282 'muxlogic' 'muxLogicI0_to_mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_10 : Operation 283 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_11 = muxlogic i32 %src_12_val_read"   --->   Operation 283 'muxlogic' 'muxLogicI1_to_mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 0.00>
ST_10 : Operation 284 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_11 = mul i32 %sext_ln83_11, i32 %src_12_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 284 'mul' 'mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_13_load = load i5 %p_ZL8idst7_32_13_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 285 'load' 'p_ZL8idst7_32_13_load' <Predicate = (cmp_i_i_13)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln83_12 = sext i8 %p_ZL8idst7_32_13_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 286 'sext' 'sext_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_10 : Operation 287 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_12 = muxlogic i32 %sext_ln83_12"   --->   Operation 287 'muxlogic' 'muxLogicI0_to_mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 1.16>
ST_10 : Operation 288 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_12 = muxlogic i32 %src_13_val_read"   --->   Operation 288 'muxlogic' 'muxLogicI1_to_mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 1.16>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_14_addr = getelementptr i8 %p_ZL8idst7_32_14, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 289 'getelementptr' 'p_ZL8idst7_32_14_addr' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_14_load = muxlogic i5 %p_ZL8idst7_32_14_addr"   --->   Operation 290 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_10 : Operation 291 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_14_load = load i5 %p_ZL8idst7_32_14_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 291 'load' 'p_ZL8idst7_32_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_15_addr = getelementptr i8 %p_ZL8idst7_32_15, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 292 'getelementptr' 'p_ZL8idst7_32_15_addr' <Predicate = (icmp197)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_15_load = muxlogic i5 %p_ZL8idst7_32_15_addr"   --->   Operation 293 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_15_load' <Predicate = (icmp197)> <Delay = 0.00>
ST_10 : Operation 294 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_15_load = load i5 %p_ZL8idst7_32_15_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 294 'load' 'p_ZL8idst7_32_15_load' <Predicate = (icmp197)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 11 <SV = 10> <Delay = 2.40>
ST_11 : Operation 295 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_10 = mul i32 %sext_ln83_10, i32 %src_11_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 295 'mul' 'mul_ln83_10' <Predicate = (cmp_i_i_11)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.85ns)   --->   "%sum_37 = add i32 %mul_ln83_10, i32 %sum_36" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 296 'add' 'sum_37' <Predicate = (cmp_i_i_11)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.41ns)   --->   "%sum_38 = select i1 %cmp_i_i_11, i32 %sum_37, i32 %sum_36" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 297 'select' 'sum_38' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_11 = mul i32 %sext_ln83_11, i32 %src_12_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 298 'mul' 'mul_ln83_11' <Predicate = (cmp_i_i_12)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.85ns)   --->   "%sum_39 = add i32 %mul_ln83_11, i32 %sum_38" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 299 'add' 'sum_39' <Predicate = (cmp_i_i_12)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_12 = muxlogic i32 %sext_ln83_12"   --->   Operation 300 'muxlogic' 'muxLogicI0_to_mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_11 : Operation 301 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_12 = muxlogic i32 %src_13_val_read"   --->   Operation 301 'muxlogic' 'muxLogicI1_to_mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 0.00>
ST_11 : Operation 302 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_12 = mul i32 %sext_ln83_12, i32 %src_13_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 302 'mul' 'mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_14_load = load i5 %p_ZL8idst7_32_14_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 303 'load' 'p_ZL8idst7_32_14_load' <Predicate = (cmp_i_i_14)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln83_13 = sext i8 %p_ZL8idst7_32_14_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 304 'sext' 'sext_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_11 : Operation 305 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_13 = muxlogic i32 %sext_ln83_13"   --->   Operation 305 'muxlogic' 'muxLogicI0_to_mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 1.16>
ST_11 : Operation 306 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_13 = muxlogic i32 %src_14_val_read"   --->   Operation 306 'muxlogic' 'muxLogicI1_to_mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 1.16>
ST_11 : Operation 307 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_15_load = load i5 %p_ZL8idst7_32_15_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 307 'load' 'p_ZL8idst7_32_15_load' <Predicate = (icmp197)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln83_14 = sext i8 %p_ZL8idst7_32_15_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 308 'sext' 'sext_ln83_14' <Predicate = (icmp197)> <Delay = 0.00>
ST_11 : Operation 309 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_14 = muxlogic i32 %sext_ln83_14"   --->   Operation 309 'muxlogic' 'muxLogicI0_to_mul_ln83_14' <Predicate = (icmp197)> <Delay = 1.16>
ST_11 : Operation 310 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_14 = muxlogic i32 %src_15_val_read"   --->   Operation 310 'muxlogic' 'muxLogicI1_to_mul_ln83_14' <Predicate = (icmp197)> <Delay = 1.16>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_16_addr = getelementptr i8 %p_ZL8idst7_32_16, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 311 'getelementptr' 'p_ZL8idst7_32_16_addr' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_16_load = muxlogic i5 %p_ZL8idst7_32_16_addr"   --->   Operation 312 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_16_load' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_11 : Operation 313 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_16_load = load i5 %p_ZL8idst7_32_16_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 313 'load' 'p_ZL8idst7_32_16_load' <Predicate = (cmp_i_i_16)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 314 [1/1] (0.41ns)   --->   "%sum_40 = select i1 %cmp_i_i_12, i32 %sum_39, i32 %sum_38" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 314 'select' 'sum_40' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 315 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_12 = mul i32 %sext_ln83_12, i32 %src_13_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 315 'mul' 'mul_ln83_12' <Predicate = (cmp_i_i_13)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.85ns)   --->   "%sum_41 = add i32 %mul_ln83_12, i32 %sum_40" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 316 'add' 'sum_41' <Predicate = (cmp_i_i_13)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.41ns)   --->   "%sum_42 = select i1 %cmp_i_i_13, i32 %sum_41, i32 %sum_40" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 317 'select' 'sum_42' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_13 = muxlogic i32 %sext_ln83_13"   --->   Operation 318 'muxlogic' 'muxLogicI0_to_mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_12 : Operation 319 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_13 = muxlogic i32 %src_14_val_read"   --->   Operation 319 'muxlogic' 'muxLogicI1_to_mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_13 = mul i32 %sext_ln83_13, i32 %src_14_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 320 'mul' 'mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_14 = muxlogic i32 %sext_ln83_14"   --->   Operation 321 'muxlogic' 'muxLogicI0_to_mul_ln83_14' <Predicate = (icmp197)> <Delay = 0.00>
ST_12 : Operation 322 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_14 = muxlogic i32 %src_15_val_read"   --->   Operation 322 'muxlogic' 'muxLogicI1_to_mul_ln83_14' <Predicate = (icmp197)> <Delay = 0.00>
ST_12 : Operation 323 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_14 = mul i32 %sext_ln83_14, i32 %src_15_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 323 'mul' 'mul_ln83_14' <Predicate = (icmp197)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_16_load = load i5 %p_ZL8idst7_32_16_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 324 'load' 'p_ZL8idst7_32_16_load' <Predicate = (cmp_i_i_16)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln83_15 = sext i8 %p_ZL8idst7_32_16_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 325 'sext' 'sext_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_12 : Operation 326 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_15 = muxlogic i32 %sext_ln83_15"   --->   Operation 326 'muxlogic' 'muxLogicI0_to_mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 1.16>
ST_12 : Operation 327 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_15 = muxlogic i32 %src_16_val_read"   --->   Operation 327 'muxlogic' 'muxLogicI1_to_mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 1.16>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_17_addr = getelementptr i8 %p_ZL8idst7_32_17, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 328 'getelementptr' 'p_ZL8idst7_32_17_addr' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_17_load = muxlogic i5 %p_ZL8idst7_32_17_addr"   --->   Operation 329 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_17_load' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_12 : Operation 330 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_17_load = load i5 %p_ZL8idst7_32_17_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 330 'load' 'p_ZL8idst7_32_17_load' <Predicate = (cmp_i_i_17)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_18_addr = getelementptr i8 %p_ZL8idst7_32_18, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 331 'getelementptr' 'p_ZL8idst7_32_18_addr' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_18_load = muxlogic i5 %p_ZL8idst7_32_18_addr"   --->   Operation 332 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_18_load' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_12 : Operation 333 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_18_load = load i5 %p_ZL8idst7_32_18_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 333 'load' 'p_ZL8idst7_32_18_load' <Predicate = (cmp_i_i_18)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 334 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_13 = mul i32 %sext_ln83_13, i32 %src_14_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 334 'mul' 'mul_ln83_13' <Predicate = (cmp_i_i_14)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/1] (0.85ns)   --->   "%sum_43 = add i32 %mul_ln83_13, i32 %sum_42" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 335 'add' 'sum_43' <Predicate = (cmp_i_i_14)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (0.41ns)   --->   "%sum_44 = select i1 %cmp_i_i_14, i32 %sum_43, i32 %sum_42" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 336 'select' 'sum_44' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 337 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_14 = mul i32 %sext_ln83_14, i32 %src_15_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 337 'mul' 'mul_ln83_14' <Predicate = (icmp197)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.85ns)   --->   "%sum_45 = add i32 %mul_ln83_14, i32 %sum_44" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 338 'add' 'sum_45' <Predicate = (icmp197)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_15 = muxlogic i32 %sext_ln83_15"   --->   Operation 339 'muxlogic' 'muxLogicI0_to_mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_13 : Operation 340 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_15 = muxlogic i32 %src_16_val_read"   --->   Operation 340 'muxlogic' 'muxLogicI1_to_mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 0.00>
ST_13 : Operation 341 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_15 = mul i32 %sext_ln83_15, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 341 'mul' 'mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_17_load = load i5 %p_ZL8idst7_32_17_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 342 'load' 'p_ZL8idst7_32_17_load' <Predicate = (cmp_i_i_17)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln83_16 = sext i8 %p_ZL8idst7_32_17_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 343 'sext' 'sext_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_13 : Operation 344 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_16 = muxlogic i32 %sext_ln83_16"   --->   Operation 344 'muxlogic' 'muxLogicI0_to_mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 1.16>
ST_13 : Operation 345 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_16 = muxlogic i32 %src_17_val_read"   --->   Operation 345 'muxlogic' 'muxLogicI1_to_mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 1.16>
ST_13 : Operation 346 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_18_load = load i5 %p_ZL8idst7_32_18_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 346 'load' 'p_ZL8idst7_32_18_load' <Predicate = (cmp_i_i_18)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln83_17 = sext i8 %p_ZL8idst7_32_18_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 347 'sext' 'sext_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_13 : Operation 348 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_17 = muxlogic i32 %sext_ln83_17"   --->   Operation 348 'muxlogic' 'muxLogicI0_to_mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 1.16>
ST_13 : Operation 349 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_17 = muxlogic i32 %src_18_val_read"   --->   Operation 349 'muxlogic' 'muxLogicI1_to_mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 1.16>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_19_addr = getelementptr i8 %p_ZL8idst7_32_19, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 350 'getelementptr' 'p_ZL8idst7_32_19_addr' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_19_load = muxlogic i5 %p_ZL8idst7_32_19_addr"   --->   Operation 351 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_19_load' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_13 : Operation 352 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_19_load = load i5 %p_ZL8idst7_32_19_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 352 'load' 'p_ZL8idst7_32_19_load' <Predicate = (cmp_i_i_19)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 353 [1/1] (0.41ns)   --->   "%sum_46 = select i1 %icmp197, i32 %sum_45, i32 %sum_44" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 353 'select' 'sum_46' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 354 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_15 = mul i32 %sext_ln83_15, i32 %src_16_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 354 'mul' 'mul_ln83_15' <Predicate = (cmp_i_i_16)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.85ns)   --->   "%sum_47 = add i32 %mul_ln83_15, i32 %sum_46" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 355 'add' 'sum_47' <Predicate = (cmp_i_i_16)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.41ns)   --->   "%sum_48 = select i1 %cmp_i_i_16, i32 %sum_47, i32 %sum_46" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 356 'select' 'sum_48' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 357 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_16 = muxlogic i32 %sext_ln83_16"   --->   Operation 357 'muxlogic' 'muxLogicI0_to_mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_14 : Operation 358 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_16 = muxlogic i32 %src_17_val_read"   --->   Operation 358 'muxlogic' 'muxLogicI1_to_mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 0.00>
ST_14 : Operation 359 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_16 = mul i32 %sext_ln83_16, i32 %src_17_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 359 'mul' 'mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_17 = muxlogic i32 %sext_ln83_17"   --->   Operation 360 'muxlogic' 'muxLogicI0_to_mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_14 : Operation 361 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_17 = muxlogic i32 %src_18_val_read"   --->   Operation 361 'muxlogic' 'muxLogicI1_to_mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 0.00>
ST_14 : Operation 362 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_17 = mul i32 %sext_ln83_17, i32 %src_18_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 362 'mul' 'mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_19_load = load i5 %p_ZL8idst7_32_19_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 363 'load' 'p_ZL8idst7_32_19_load' <Predicate = (cmp_i_i_19)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln83_18 = sext i8 %p_ZL8idst7_32_19_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 364 'sext' 'sext_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_14 : Operation 365 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_18 = muxlogic i32 %sext_ln83_18"   --->   Operation 365 'muxlogic' 'muxLogicI0_to_mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 1.16>
ST_14 : Operation 366 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_18 = muxlogic i32 %src_19_val_read"   --->   Operation 366 'muxlogic' 'muxLogicI1_to_mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 1.16>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_20_addr = getelementptr i8 %p_ZL8idst7_32_20, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 367 'getelementptr' 'p_ZL8idst7_32_20_addr' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_20_load = muxlogic i5 %p_ZL8idst7_32_20_addr"   --->   Operation 368 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_20_load' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_20_load = load i5 %p_ZL8idst7_32_20_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 369 'load' 'p_ZL8idst7_32_20_load' <Predicate = (cmp_i_i_20)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_21_addr = getelementptr i8 %p_ZL8idst7_32_21, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 370 'getelementptr' 'p_ZL8idst7_32_21_addr' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_21_load = muxlogic i5 %p_ZL8idst7_32_21_addr"   --->   Operation 371 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_21_load' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_14 : Operation 372 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_21_load = load i5 %p_ZL8idst7_32_21_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 372 'load' 'p_ZL8idst7_32_21_load' <Predicate = (cmp_i_i_21)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 15 <SV = 14> <Delay = 2.40>
ST_15 : Operation 373 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_16 = mul i32 %sext_ln83_16, i32 %src_17_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 373 'mul' 'mul_ln83_16' <Predicate = (cmp_i_i_17)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.85ns)   --->   "%sum_49 = add i32 %mul_ln83_16, i32 %sum_48" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 374 'add' 'sum_49' <Predicate = (cmp_i_i_17)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/1] (0.41ns)   --->   "%sum_50 = select i1 %cmp_i_i_17, i32 %sum_49, i32 %sum_48" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 375 'select' 'sum_50' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 376 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_17 = mul i32 %sext_ln83_17, i32 %src_18_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 376 'mul' 'mul_ln83_17' <Predicate = (cmp_i_i_18)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [1/1] (0.85ns)   --->   "%sum_51 = add i32 %mul_ln83_17, i32 %sum_50" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 377 'add' 'sum_51' <Predicate = (cmp_i_i_18)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_18 = muxlogic i32 %sext_ln83_18"   --->   Operation 378 'muxlogic' 'muxLogicI0_to_mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_15 : Operation 379 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_18 = muxlogic i32 %src_19_val_read"   --->   Operation 379 'muxlogic' 'muxLogicI1_to_mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 0.00>
ST_15 : Operation 380 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_18 = mul i32 %sext_ln83_18, i32 %src_19_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 380 'mul' 'mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_20_load = load i5 %p_ZL8idst7_32_20_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 381 'load' 'p_ZL8idst7_32_20_load' <Predicate = (cmp_i_i_20)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln83_19 = sext i8 %p_ZL8idst7_32_20_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 382 'sext' 'sext_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_15 : Operation 383 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_19 = muxlogic i32 %sext_ln83_19"   --->   Operation 383 'muxlogic' 'muxLogicI0_to_mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 1.16>
ST_15 : Operation 384 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_19 = muxlogic i32 %src_20_val_read"   --->   Operation 384 'muxlogic' 'muxLogicI1_to_mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 1.16>
ST_15 : Operation 385 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_21_load = load i5 %p_ZL8idst7_32_21_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 385 'load' 'p_ZL8idst7_32_21_load' <Predicate = (cmp_i_i_21)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln83_20 = sext i8 %p_ZL8idst7_32_21_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 386 'sext' 'sext_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_15 : Operation 387 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_20 = muxlogic i32 %sext_ln83_20"   --->   Operation 387 'muxlogic' 'muxLogicI0_to_mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 1.16>
ST_15 : Operation 388 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_20 = muxlogic i32 %src_21_val_read"   --->   Operation 388 'muxlogic' 'muxLogicI1_to_mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 1.16>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_22_addr = getelementptr i8 %p_ZL8idst7_32_22, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 389 'getelementptr' 'p_ZL8idst7_32_22_addr' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_22_load = muxlogic i5 %p_ZL8idst7_32_22_addr"   --->   Operation 390 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_22_load' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_15 : Operation 391 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_22_load = load i5 %p_ZL8idst7_32_22_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 391 'load' 'p_ZL8idst7_32_22_load' <Predicate = (cmp_i_i_22)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 392 [1/1] (0.41ns)   --->   "%sum_52 = select i1 %cmp_i_i_18, i32 %sum_51, i32 %sum_50" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 392 'select' 'sum_52' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 393 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_18 = mul i32 %sext_ln83_18, i32 %src_19_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 393 'mul' 'mul_ln83_18' <Predicate = (cmp_i_i_19)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 394 [1/1] (0.85ns)   --->   "%sum_53 = add i32 %mul_ln83_18, i32 %sum_52" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 394 'add' 'sum_53' <Predicate = (cmp_i_i_19)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/1] (0.41ns)   --->   "%sum_54 = select i1 %cmp_i_i_19, i32 %sum_53, i32 %sum_52" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 395 'select' 'sum_54' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 396 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_19 = muxlogic i32 %sext_ln83_19"   --->   Operation 396 'muxlogic' 'muxLogicI0_to_mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_16 : Operation 397 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_19 = muxlogic i32 %src_20_val_read"   --->   Operation 397 'muxlogic' 'muxLogicI1_to_mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 0.00>
ST_16 : Operation 398 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_19 = mul i32 %sext_ln83_19, i32 %src_20_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 398 'mul' 'mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_20 = muxlogic i32 %sext_ln83_20"   --->   Operation 399 'muxlogic' 'muxLogicI0_to_mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_16 : Operation 400 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_20 = muxlogic i32 %src_21_val_read"   --->   Operation 400 'muxlogic' 'muxLogicI1_to_mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 0.00>
ST_16 : Operation 401 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_20 = mul i32 %sext_ln83_20, i32 %src_21_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 401 'mul' 'mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_22_load = load i5 %p_ZL8idst7_32_22_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 402 'load' 'p_ZL8idst7_32_22_load' <Predicate = (cmp_i_i_22)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln83_21 = sext i8 %p_ZL8idst7_32_22_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 403 'sext' 'sext_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_16 : Operation 404 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_21 = muxlogic i32 %sext_ln83_21"   --->   Operation 404 'muxlogic' 'muxLogicI0_to_mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 1.16>
ST_16 : Operation 405 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_21 = muxlogic i32 %src_22_val_read"   --->   Operation 405 'muxlogic' 'muxLogicI1_to_mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 1.16>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_23_addr = getelementptr i8 %p_ZL8idst7_32_23, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 406 'getelementptr' 'p_ZL8idst7_32_23_addr' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_23_load = muxlogic i5 %p_ZL8idst7_32_23_addr"   --->   Operation 407 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_23_load' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_16 : Operation 408 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_23_load = load i5 %p_ZL8idst7_32_23_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 408 'load' 'p_ZL8idst7_32_23_load' <Predicate = (cmp_i_i_23)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_24_addr = getelementptr i8 %p_ZL8idst7_32_24, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 409 'getelementptr' 'p_ZL8idst7_32_24_addr' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_24_load = muxlogic i5 %p_ZL8idst7_32_24_addr"   --->   Operation 410 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_24_load' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_16 : Operation 411 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_24_load = load i5 %p_ZL8idst7_32_24_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 411 'load' 'p_ZL8idst7_32_24_load' <Predicate = (cmp_i_i_24)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_25_addr = getelementptr i8 %p_ZL8idst7_32_25, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 412 'getelementptr' 'p_ZL8idst7_32_25_addr' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_25_load = muxlogic i5 %p_ZL8idst7_32_25_addr"   --->   Operation 413 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_25_load' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_16 : Operation 414 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_25_load = load i5 %p_ZL8idst7_32_25_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 414 'load' 'p_ZL8idst7_32_25_load' <Predicate = (cmp_i_i_25)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_26_addr = getelementptr i8 %p_ZL8idst7_32_26, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 415 'getelementptr' 'p_ZL8idst7_32_26_addr' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_26_load = muxlogic i5 %p_ZL8idst7_32_26_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_26_load' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_16 : Operation 417 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_26_load = load i5 %p_ZL8idst7_32_26_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 417 'load' 'p_ZL8idst7_32_26_load' <Predicate = (cmp_i_i_26)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_27_addr = getelementptr i8 %p_ZL8idst7_32_27, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 418 'getelementptr' 'p_ZL8idst7_32_27_addr' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_27_load = muxlogic i5 %p_ZL8idst7_32_27_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_27_load' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_16 : Operation 420 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_27_load = load i5 %p_ZL8idst7_32_27_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 420 'load' 'p_ZL8idst7_32_27_load' <Predicate = (cmp_i_i_27)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_28_addr = getelementptr i8 %p_ZL8idst7_32_28, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 421 'getelementptr' 'p_ZL8idst7_32_28_addr' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_28_load = muxlogic i5 %p_ZL8idst7_32_28_addr"   --->   Operation 422 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_28_load' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_16 : Operation 423 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_28_load = load i5 %p_ZL8idst7_32_28_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 423 'load' 'p_ZL8idst7_32_28_load' <Predicate = (cmp_i_i_28)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_29_addr = getelementptr i8 %p_ZL8idst7_32_29, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 424 'getelementptr' 'p_ZL8idst7_32_29_addr' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_29_load = muxlogic i5 %p_ZL8idst7_32_29_addr"   --->   Operation 425 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_29_load' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_16 : Operation 426 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_29_load = load i5 %p_ZL8idst7_32_29_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 426 'load' 'p_ZL8idst7_32_29_load' <Predicate = (cmp_i_i_29)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_30_addr = getelementptr i8 %p_ZL8idst7_32_30, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 427 'getelementptr' 'p_ZL8idst7_32_30_addr' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_30_load = muxlogic i5 %p_ZL8idst7_32_30_addr"   --->   Operation 428 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_30_load' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_16 : Operation 429 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_30_load = load i5 %p_ZL8idst7_32_30_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 429 'load' 'p_ZL8idst7_32_30_load' <Predicate = (cmp_i_i_30)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%p_ZL8idst7_32_31_addr = getelementptr i8 %p_ZL8idst7_32_31, i64 0, i64 %zext_ln73" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 430 'getelementptr' 'p_ZL8idst7_32_31_addr' <Predicate = (icmp200)> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_p_ZL8idst7_32_31_load = muxlogic i5 %p_ZL8idst7_32_31_addr"   --->   Operation 431 'muxlogic' 'muxLogicRAMAddr_to_p_ZL8idst7_32_31_load' <Predicate = (icmp200)> <Delay = 0.00>
ST_16 : Operation 432 [2/2] (0.58ns)   --->   "%p_ZL8idst7_32_31_load = load i5 %p_ZL8idst7_32_31_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 432 'load' 'p_ZL8idst7_32_31_load' <Predicate = (icmp200)> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 17 <SV = 16> <Delay = 2.40>
ST_17 : Operation 433 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_19 = mul i32 %sext_ln83_19, i32 %src_20_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 433 'mul' 'mul_ln83_19' <Predicate = (cmp_i_i_20)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.85ns)   --->   "%sum_55 = add i32 %mul_ln83_19, i32 %sum_54" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 434 'add' 'sum_55' <Predicate = (cmp_i_i_20)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 435 [1/1] (0.41ns)   --->   "%sum_56 = select i1 %cmp_i_i_20, i32 %sum_55, i32 %sum_54" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 435 'select' 'sum_56' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 436 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_20 = mul i32 %sext_ln83_20, i32 %src_21_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 436 'mul' 'mul_ln83_20' <Predicate = (cmp_i_i_21)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [1/1] (0.85ns)   --->   "%sum_57 = add i32 %mul_ln83_20, i32 %sum_56" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 437 'add' 'sum_57' <Predicate = (cmp_i_i_21)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 438 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_21 = muxlogic i32 %sext_ln83_21"   --->   Operation 438 'muxlogic' 'muxLogicI0_to_mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_17 : Operation 439 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_21 = muxlogic i32 %src_22_val_read"   --->   Operation 439 'muxlogic' 'muxLogicI1_to_mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 0.00>
ST_17 : Operation 440 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_21 = mul i32 %sext_ln83_21, i32 %src_22_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 440 'mul' 'mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 441 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_23_load = load i5 %p_ZL8idst7_32_23_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 441 'load' 'p_ZL8idst7_32_23_load' <Predicate = (cmp_i_i_23)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln83_22 = sext i8 %p_ZL8idst7_32_23_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 442 'sext' 'sext_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_17 : Operation 443 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_22 = muxlogic i32 %sext_ln83_22"   --->   Operation 443 'muxlogic' 'muxLogicI0_to_mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 1.16>
ST_17 : Operation 444 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_22 = muxlogic i32 %src_23_val_read"   --->   Operation 444 'muxlogic' 'muxLogicI1_to_mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 1.16>
ST_17 : Operation 445 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_24_load = load i5 %p_ZL8idst7_32_24_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 445 'load' 'p_ZL8idst7_32_24_load' <Predicate = (cmp_i_i_24)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln83_23 = sext i8 %p_ZL8idst7_32_24_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 446 'sext' 'sext_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_17 : Operation 447 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_23 = muxlogic i32 %sext_ln83_23"   --->   Operation 447 'muxlogic' 'muxLogicI0_to_mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 1.16>
ST_17 : Operation 448 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_23 = muxlogic i32 %src_24_val_read"   --->   Operation 448 'muxlogic' 'muxLogicI1_to_mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 1.16>
ST_17 : Operation 449 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_25_load = load i5 %p_ZL8idst7_32_25_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 449 'load' 'p_ZL8idst7_32_25_load' <Predicate = (cmp_i_i_25)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 450 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_26_load = load i5 %p_ZL8idst7_32_26_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 450 'load' 'p_ZL8idst7_32_26_load' <Predicate = (cmp_i_i_26)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 451 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_27_load = load i5 %p_ZL8idst7_32_27_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 451 'load' 'p_ZL8idst7_32_27_load' <Predicate = (cmp_i_i_27)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 452 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_28_load = load i5 %p_ZL8idst7_32_28_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 452 'load' 'p_ZL8idst7_32_28_load' <Predicate = (cmp_i_i_28)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 453 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_29_load = load i5 %p_ZL8idst7_32_29_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 453 'load' 'p_ZL8idst7_32_29_load' <Predicate = (cmp_i_i_29)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 454 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_30_load = load i5 %p_ZL8idst7_32_30_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 454 'load' 'p_ZL8idst7_32_30_load' <Predicate = (cmp_i_i_30)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_17 : Operation 455 [1/2] ( I:0.88ns O:0.88ns )   --->   "%p_ZL8idst7_32_31_load = load i5 %p_ZL8idst7_32_31_addr" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 455 'load' 'p_ZL8idst7_32_31_load' <Predicate = (icmp200)> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 456 [1/1] (0.41ns)   --->   "%sum_58 = select i1 %cmp_i_i_21, i32 %sum_57, i32 %sum_56" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 456 'select' 'sum_58' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 457 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_21 = mul i32 %sext_ln83_21, i32 %src_22_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 457 'mul' 'mul_ln83_21' <Predicate = (cmp_i_i_22)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/1] (0.85ns)   --->   "%sum_59 = add i32 %mul_ln83_21, i32 %sum_58" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 458 'add' 'sum_59' <Predicate = (cmp_i_i_22)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [1/1] (0.41ns)   --->   "%sum_60 = select i1 %cmp_i_i_22, i32 %sum_59, i32 %sum_58" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 459 'select' 'sum_60' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 460 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_22 = muxlogic i32 %sext_ln83_22"   --->   Operation 460 'muxlogic' 'muxLogicI0_to_mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_18 : Operation 461 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_22 = muxlogic i32 %src_23_val_read"   --->   Operation 461 'muxlogic' 'muxLogicI1_to_mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 0.00>
ST_18 : Operation 462 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_22 = mul i32 %sext_ln83_22, i32 %src_23_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 462 'mul' 'mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 463 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_23 = muxlogic i32 %sext_ln83_23"   --->   Operation 463 'muxlogic' 'muxLogicI0_to_mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_18 : Operation 464 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_23 = muxlogic i32 %src_24_val_read"   --->   Operation 464 'muxlogic' 'muxLogicI1_to_mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 0.00>
ST_18 : Operation 465 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_23 = mul i32 %sext_ln83_23, i32 %src_24_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 465 'mul' 'mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln83_24 = sext i8 %p_ZL8idst7_32_25_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 466 'sext' 'sext_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_18 : Operation 467 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_24 = muxlogic i32 %sext_ln83_24"   --->   Operation 467 'muxlogic' 'muxLogicI0_to_mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 1.16>
ST_18 : Operation 468 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_24 = muxlogic i32 %src_25_val_read"   --->   Operation 468 'muxlogic' 'muxLogicI1_to_mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 1.16>

State 19 <SV = 18> <Delay = 2.40>
ST_19 : Operation 469 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_22 = mul i32 %sext_ln83_22, i32 %src_23_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 469 'mul' 'mul_ln83_22' <Predicate = (cmp_i_i_23)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 470 [1/1] (0.85ns)   --->   "%sum_61 = add i32 %mul_ln83_22, i32 %sum_60" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 470 'add' 'sum_61' <Predicate = (cmp_i_i_23)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [1/1] (0.41ns)   --->   "%sum_62 = select i1 %cmp_i_i_23, i32 %sum_61, i32 %sum_60" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 471 'select' 'sum_62' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 472 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_23 = mul i32 %sext_ln83_23, i32 %src_24_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 472 'mul' 'mul_ln83_23' <Predicate = (cmp_i_i_24)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (0.85ns)   --->   "%sum_63 = add i32 %mul_ln83_23, i32 %sum_62" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 473 'add' 'sum_63' <Predicate = (cmp_i_i_24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 474 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_24 = muxlogic i32 %sext_ln83_24"   --->   Operation 474 'muxlogic' 'muxLogicI0_to_mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_19 : Operation 475 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_24 = muxlogic i32 %src_25_val_read"   --->   Operation 475 'muxlogic' 'muxLogicI1_to_mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 0.00>
ST_19 : Operation 476 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_24 = mul i32 %sext_ln83_24, i32 %src_25_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 476 'mul' 'mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln83_25 = sext i8 %p_ZL8idst7_32_26_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 477 'sext' 'sext_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_19 : Operation 478 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_25 = muxlogic i32 %sext_ln83_25"   --->   Operation 478 'muxlogic' 'muxLogicI0_to_mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 1.16>
ST_19 : Operation 479 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_25 = muxlogic i32 %src_26_val_read"   --->   Operation 479 'muxlogic' 'muxLogicI1_to_mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 1.16>
ST_19 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln83_26 = sext i8 %p_ZL8idst7_32_27_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 480 'sext' 'sext_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_19 : Operation 481 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_26 = muxlogic i32 %sext_ln83_26"   --->   Operation 481 'muxlogic' 'muxLogicI0_to_mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 1.16>
ST_19 : Operation 482 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_26 = muxlogic i32 %src_27_val_read"   --->   Operation 482 'muxlogic' 'muxLogicI1_to_mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 1.16>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 483 [1/1] (0.41ns)   --->   "%sum_64 = select i1 %cmp_i_i_24, i32 %sum_63, i32 %sum_62" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 483 'select' 'sum_64' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 484 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_24 = mul i32 %sext_ln83_24, i32 %src_25_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 484 'mul' 'mul_ln83_24' <Predicate = (cmp_i_i_25)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/1] (0.85ns)   --->   "%sum_65 = add i32 %mul_ln83_24, i32 %sum_64" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 485 'add' 'sum_65' <Predicate = (cmp_i_i_25)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (0.41ns)   --->   "%sum_66 = select i1 %cmp_i_i_25, i32 %sum_65, i32 %sum_64" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 486 'select' 'sum_66' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 487 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_25 = muxlogic i32 %sext_ln83_25"   --->   Operation 487 'muxlogic' 'muxLogicI0_to_mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_20 : Operation 488 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_25 = muxlogic i32 %src_26_val_read"   --->   Operation 488 'muxlogic' 'muxLogicI1_to_mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 0.00>
ST_20 : Operation 489 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_25 = mul i32 %sext_ln83_25, i32 %src_26_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 489 'mul' 'mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 490 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_26 = muxlogic i32 %sext_ln83_26"   --->   Operation 490 'muxlogic' 'muxLogicI0_to_mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_20 : Operation 491 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_26 = muxlogic i32 %src_27_val_read"   --->   Operation 491 'muxlogic' 'muxLogicI1_to_mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 0.00>
ST_20 : Operation 492 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_26 = mul i32 %sext_ln83_26, i32 %src_27_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 492 'mul' 'mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln83_27 = sext i8 %p_ZL8idst7_32_28_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 493 'sext' 'sext_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_20 : Operation 494 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_27 = muxlogic i32 %sext_ln83_27"   --->   Operation 494 'muxlogic' 'muxLogicI0_to_mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 1.16>
ST_20 : Operation 495 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_27 = muxlogic i32 %src_28_val_read"   --->   Operation 495 'muxlogic' 'muxLogicI1_to_mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 1.16>

State 21 <SV = 20> <Delay = 2.40>
ST_21 : Operation 496 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_25 = mul i32 %sext_ln83_25, i32 %src_26_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 496 'mul' 'mul_ln83_25' <Predicate = (cmp_i_i_26)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/1] (0.85ns)   --->   "%sum_67 = add i32 %mul_ln83_25, i32 %sum_66" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 497 'add' 'sum_67' <Predicate = (cmp_i_i_26)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 498 [1/1] (0.41ns)   --->   "%sum_68 = select i1 %cmp_i_i_26, i32 %sum_67, i32 %sum_66" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 498 'select' 'sum_68' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 499 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_26 = mul i32 %sext_ln83_26, i32 %src_27_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 499 'mul' 'mul_ln83_26' <Predicate = (cmp_i_i_27)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 500 [1/1] (0.85ns)   --->   "%sum_69 = add i32 %mul_ln83_26, i32 %sum_68" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 500 'add' 'sum_69' <Predicate = (cmp_i_i_27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 501 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_27 = muxlogic i32 %sext_ln83_27"   --->   Operation 501 'muxlogic' 'muxLogicI0_to_mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_21 : Operation 502 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_27 = muxlogic i32 %src_28_val_read"   --->   Operation 502 'muxlogic' 'muxLogicI1_to_mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 0.00>
ST_21 : Operation 503 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_27 = mul i32 %sext_ln83_27, i32 %src_28_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 503 'mul' 'mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln83_28 = sext i8 %p_ZL8idst7_32_29_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 504 'sext' 'sext_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_21 : Operation 505 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_28 = muxlogic i32 %sext_ln83_28"   --->   Operation 505 'muxlogic' 'muxLogicI0_to_mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 1.16>
ST_21 : Operation 506 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_28 = muxlogic i32 %src_29_val_read"   --->   Operation 506 'muxlogic' 'muxLogicI1_to_mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 1.16>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln83_29 = sext i8 %p_ZL8idst7_32_30_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 507 'sext' 'sext_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_21 : Operation 508 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_29 = muxlogic i32 %sext_ln83_29"   --->   Operation 508 'muxlogic' 'muxLogicI0_to_mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 1.16>
ST_21 : Operation 509 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_29 = muxlogic i32 %src_30_val_read"   --->   Operation 509 'muxlogic' 'muxLogicI1_to_mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 1.16>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 510 [1/1] (0.41ns)   --->   "%sum_70 = select i1 %cmp_i_i_27, i32 %sum_69, i32 %sum_68" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 510 'select' 'sum_70' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 511 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_27 = mul i32 %sext_ln83_27, i32 %src_28_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 511 'mul' 'mul_ln83_27' <Predicate = (cmp_i_i_28)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 512 [1/1] (0.85ns)   --->   "%sum_71 = add i32 %mul_ln83_27, i32 %sum_70" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 512 'add' 'sum_71' <Predicate = (cmp_i_i_28)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 513 [1/1] (0.41ns)   --->   "%sum_72 = select i1 %cmp_i_i_28, i32 %sum_71, i32 %sum_70" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 513 'select' 'sum_72' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 514 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_28 = muxlogic i32 %sext_ln83_28"   --->   Operation 514 'muxlogic' 'muxLogicI0_to_mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_22 : Operation 515 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_28 = muxlogic i32 %src_29_val_read"   --->   Operation 515 'muxlogic' 'muxLogicI1_to_mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 0.00>
ST_22 : Operation 516 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_28 = mul i32 %sext_ln83_28, i32 %src_29_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 516 'mul' 'mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 517 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_29 = muxlogic i32 %sext_ln83_29"   --->   Operation 517 'muxlogic' 'muxLogicI0_to_mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_22 : Operation 518 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_29 = muxlogic i32 %src_30_val_read"   --->   Operation 518 'muxlogic' 'muxLogicI1_to_mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 0.00>
ST_22 : Operation 519 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_29 = mul i32 %sext_ln83_29, i32 %src_30_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 519 'mul' 'mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln83_30 = sext i8 %p_ZL8idst7_32_31_load" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 520 'sext' 'sext_ln83_30' <Predicate = (icmp200)> <Delay = 0.00>
ST_22 : Operation 521 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_30 = muxlogic i32 %sext_ln83_30"   --->   Operation 521 'muxlogic' 'muxLogicI0_to_mul_ln83_30' <Predicate = (icmp200)> <Delay = 1.16>
ST_22 : Operation 522 [2/2] (1.16ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_30 = muxlogic i32 %src_31_val_read"   --->   Operation 522 'muxlogic' 'muxLogicI1_to_mul_ln83_30' <Predicate = (icmp200)> <Delay = 1.16>

State 23 <SV = 22> <Delay = 2.40>
ST_23 : Operation 523 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_28 = mul i32 %sext_ln83_28, i32 %src_29_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 523 'mul' 'mul_ln83_28' <Predicate = (cmp_i_i_29)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 524 [1/1] (0.85ns)   --->   "%sum_73 = add i32 %mul_ln83_28, i32 %sum_72" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 524 'add' 'sum_73' <Predicate = (cmp_i_i_29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 525 [1/1] (0.41ns)   --->   "%sum_74 = select i1 %cmp_i_i_29, i32 %sum_73, i32 %sum_72" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 525 'select' 'sum_74' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 526 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_29 = mul i32 %sext_ln83_29, i32 %src_30_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 526 'mul' 'mul_ln83_29' <Predicate = (cmp_i_i_30)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 527 [1/1] (0.85ns)   --->   "%sum_75 = add i32 %mul_ln83_29, i32 %sum_74" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 527 'add' 'sum_75' <Predicate = (cmp_i_i_30)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 528 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI0_to_mul_ln83_30 = muxlogic i32 %sext_ln83_30"   --->   Operation 528 'muxlogic' 'muxLogicI0_to_mul_ln83_30' <Predicate = (icmp200)> <Delay = 0.00>
ST_23 : Operation 529 [1/2] (0.00ns) (share mux size 53)   --->   "%muxLogicI1_to_mul_ln83_30 = muxlogic i32 %src_31_val_read"   --->   Operation 529 'muxlogic' 'muxLogicI1_to_mul_ln83_30' <Predicate = (icmp200)> <Delay = 0.00>
ST_23 : Operation 530 [2/2] (2.15ns) (share mux size 53)   --->   "%mul_ln83_30 = mul i32 %sext_ln83_30, i32 %src_31_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 530 'mul' 'mul_ln83_30' <Predicate = (icmp200)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.11>
ST_24 : Operation 531 [1/1] (0.41ns)   --->   "%sum_76 = select i1 %cmp_i_i_30, i32 %sum_75, i32 %sum_74" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 531 'select' 'sum_76' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 532 [1/2] (0.29ns) (share mux size 53)   --->   "%mul_ln83_30 = mul i32 %sext_ln83_30, i32 %src_31_val_read" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 532 'mul' 'mul_ln83_30' <Predicate = (icmp200)> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 533 [1/1] (0.85ns)   --->   "%sum_77 = add i32 %mul_ln83_30, i32 %sum_76" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 533 'add' 'sum_77' <Predicate = (icmp200)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln87)   --->   "%sum_78 = select i1 %icmp200, i32 %sum_77, i32 %sum_76" [src/IDST7.cpp:83->src/IDST7.cpp:164]   --->   Operation 534 'select' 'sum_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln87)   --->   "%sext_ln87 = sext i32 %sum_78" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 535 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln87 = add i33 %sext_ln87, i33 %conv3_i12_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 536 'add' 'add_ln87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 537 [1/1] (1.06ns)   --->   "%shl_ln87 = shl i33 %add_ln87, i33 %sh_prom_i9_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 537 'shl' 'shl_ln87' <Predicate = (tmp_12)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 538 [1/1] (1.06ns)   --->   "%ashr_ln87 = ashr i33 %add_ln87, i33 %sh_prom_i_i_i_cast" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 538 'ashr' 'ashr_ln87' <Predicate = (!tmp_12)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i33 %shl_ln87" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 539 'trunc' 'trunc_ln87' <Predicate = (tmp_12)> <Delay = 0.00>
ST_25 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i33 %ashr_ln87" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 540 'trunc' 'trunc_ln87_1' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_25 : Operation 541 [1/1] (0.41ns)   --->   "%scaled = select i1 %tmp_12, i32 %trunc_ln87, i32 %trunc_ln87_1" [src/IDST7.cpp:87->src/IDST7.cpp:164]   --->   Operation 541 'select' 'scaled' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 613 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 613 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.28>

State 26 <SV = 25> <Delay = 1.08>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [src/IDST7.cpp:75->src/IDST7.cpp:164]   --->   Operation 542 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 543 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 544 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/IDST7.cpp:73->src/IDST7.cpp:164]   --->   Operation 544 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 545 [1/1] (0.67ns)   --->   "%icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read" [src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 545 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 546 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read" [src/IDST7.cpp:9->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 546 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled" [src/IDST7.cpp:9->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 547 'select' 'select_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 548 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 548 'select' 'select_ln8' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 549 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_30, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 549 'write' 'write_ln88' <Predicate = (trunc_ln73 == 30)> <Delay = 0.00>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 550 'br' 'br_ln88' <Predicate = (trunc_ln73 == 30)> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_29, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 551 'write' 'write_ln88' <Predicate = (trunc_ln73 == 29)> <Delay = 0.00>
ST_26 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 552 'br' 'br_ln88' <Predicate = (trunc_ln73 == 29)> <Delay = 0.00>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_28, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 553 'write' 'write_ln88' <Predicate = (trunc_ln73 == 28)> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 554 'br' 'br_ln88' <Predicate = (trunc_ln73 == 28)> <Delay = 0.00>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_27, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 555 'write' 'write_ln88' <Predicate = (trunc_ln73 == 27)> <Delay = 0.00>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 556 'br' 'br_ln88' <Predicate = (trunc_ln73 == 27)> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_26, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 557 'write' 'write_ln88' <Predicate = (trunc_ln73 == 26)> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 558 'br' 'br_ln88' <Predicate = (trunc_ln73 == 26)> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_25, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 559 'write' 'write_ln88' <Predicate = (trunc_ln73 == 25)> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 560 'br' 'br_ln88' <Predicate = (trunc_ln73 == 25)> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_24, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 561 'write' 'write_ln88' <Predicate = (trunc_ln73 == 24)> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 562 'br' 'br_ln88' <Predicate = (trunc_ln73 == 24)> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_23, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 563 'write' 'write_ln88' <Predicate = (trunc_ln73 == 23)> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 564 'br' 'br_ln88' <Predicate = (trunc_ln73 == 23)> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_22, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 565 'write' 'write_ln88' <Predicate = (trunc_ln73 == 22)> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 566 'br' 'br_ln88' <Predicate = (trunc_ln73 == 22)> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_21, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 567 'write' 'write_ln88' <Predicate = (trunc_ln73 == 21)> <Delay = 0.00>
ST_26 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 568 'br' 'br_ln88' <Predicate = (trunc_ln73 == 21)> <Delay = 0.00>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_20, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 569 'write' 'write_ln88' <Predicate = (trunc_ln73 == 20)> <Delay = 0.00>
ST_26 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 570 'br' 'br_ln88' <Predicate = (trunc_ln73 == 20)> <Delay = 0.00>
ST_26 : Operation 571 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_19, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 571 'write' 'write_ln88' <Predicate = (trunc_ln73 == 19)> <Delay = 0.00>
ST_26 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 572 'br' 'br_ln88' <Predicate = (trunc_ln73 == 19)> <Delay = 0.00>
ST_26 : Operation 573 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_18, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 573 'write' 'write_ln88' <Predicate = (trunc_ln73 == 18)> <Delay = 0.00>
ST_26 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 574 'br' 'br_ln88' <Predicate = (trunc_ln73 == 18)> <Delay = 0.00>
ST_26 : Operation 575 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_17, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 575 'write' 'write_ln88' <Predicate = (trunc_ln73 == 17)> <Delay = 0.00>
ST_26 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 576 'br' 'br_ln88' <Predicate = (trunc_ln73 == 17)> <Delay = 0.00>
ST_26 : Operation 577 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_16, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 577 'write' 'write_ln88' <Predicate = (trunc_ln73 == 16)> <Delay = 0.00>
ST_26 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 578 'br' 'br_ln88' <Predicate = (trunc_ln73 == 16)> <Delay = 0.00>
ST_26 : Operation 579 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_15, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 579 'write' 'write_ln88' <Predicate = (trunc_ln73 == 15)> <Delay = 0.00>
ST_26 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 580 'br' 'br_ln88' <Predicate = (trunc_ln73 == 15)> <Delay = 0.00>
ST_26 : Operation 581 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_14, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 581 'write' 'write_ln88' <Predicate = (trunc_ln73 == 14)> <Delay = 0.00>
ST_26 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 582 'br' 'br_ln88' <Predicate = (trunc_ln73 == 14)> <Delay = 0.00>
ST_26 : Operation 583 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_13, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 583 'write' 'write_ln88' <Predicate = (trunc_ln73 == 13)> <Delay = 0.00>
ST_26 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 584 'br' 'br_ln88' <Predicate = (trunc_ln73 == 13)> <Delay = 0.00>
ST_26 : Operation 585 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_12, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 585 'write' 'write_ln88' <Predicate = (trunc_ln73 == 12)> <Delay = 0.00>
ST_26 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 586 'br' 'br_ln88' <Predicate = (trunc_ln73 == 12)> <Delay = 0.00>
ST_26 : Operation 587 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_11, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 587 'write' 'write_ln88' <Predicate = (trunc_ln73 == 11)> <Delay = 0.00>
ST_26 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 588 'br' 'br_ln88' <Predicate = (trunc_ln73 == 11)> <Delay = 0.00>
ST_26 : Operation 589 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_10, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 589 'write' 'write_ln88' <Predicate = (trunc_ln73 == 10)> <Delay = 0.00>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 590 'br' 'br_ln88' <Predicate = (trunc_ln73 == 10)> <Delay = 0.00>
ST_26 : Operation 591 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_9, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 591 'write' 'write_ln88' <Predicate = (trunc_ln73 == 9)> <Delay = 0.00>
ST_26 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 592 'br' 'br_ln88' <Predicate = (trunc_ln73 == 9)> <Delay = 0.00>
ST_26 : Operation 593 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_8, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 593 'write' 'write_ln88' <Predicate = (trunc_ln73 == 8)> <Delay = 0.00>
ST_26 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 594 'br' 'br_ln88' <Predicate = (trunc_ln73 == 8)> <Delay = 0.00>
ST_26 : Operation 595 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 595 'write' 'write_ln88' <Predicate = (trunc_ln73 == 7)> <Delay = 0.00>
ST_26 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 596 'br' 'br_ln88' <Predicate = (trunc_ln73 == 7)> <Delay = 0.00>
ST_26 : Operation 597 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 597 'write' 'write_ln88' <Predicate = (trunc_ln73 == 6)> <Delay = 0.00>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 598 'br' 'br_ln88' <Predicate = (trunc_ln73 == 6)> <Delay = 0.00>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 599 'write' 'write_ln88' <Predicate = (trunc_ln73 == 5)> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 600 'br' 'br_ln88' <Predicate = (trunc_ln73 == 5)> <Delay = 0.00>
ST_26 : Operation 601 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 601 'write' 'write_ln88' <Predicate = (trunc_ln73 == 4)> <Delay = 0.00>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 602 'br' 'br_ln88' <Predicate = (trunc_ln73 == 4)> <Delay = 0.00>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 603 'write' 'write_ln88' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 604 'br' 'br_ln88' <Predicate = (trunc_ln73 == 3)> <Delay = 0.00>
ST_26 : Operation 605 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 605 'write' 'write_ln88' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_26 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 606 'br' 'br_ln88' <Predicate = (trunc_ln73 == 2)> <Delay = 0.00>
ST_26 : Operation 607 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 607 'write' 'write_ln88' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_26 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 608 'br' 'br_ln88' <Predicate = (trunc_ln73 == 1)> <Delay = 0.00>
ST_26 : Operation 609 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 609 'write' 'write_ln88' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_26 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 610 'br' 'br_ln88' <Predicate = (trunc_ln73 == 0)> <Delay = 0.00>
ST_26 : Operation 611 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_31, i32 %select_ln8" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 611 'write' 'write_ln88' <Predicate = (trunc_ln73 == 31)> <Delay = 0.00>
ST_26 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx22.i41.exit" [src/IDST7.cpp:88->src/IDST7.cpp:164]   --->   Operation 612 'br' 'br_ln88' <Predicate = (trunc_ln73 == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.493ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164) of constant 0 on local variable 'j', src/IDST7.cpp:73->src/IDST7.cpp:164 [189]  (0.360 ns)
	'load' operation 6 bit ('j', src/IDST7.cpp:73->src/IDST7.cpp:164) on local variable 'j', src/IDST7.cpp:73->src/IDST7.cpp:164 [192]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', src/IDST7.cpp:73->src/IDST7.cpp:164) [194]  (0.548 ns)
	'muxlogic' operation 7 bit ('muxLogicRAMAddr_to_p_ZL8idst7_32_0_load') [203]  (0.000 ns)
	'load' operation 7 bit ('p_ZL8idst7_32_0_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_0' [204]  (0.585 ns)

 <State 2>: 2.048ns
The critical path consists of the following:
	'load' operation 8 bit ('p_ZL8idst7_32_1_load', src/IDST7.cpp:83->src/IDST7.cpp:164) on array 'p_ZL8idst7_32_1' [212]  (0.882 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83') [214]  (1.166 ns)

 <State 3>: 2.189ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum') [206]  (0.000 ns)
	'mul' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [208]  (2.189 ns)

 <State 4>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_1') [223]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_1', src/IDST7.cpp:83->src/IDST7.cpp:164) [225]  (2.153 ns)

 <State 5>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_1', src/IDST7.cpp:83->src/IDST7.cpp:164) [225]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [226]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [227]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [235]  (0.850 ns)

 <State 6>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_4') [250]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_4', src/IDST7.cpp:83->src/IDST7.cpp:164) [252]  (2.153 ns)

 <State 7>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_4', src/IDST7.cpp:83->src/IDST7.cpp:164) [252]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [253]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [254]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [262]  (0.850 ns)

 <State 8>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_7') [277]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_7', src/IDST7.cpp:83->src/IDST7.cpp:164) [279]  (2.153 ns)

 <State 9>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_7', src/IDST7.cpp:83->src/IDST7.cpp:164) [279]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [280]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [281]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [289]  (0.850 ns)

 <State 10>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_10') [304]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_10', src/IDST7.cpp:83->src/IDST7.cpp:164) [306]  (2.153 ns)

 <State 11>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_10', src/IDST7.cpp:83->src/IDST7.cpp:164) [306]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [307]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [308]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [316]  (0.850 ns)

 <State 12>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_13') [331]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_13', src/IDST7.cpp:83->src/IDST7.cpp:164) [333]  (2.153 ns)

 <State 13>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_13', src/IDST7.cpp:83->src/IDST7.cpp:164) [333]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [334]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [335]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [343]  (0.850 ns)

 <State 14>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_16') [358]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_16', src/IDST7.cpp:83->src/IDST7.cpp:164) [360]  (2.153 ns)

 <State 15>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_16', src/IDST7.cpp:83->src/IDST7.cpp:164) [360]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [361]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [362]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [370]  (0.850 ns)

 <State 16>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_19') [385]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_19', src/IDST7.cpp:83->src/IDST7.cpp:164) [387]  (2.153 ns)

 <State 17>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_19', src/IDST7.cpp:83->src/IDST7.cpp:164) [387]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [388]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [389]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [397]  (0.850 ns)

 <State 18>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_22') [412]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_22', src/IDST7.cpp:83->src/IDST7.cpp:164) [414]  (2.153 ns)

 <State 19>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_22', src/IDST7.cpp:83->src/IDST7.cpp:164) [414]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [415]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [416]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [424]  (0.850 ns)

 <State 20>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_25') [439]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_25', src/IDST7.cpp:83->src/IDST7.cpp:164) [441]  (2.153 ns)

 <State 21>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_25', src/IDST7.cpp:83->src/IDST7.cpp:164) [441]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [442]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [443]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [451]  (0.850 ns)

 <State 22>: 2.153ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul_ln83_28') [466]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln83_28', src/IDST7.cpp:83->src/IDST7.cpp:164) [468]  (2.153 ns)

 <State 23>: 2.408ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln83_28', src/IDST7.cpp:83->src/IDST7.cpp:164) [468]  (0.295 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [469]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [470]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [478]  (0.850 ns)

 <State 24>: 2.113ns
The critical path consists of the following:
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [479]  (0.413 ns)
	'add' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [487]  (0.850 ns)
	'select' operation 32 bit ('sum', src/IDST7.cpp:83->src/IDST7.cpp:164) [488]  (0.000 ns)
	'add' operation 33 bit ('add_ln87', src/IDST7.cpp:87->src/IDST7.cpp:164) [490]  (0.850 ns)

 <State 25>: 1.482ns
The critical path consists of the following:
	'shl' operation 33 bit ('shl_ln87', src/IDST7.cpp:87->src/IDST7.cpp:164) [491]  (1.069 ns)
	'select' operation 32 bit ('scaled', src/IDST7.cpp:87->src/IDST7.cpp:164) [495]  (0.413 ns)

 <State 26>: 1.084ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln8', src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164) [496]  (0.671 ns)
	'select' operation 32 bit ('select_ln8', src/IDST7.cpp:8->src/IDST7.cpp:88->src/IDST7.cpp:164) [499]  (0.413 ns)
	wire write operation ('write_ln88', src/IDST7.cpp:88->src/IDST7.cpp:164) on port 'dst_30' (src/IDST7.cpp:88->src/IDST7.cpp:164) [502]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
