<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i.html">Component : ALT_ECC_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71185d5e414225376b53d49a34cb1047"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga38a39f726116b59a51df679e86a48167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga38a39f726116b59a51df679e86a48167">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga38a39f726116b59a51df679e86a48167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc228612715cb420817b7166b555dcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gabc228612715cb420817b7166b555dcbf">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabc228612715cb420817b7166b555dcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e83874edd2fb0bbe398593330226bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga49e83874edd2fb0bbe398593330226bc">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga49e83874edd2fb0bbe398593330226bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9a2bd0f3e46b8bd569bf926a15577d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga0a9a2bd0f3e46b8bd569bf926a15577d">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga0a9a2bd0f3e46b8bd569bf926a15577d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02640194b23565fb14003c299294fcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga02640194b23565fb14003c299294fcea">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga02640194b23565fb14003c299294fcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2812f130fe0bcff4d47f783252b100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gadd2812f130fe0bcff4d47f783252b100">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadd2812f130fe0bcff4d47f783252b100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189b1cea3d3adc3f26a45047c2357ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gaa189b1cea3d3adc3f26a45047c2357ed">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa189b1cea3d3adc3f26a45047c2357ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a264de68ebeb5c6babd8ba605ac222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga32a264de68ebeb5c6babd8ba605ac222">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga32a264de68ebeb5c6babd8ba605ac222"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7b0212804310e1f8a482819e0a29e1d3"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga79953c32ecc375cadb0a5da050c9963c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga79953c32ecc375cadb0a5da050c9963c">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga79953c32ecc375cadb0a5da050c9963c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb5a28795b26e3fead75188967bc2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga7eb5a28795b26e3fead75188967bc2aa">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga7eb5a28795b26e3fead75188967bc2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0222a837cd5e62f43e315d0cb28f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga6a0222a837cd5e62f43e315d0cb28f42">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6a0222a837cd5e62f43e315d0cb28f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0ba5b1ba6f5eba35c200561b3e904f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga3c0ba5b1ba6f5eba35c200561b3e904f">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga3c0ba5b1ba6f5eba35c200561b3e904f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdda47840689be28ccb07e7f58d14463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gabdda47840689be28ccb07e7f58d14463">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gabdda47840689be28ccb07e7f58d14463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527cdedcd09c8d9573112c0af8cd8e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga527cdedcd09c8d9573112c0af8cd8e5f">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga527cdedcd09c8d9573112c0af8cd8e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f0442cfb58e2fc51de8a461ead802e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga55f0442cfb58e2fc51de8a461ead802e">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga55f0442cfb58e2fc51de8a461ead802e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb7e228af0bfb77e2d96499ed262b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gafcb7e228af0bfb77e2d96499ed262b7a">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gafcb7e228af0bfb77e2d96499ed262b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7f7f52bc5393af075bb3ea9608fd07c7"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa350a0fa953faa08e8880a095bb5b477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gaa350a0fa953faa08e8880a095bb5b477">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa350a0fa953faa08e8880a095bb5b477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d13d838ae68e289419760dda353cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga3d13d838ae68e289419760dda353cfb1">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga3d13d838ae68e289419760dda353cfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcd29e9644db305df56dfc6573abfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga4dcd29e9644db305df56dfc6573abfba">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga4dcd29e9644db305df56dfc6573abfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f111b9dbde6f16e9f9d0a3dd3298735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga6f111b9dbde6f16e9f9d0a3dd3298735">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga6f111b9dbde6f16e9f9d0a3dd3298735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8ac261200393e02e3299401d4a41bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gacc8ac261200393e02e3299401d4a41bd">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gacc8ac261200393e02e3299401d4a41bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad982b9779b44b522dc8ef403be4087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga0ad982b9779b44b522dc8ef403be4087">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0ad982b9779b44b522dc8ef403be4087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705a173107f2eecfae1cc359089fdbf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga705a173107f2eecfae1cc359089fdbf9">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga705a173107f2eecfae1cc359089fdbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64be6dfb3e0093a3899bdb2d87259dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga64be6dfb3e0093a3899bdb2d87259dd2">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga64be6dfb3e0093a3899bdb2d87259dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1c56de6ef12a6d8e7189089087d0251c"></a><a class="anchor" id="ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadb87883e39cab8de16eb967f35891b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gadb87883e39cab8de16eb967f35891b36">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gadb87883e39cab8de16eb967f35891b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc049264fd79ddffae5d4894832ec82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga9dc049264fd79ddffae5d4894832ec82">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga9dc049264fd79ddffae5d4894832ec82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75e3ed15c9c2e36ca70c7519127ab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gac75e3ed15c9c2e36ca70c7519127ab6c">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac75e3ed15c9c2e36ca70c7519127ab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44aa8ca4c59a2ea5ce4d18010bba1dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga44aa8ca4c59a2ea5ce4d18010bba1dea">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga44aa8ca4c59a2ea5ce4d18010bba1dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3baf20a61c17e55eec615c2fedeb9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gac3baf20a61c17e55eec615c2fedeb9c3">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gac3baf20a61c17e55eec615c2fedeb9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e94c618d4312e47a06914d17933f94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga7e94c618d4312e47a06914d17933f94c">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7e94c618d4312e47a06914d17933f94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1f4e033bbb4e82f1035ad466db3f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga4e1f4e033bbb4e82f1035ad466db3f82">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga4e1f4e033bbb4e82f1035ad466db3f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c78ade8d1d3d8c8b48b658a537a47a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga6c78ade8d1d3d8c8b48b658a537a47a4">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga6c78ade8d1d3d8c8b48b658a537a47a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabbc46c0e1bcf521cf23c533fb66203eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gabbc46c0e1bcf521cf23c533fb66203eb">ALT_ECC_QSPI_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gabbc46c0e1bcf521cf23c533fb66203eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31272964f3a3d540bd6ae231604a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gaa31272964f3a3d540bd6ae231604a3d1">ALT_ECC_QSPI_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gaa31272964f3a3d540bd6ae231604a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c55d283c6ffab30ce8ee3036da00854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga4c55d283c6ffab30ce8ee3036da00854">ALT_ECC_QSPI_WDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gaa31272964f3a3d540bd6ae231604a3d1">ALT_ECC_QSPI_WDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga4c55d283c6ffab30ce8ee3036da00854"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7561c50fcbb567fddab3958babcf8491"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga7561c50fcbb567fddab3958babcf8491">ALT_ECC_QSPI_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga7561c50fcbb567fddab3958babcf8491"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_QSPI_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57579cf21ab5559a2117ce05ebf37c50"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a561ec3960198d2caae418b5e52b95237"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0628bff9135ee05a90ba56d619a8ccf1"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae14ccf7e61ae6f4090adb231528107b2"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9c2631aa1bc50c0870718df6baab7e8c"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aedbac88a787f39559fd47779fcf1bb75"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ffbc85954dc27a348a01454ae89b971"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a34a027d116d90b567780898265a8cd63"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga38a39f726116b59a51df679e86a48167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc228612715cb420817b7166b555dcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga49e83874edd2fb0bbe398593330226bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a9a2bd0f3e46b8bd569bf926a15577d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02640194b23565fb14003c299294fcea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadd2812f130fe0bcff4d47f783252b100"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa189b1cea3d3adc3f26a45047c2357ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga32a264de68ebeb5c6babd8ba605ac222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga79953c32ecc375cadb0a5da050c9963c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7eb5a28795b26e3fead75188967bc2aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6a0222a837cd5e62f43e315d0cb28f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3c0ba5b1ba6f5eba35c200561b3e904f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabdda47840689be28ccb07e7f58d14463"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga527cdedcd09c8d9573112c0af8cd8e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55f0442cfb58e2fc51de8a461ead802e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafcb7e228af0bfb77e2d96499ed262b7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa350a0fa953faa08e8880a095bb5b477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d13d838ae68e289419760dda353cfb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4dcd29e9644db305df56dfc6573abfba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f111b9dbde6f16e9f9d0a3dd3298735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacc8ac261200393e02e3299401d4a41bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0ad982b9779b44b522dc8ef403be4087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga705a173107f2eecfae1cc359089fdbf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga64be6dfb3e0093a3899bdb2d87259dd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadb87883e39cab8de16eb967f35891b36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9dc049264fd79ddffae5d4894832ec82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac75e3ed15c9c2e36ca70c7519127ab6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44aa8ca4c59a2ea5ce4d18010bba1dea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac3baf20a61c17e55eec615c2fedeb9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7e94c618d4312e47a06914d17933f94c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e1f4e033bbb4e82f1035ad466db3f82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6c78ade8d1d3d8c8b48b658a537a47a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_QSPI_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabbc46c0e1bcf521cf23c533fb66203eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaa31272964f3a3d540bd6ae231604a3d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga4c55d283c6ffab30ce8ee3036da00854"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_QSPI_WDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#gaa31272964f3a3d540bd6ae231604a3d1">ALT_ECC_QSPI_WDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_WDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7561c50fcbb567fddab3958babcf8491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_QSPI_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html#ga7561c50fcbb567fddab3958babcf8491">ALT_ECC_QSPI_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___q_s_p_i___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_QSPI_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
