{"Christoforos E. Kozyrakis": [0, ["Overcoming the Limitations of Conventional Vector Processors", ["Christoforos E. Kozyrakis", "David A. Patterson"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207017", 11, "isca", 2003]], "Jahangir Hasan": [0, ["Efficient Use of Memory Bandwidth to Improve Network Processor Throughput", ["Jahangir Hasan", "Satish Chandra", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1207009", 12, "isca", 2003]], "Kevin Skadron": [0, ["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", 12, "isca", 2003]], "Aravindh Anantaraman": [0, ["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", 12, "isca", 2003]], "Timothy Sherwood": [0, ["A Pipelined Memory Architecture for High Throughput Network Processors", ["Timothy Sherwood", "George Varghese", "Brad Calder"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207008", 12, "isca", 2003], ["Phase Tracking and Prediction", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/ISCA.2003.1207012", 12, "isca", 2003]], "Alper Buyuktosunoglu": [0, ["Energy Efficient Co-Adaptive Instruction Fetch and Issue", ["Alper Buyuktosunoglu", "Tejas Karkhanis", "David H. Albonesi", "Pradip Bose"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996", 10, "isca", 2003]], "Marc L. Corliss": [0, ["DISE: A Programmable Macro Engine for Customizing Applications", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/ISCA.2003.1207014", 12, "isca", 2003]], "Sudhanva Gurumurthi": [0, ["DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Hubertus Franke"], "https://doi.org/10.1109/ISCA.2003.1206998", 11, "isca", 2003]], "Jessica H. Tseng": [0, ["Banked Multiported Register Files for High-Frequency Superscalar Microprocessors", ["Jessica H. Tseng", "Krste Asanovic"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206989", 10, "isca", 2003]], "Michael C. Huang": [0, ["Positional Adaptation of Processors: Application to Energy Reduction", ["Michael C. Huang", "Jose Renau", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206997", 12, "isca", 2003]], "Paramjit S. Oberoi": [0, ["Parallelism in the Front-End", ["Paramjit S. Oberoi", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207003", 11, "isca", 2003]], "Michael K. Chen": [0, ["The Jrpm System for Dynamically Parallelizing Java Programs", ["Michael K. Chen", "Kunle Olukotun"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207020", 12, "isca", 2003]], "Dan Ernst": [0, ["Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay", ["Dan Ernst", "Andrew Hamel", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2003.1207005", 10, "isca", 2003]], "Il Park": [0.0031326779862865806, ["Iimplicitly-Multithreaded Processors", ["Il Park", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1206987", 12, "isca", 2003]], "Jinwoo Suh": [0.7019595056772232, ["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", 10, "isca", 2003]], "Arjun Singh": [0, ["GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks", ["Arjun Singh", "William J. Dally", "Amit K. Gupta", "Brian Towles"], "https://doi.org/10.1109/ISCA.2003.1207000", 12, "isca", 2003]], "Michael D. Powell": [0, ["Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage", ["Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1206990", 12, "isca", 2003]], "Rajeev Balasubramonian": [0, ["Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/ISCA.2003.1207007", 12, "isca", 2003]], "Roland E. Wunderlich": [0, ["SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ["Roland E. Wunderlich", "Thomas F. Wenisch", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/ISCA.2003.1206991", 12, "isca", 2003]], "Daniel Citron": [0, ["MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences", ["Daniel Citron"], "https://doi.org/10.1109/ISCA.2003.1206988", 8, "isca", 2003]], "Min Xu": [0, ["A \"Flight Data Recorder\" for Enabling Full-System Multiprocessor Deterministic Replay", ["Min Xu", "Rastislav Bodik", "Mark D. Hill"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206994", 12, "isca", 2003]], "Andre Seznec": [0, ["Effective ahead Pipelining of Instruction Block Address Generation", ["Andre Seznec", "Antony Fraboulet"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207004", 12, "isca", 2003]], "Zarka Cvetanovic": [0, ["Performance Analysis of the Alpha 21364-BAsed HP GS1280 Multiprocessor", ["Zarka Cvetanovic"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207002", 11, "isca", 2003]], "Mark Oskin": [0, ["Building Quantum Wires: The Long and the Short of It", ["Mark Oskin", "Frederic T. Chong", "Isaac L. Chuang", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2003.1207015", 12, "isca", 2003]], "Ilhyun Kim": [0.996322825551033, ["Half-Price Architecture", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2003.1206986", 11, "isca", 2003]], "Renju Thomas": [0, ["Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History", ["Renju Thomas", "Manoj Franklin", "Chris Wilkerson", "Jared Stark"], "https://doi.org/10.1109/ISCA.2003.1207010", 10, "isca", 2003]], "Zhenlin Wang": [1.5441422807072058e-08, ["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", 11, "isca", 2003]], "Huiyang Zhou": [0, ["Detecting Global Stride Locality in Value Streams", ["Huiyang Zhou", "Jill Flanagan", "Thomas M. Conte"], "https://doi.org/10.1109/ISCA.2003.1207011", 12, "isca", 2003]], "Mohamed A. Gomaa": [0, ["Transient-Fault Recovery for Chip Multiprocessors", ["Mohamed A. Gomaa", "Chad Scarbrough", "Irith Pomeranz", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992", 12, "isca", 2003]], "Chuanjun Zhang": [0, ["A Highly-Configurable Cache Architecture for Embedded Systems", ["Chuanjun Zhang", "Frank Vahid", "Walid A. Najjar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206995", 11, "isca", 2003]], "Milos Prvulovic": [0, ["ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes", ["Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206993", 12, "isca", 2003]], "Grigorios Magklis": [0, ["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", 12, "isca", 2003]], "Milo M. K. Martin": [0, ["Token Coherence: Decoupling Performance and Correctness", ["Milo M. K. Martin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1206999", 12, "isca", 2003], ["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", 12, "isca", 2003]], "Ravi Bhargava": [0, ["Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors", ["Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1109/ISCA.2003.1207006", 11, "isca", 2003]], "Karthikeyan Sankaralingam": [0, ["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", 12, "isca", 2003]]}