/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [22:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_71z = !(celloutsig_0_36z[12] ? celloutsig_0_1z : celloutsig_0_38z);
  assign celloutsig_1_6z = !(celloutsig_1_1z[1] ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_1_10z = !(celloutsig_1_7z ? celloutsig_1_6z : celloutsig_1_4z);
  assign celloutsig_0_16z = !(in_data[74] ? celloutsig_0_0z[9] : celloutsig_0_4z);
  assign celloutsig_0_38z = ~(celloutsig_0_11z | celloutsig_0_20z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z[2] | celloutsig_1_5z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_35z = celloutsig_0_6z[7] | ~(celloutsig_0_30z);
  assign celloutsig_0_37z = celloutsig_0_35z | ~(celloutsig_0_24z);
  assign celloutsig_0_14z = celloutsig_0_4z | ~(celloutsig_0_10z[9]);
  assign celloutsig_1_9z = celloutsig_1_1z[0] | celloutsig_1_5z;
  assign celloutsig_1_14z = in_data[141] | celloutsig_1_7z;
  assign celloutsig_0_24z = celloutsig_0_3z[5] | celloutsig_0_20z;
  assign celloutsig_0_30z = celloutsig_0_17z | celloutsig_0_22z;
  assign celloutsig_0_70z = ~(celloutsig_0_14z ^ celloutsig_0_37z);
  assign celloutsig_0_22z = ~(celloutsig_0_19z ^ celloutsig_0_11z);
  assign celloutsig_0_10z = { celloutsig_0_8z[5:3], celloutsig_0_9z } + { in_data[40:31], celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[12:5] + celloutsig_0_0z[15:8];
  assign celloutsig_1_19z = in_data[147:143] & { celloutsig_1_3z[3:1], celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[7:2] <= celloutsig_0_2z[7:2];
  assign celloutsig_1_5z = { in_data[149:147], celloutsig_1_0z } <= { celloutsig_1_3z[3:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_2z = { in_data[186:185], celloutsig_1_1z } && in_data[118:114];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_5z } < { in_data[84:72], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_10z[8:4], celloutsig_0_9z } < { celloutsig_0_6z[6:1], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_3z[18:14], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_14z } < { celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_6z = celloutsig_0_3z[18:11] % { 1'h1, in_data[28:23], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_5z[4:0], celloutsig_0_1z } % { 1'h1, in_data[15:11] };
  assign celloutsig_0_1z = celloutsig_0_0z[11:3] != in_data[32:24];
  assign celloutsig_0_5z = - celloutsig_0_0z[7:2];
  assign celloutsig_1_11z = - in_data[158:156];
  assign celloutsig_0_8z = - { celloutsig_0_0z[8:0], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[131:127] !== in_data[152:148];
  assign celloutsig_1_15z = { in_data[177:174], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z } !== { in_data[142:141], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_20z = celloutsig_0_6z[6:2] !== celloutsig_0_15z[4:0];
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z[1:0], celloutsig_1_0z, in_data[131:124] };
  assign celloutsig_1_18z = { in_data[190:188], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_15z } >> in_data[140:135];
  assign celloutsig_0_0z = in_data[86:70] <<< in_data[27:11];
  assign celloutsig_0_36z = { celloutsig_0_3z[17:2], celloutsig_0_17z } <<< celloutsig_0_3z[16:0];
  assign celloutsig_1_1z = { in_data[158:157], celloutsig_1_0z } >>> in_data[168:166];
  assign celloutsig_0_9z = { celloutsig_0_8z[6:0], celloutsig_0_7z } >>> celloutsig_0_8z[9:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 23'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { in_data[66:53], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[142:139];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_12z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  assign { out_data[133:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
