#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 19 12:34:49 2016
# Process ID: 17817
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1
# Command line: vivado test_pound_fironly_v1.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_fironly_v1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  {test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_shifterReal_1_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0 test_pound_fironly_v1_shifterReal_0_0 test_pound_fironly_v1_shifterReal_0_1}] -no_script -reset -quiet
upgrade_ip [get_ips  {test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_0_1 test_pound_fironly_v1_ltc2145_0_0 test_pound_fironly_v1_shifterReal_1_0 test_pound_fironly_v1_fir16RealbitsOneInTwoMult_v1_0_1_0 test_pound_fironly_v1_shifterReal_0_0 test_pound_fironly_v1_shifterReal_0_1}] -log ip_upgrade.log
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd]
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.srcs/sources_1/bd/test_pound_fironly_v1/test_pound_fironly_v1.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound_fironly_v1/test_pound_fironly_v1/test_pound_fironly_v1.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_intf_nets shifterReal_0_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_0_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_0_data_en_o] [get_bd_nets shifterReal_0_data_o] [get_bd_nets shifterReal_0_data_en_o] [get_bd_cells shifterReal_0]
delete_bd_objs [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_1_data_out] [get_bd_intf_nets shifterReal_1_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_1_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_1_data_en_o] [get_bd_nets shifterReal_1_data_o] [get_bd_nets shifterReal_1_data_en_o] [get_bd_cells shifterReal_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_2_data_out] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_2_data_o] [get_bd_nets fir16RealbitsOneInTwoMult_v1_0_2_data_en_o] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_1]
delete_bd_objs [get_bd_nets shifterReal_2_data_o] [get_bd_nets shifterReal_2_data_en_o] [get_bd_cells shifterReal_2]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_a] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {8.5 2477 549} [get_bd_cells ad9767_0]
set_property location {4.5 2058 472} [get_bd_cells red_pitaya_pid_0]
set_property location {4 1160 456} [get_bd_cells ltc2145_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 fir16RealbitsOneInTwoMult_v1_0_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/s00_axi]
set_property location {5.5 1683 145} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
set_property -dict [list CONFIG.NB_FIR {13} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:shifterReal:1.0 shifterReal_0
endgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14}] [get_bd_cells shifterReal_0]
set_property location {6.5 2350 121} [get_bd_cells red_pitaya_pid_0]
set_property location {5.5 1940 123} [get_bd_cells shifterReal_0]
connect_bd_net [get_bd_pins shifterReal_0/data_en_o] [get_bd_pins red_pitaya_pid_0/data_en_i]
connect_bd_net [get_bd_pins shifterReal_0/data_o] [get_bd_pins red_pitaya_pid_0/data_i]
delete_bd_objs [get_bd_nets ltc2145_0_adc_clk]
connect_bd_net [get_bd_pins shifterReal_0/data_clk_o] [get_bd_pins red_pitaya_pid_0/data_clock_i]
connect_bd_intf_net [get_bd_intf_pins shifterReal_0/data_in] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_out]
set_property location {5 1635 150} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {5 1657 150} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {4 1238 706} [get_bd_cells axi_gpio_0]
set_property location {8 2686 469} [get_bd_cells ad9767_0]
set_property location {8 2694 432} [get_bd_cells ad9767_0]
set_property location {4 1247 421} [get_bd_cells ltc2145_0]
set_property location {5 1683 144} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
set_property location {5 1687 144} [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
set_property location {6 1985 546} [get_bd_cells expanderReal_0]
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
copy_bd_objs /  [get_bd_cells {expanderReal_0}]
set_property location {6 1856 705} [get_bd_cells expanderReal_1]
set_property location {6 2057 381} [get_bd_cells expanderReal_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal_1_to_2:1.0 dupplReal_1_to_2_0
endgroup
delete_bd_objs [get_bd_cells dupplReal_1_to_2_0]
delete_bd_objs [get_bd_cells expanderReal_1]
delete_bd_objs [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in] [get_bd_intf_pins ltc2145_0/data_a]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:dupplReal_1_to_2:1.0 dupplReal_1_to_2_0
endgroup
set_property -dict [list CONFIG.DATA_SIZE {14}] [get_bd_cells dupplReal_1_to_2_0]
copy_bd_objs /  [get_bd_cells {dupplReal_1_to_2_0}]
set_property location {5 1643 451} [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_b]
delete_bd_objs [get_bd_intf_nets ltc2145_0_data_a]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data_in] [get_bd_intf_pins ltc2145_0/data_a]
connect_bd_intf_net [get_bd_intf_pins ltc2145_0/data_b] [get_bd_intf_pins dupplReal_1_to_2_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data1_out] [get_bd_intf_pins fir16RealbitsOneInTwoMult_v1_0_0/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data1_out] [get_bd_intf_pins ad9767_0/dataB]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:data16_multi_to_ram:1.0 data16_multi_to_ram_0
endgroup
set_property location {6.5 2114 467} [get_bd_cells data16_multi_to_ram_0]
set_property -dict [list CONFIG.NB_INPUT {2}] [get_bd_cells data16_multi_to_ram_0]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells expanderReal_0]
set_property location {6 1845 340} [get_bd_cells expanderReal_0]
copy_bd_objs /  [get_bd_cells {expanderReal_0}]
set_property location {6 1852 469} [get_bd_cells expanderReal_1]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
set_property location {6 1824 438} [get_bd_cells expanderReal_1]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data1_out] [get_bd_intf_pins expanderReal_1/data_in]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data2_out] [get_bd_intf_pins expanderReal_0/data_in]
set_property location {7 2035 392} [get_bd_cells data16_multi_to_ram_0]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_1/data2_out] [get_bd_intf_pins ad9767_0/dataB]
connect_bd_intf_net [get_bd_intf_pins expanderReal_1/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data2]
connect_bd_intf_net [get_bd_intf_pins expanderReal_0/data_out] [get_bd_intf_pins data16_multi_to_ram_0/data1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins data16_multi_to_ram_0/s00_axi]
startgroup
endgroup
report_ip_status -name ip_status 
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
