#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 29 20:26:52 2019
# Process ID: 8628
# Current directory: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9032 C:\Users\Carmen\Desktop\TFG\Codigo_final\Accelerator\Accelerator.xpr
# Log file: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/vivado.log
# Journal file: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 747.379 ; gain = 175.715
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci' is already up-to-date
[Wed May 29 20:30:10 2019] Launched synth_2...
Run output will be captured here: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.runs/synth_2/runme.log
[Wed May 29 20:30:10 2019] Launched impl_2...
Run output will be captured here: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sources_1/ip/clk_72Mhz/clk_72Mhz.xci' is already up-to-date
[Wed May 29 20:35:06 2019] Launched impl_2...
Run output will be captured here: C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 981.539 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BE0BA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.871 ; gain = 938.332
set_property PROGRAM.FILE {C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.runs/impl_2/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.runs/impl_2/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82c942469fa24ec0ba42b39d7274b6f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.top_util
Compiling package xil_defaultlib.accelerator_utils
Compiling package xil_defaultlib.dadda_utils
Compiling package xil_defaultlib.csa_utils
Compiling package xil_defaultlib.rca_utils
Compiling package xil_defaultlib.csa_acc_utils
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_72Mhz_clk_wiz
Compiling module xil_defaultlib.clk_72Mhz
Compiling architecture behavioral of entity xil_defaultlib.Twos_complement_input [twos_complement_input_default]
Compiling architecture behavioral of entity xil_defaultlib.Twos_complement_output [twos_complement_output_default]
Compiling architecture dadda_multi_arch of entity xil_defaultlib.dadda_multi [dadda_multi_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4b [rca_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.CSA [csa_default]
Compiling architecture behavioral of entity xil_defaultlib.CSA_ACC [\CSA_ACC(ninputs=3,ncycles=0)\]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.Accelerator [accelerator_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1963.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Carmen/Desktop/TFG/Codigo_final/Accelerator/Accelerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.516 ; gain = 68.168
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2033.516 ; gain = 69.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 29 21:12:57 2019...
