
STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008de8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08008fb8  08008fb8  00018fb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009248  08009248  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009248  08009248  00019248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009250  08009250  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009250  08009250  00019250  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009254  08009254  00019254  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009258  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  200001dc  08009434  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  08009434  000207f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019ec8  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ab5  00000000  00000000  0003a0d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001528  00000000  00000000  0003cb90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001400  00000000  00000000  0003e0b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027e94  00000000  00000000  0003f4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001235e  00000000  00000000  0006734c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00100173  00000000  00000000  000796aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017981d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006574  00000000  00000000  00179898  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008fa0 	.word	0x08008fa0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08008fa0 	.word	0x08008fa0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <MPU6050_Init>:

uint32_t adc_value;
char message[11];

void MPU6050_Init (void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I
	// Esta bandera sirve para saber si el sensor responde correctamente
	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8000f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f92:	9302      	str	r3, [sp, #8]
 8000f94:	2301      	movs	r3, #1
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	1dfb      	adds	r3, r7, #7
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	2275      	movs	r2, #117	; 0x75
 8000fa0:	21d0      	movs	r1, #208	; 0xd0
 8000fa2:	4823      	ldr	r0, [pc, #140]	; (8001030 <MPU6050_Init+0xa8>)
 8000fa4:	f002 fccc 	bl	8003940 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b68      	cmp	r3, #104	; 0x68
 8000fac:	d13b      	bne.n	8001026 <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		// Encender, habilitar el sensor
		Data = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8000fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb6:	9302      	str	r3, [sp, #8]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	1dbb      	adds	r3, r7, #6
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	226b      	movs	r2, #107	; 0x6b
 8000fc4:	21d0      	movs	r1, #208	; 0xd0
 8000fc6:	481a      	ldr	r0, [pc, #104]	; (8001030 <MPU6050_Init+0xa8>)
 8000fc8:	f002 fba6 	bl	8003718 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		// frecuencia en la que se envan los datos
		Data = 0x07;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8000fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd4:	9302      	str	r3, [sp, #8]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	9301      	str	r3, [sp, #4]
 8000fda:	1dbb      	adds	r3, r7, #6
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2301      	movs	r3, #1
 8000fe0:	2219      	movs	r2, #25
 8000fe2:	21d0      	movs	r1, #208	; 0xd0
 8000fe4:	4812      	ldr	r0, [pc, #72]	; (8001030 <MPU6050_Init+0xa8>)
 8000fe6:	f002 fb97 	bl	8003718 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 8000fea:	2300      	movs	r3, #0
 8000fec:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	9302      	str	r3, [sp, #8]
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	1dbb      	adds	r3, r7, #6
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	221c      	movs	r2, #28
 8001000:	21d0      	movs	r1, #208	; 0xd0
 8001002:	480b      	ldr	r0, [pc, #44]	; (8001030 <MPU6050_Init+0xa8>)
 8001004:	f002 fb88 	bl	8003718 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 8001008:	2300      	movs	r3, #0
 800100a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 800100c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2301      	movs	r3, #1
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	1dbb      	adds	r3, r7, #6
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	2301      	movs	r3, #1
 800101c:	221b      	movs	r2, #27
 800101e:	21d0      	movs	r1, #208	; 0xd0
 8001020:	4803      	ldr	r0, [pc, #12]	; (8001030 <MPU6050_Init+0xa8>)
 8001022:	f002 fb79 	bl	8003718 <HAL_I2C_Mem_Write>
	}

}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000069c 	.word	0x2000069c

08001034 <MPU6050_Read_Accel>:

void MPU6050_Read_Accel (void)
{
 8001034:	b590      	push	{r4, r7, lr}
 8001036:	b087      	sub	sp, #28
 8001038:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 800103a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	2306      	movs	r3, #6
 8001042:	9301      	str	r3, [sp, #4]
 8001044:	463b      	mov	r3, r7
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	223b      	movs	r2, #59	; 0x3b
 800104c:	21d0      	movs	r1, #208	; 0xd0
 800104e:	482f      	ldr	r0, [pc, #188]	; (800110c <MPU6050_Read_Accel+0xd8>)
 8001050:	f002 fc76 	bl	8003940 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001054:	783b      	ldrb	r3, [r7, #0]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	787b      	ldrb	r3, [r7, #1]
 800105c:	b21b      	sxth	r3, r3
 800105e:	4313      	orrs	r3, r2
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <MPU6050_Read_Accel+0xdc>)
 8001064:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	b21a      	sxth	r2, r3
 800106c:	78fb      	ldrb	r3, [r7, #3]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21a      	sxth	r2, r3
 8001074:	4b27      	ldr	r3, [pc, #156]	; (8001114 <MPU6050_Read_Accel+0xe0>)
 8001076:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001078:	793b      	ldrb	r3, [r7, #4]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	b21a      	sxth	r2, r3
 800107e:	797b      	ldrb	r3, [r7, #5]
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21a      	sxth	r2, r3
 8001086:	4b24      	ldr	r3, [pc, #144]	; (8001118 <MPU6050_Read_Accel+0xe4>)
 8001088:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 800108a:	4b21      	ldr	r3, [pc, #132]	; (8001110 <MPU6050_Read_Accel+0xdc>)
 800108c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fa67 	bl	8000564 <__aeabi_i2d>
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	4b20      	ldr	r3, [pc, #128]	; (800111c <MPU6050_Read_Accel+0xe8>)
 800109c:	f7ff fbf6 	bl	800088c <__aeabi_ddiv>
 80010a0:	4603      	mov	r3, r0
 80010a2:	460c      	mov	r4, r1
 80010a4:	4618      	mov	r0, r3
 80010a6:	4621      	mov	r1, r4
 80010a8:	f7ff fd9e 	bl	8000be8 <__aeabi_d2f>
 80010ac:	4602      	mov	r2, r0
 80010ae:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <MPU6050_Read_Accel+0xec>)
 80010b0:	601a      	str	r2, [r3, #0]
	Ay = Accel_Y_RAW/16384.0;
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <MPU6050_Read_Accel+0xe0>)
 80010b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fa53 	bl	8000564 <__aeabi_i2d>
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	4b16      	ldr	r3, [pc, #88]	; (800111c <MPU6050_Read_Accel+0xe8>)
 80010c4:	f7ff fbe2 	bl	800088c <__aeabi_ddiv>
 80010c8:	4603      	mov	r3, r0
 80010ca:	460c      	mov	r4, r1
 80010cc:	4618      	mov	r0, r3
 80010ce:	4621      	mov	r1, r4
 80010d0:	f7ff fd8a 	bl	8000be8 <__aeabi_d2f>
 80010d4:	4602      	mov	r2, r0
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <MPU6050_Read_Accel+0xf0>)
 80010d8:	601a      	str	r2, [r3, #0]
	Az = Accel_Z_RAW/16384.0;
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <MPU6050_Read_Accel+0xe4>)
 80010dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa3f 	bl	8000564 <__aeabi_i2d>
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <MPU6050_Read_Accel+0xe8>)
 80010ec:	f7ff fbce 	bl	800088c <__aeabi_ddiv>
 80010f0:	4603      	mov	r3, r0
 80010f2:	460c      	mov	r4, r1
 80010f4:	4618      	mov	r0, r3
 80010f6:	4621      	mov	r1, r4
 80010f8:	f7ff fd76 	bl	8000be8 <__aeabi_d2f>
 80010fc:	4602      	mov	r2, r0
 80010fe:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <MPU6050_Read_Accel+0xf4>)
 8001100:	601a      	str	r2, [r3, #0]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	bd90      	pop	{r4, r7, pc}
 800110a:	bf00      	nop
 800110c:	2000069c 	.word	0x2000069c
 8001110:	200001f8 	.word	0x200001f8
 8001114:	200001fa 	.word	0x200001fa
 8001118:	200001fc 	.word	0x200001fc
 800111c:	40d00000 	.word	0x40d00000
 8001120:	20000748 	.word	0x20000748
 8001124:	200006f4 	.word	0x200006f4
 8001128:	2000074c 	.word	0x2000074c
 800112c:	00000000 	.word	0x00000000

08001130 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro (void)
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b087      	sub	sp, #28
 8001134:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800113a:	9302      	str	r3, [sp, #8]
 800113c:	2306      	movs	r3, #6
 800113e:	9301      	str	r3, [sp, #4]
 8001140:	463b      	mov	r3, r7
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2301      	movs	r3, #1
 8001146:	2243      	movs	r2, #67	; 0x43
 8001148:	21d0      	movs	r1, #208	; 0xd0
 800114a:	4831      	ldr	r0, [pc, #196]	; (8001210 <MPU6050_Read_Gyro+0xe0>)
 800114c:	f002 fbf8 	bl	8003940 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8001150:	783b      	ldrb	r3, [r7, #0]
 8001152:	021b      	lsls	r3, r3, #8
 8001154:	b21a      	sxth	r2, r3
 8001156:	787b      	ldrb	r3, [r7, #1]
 8001158:	b21b      	sxth	r3, r3
 800115a:	4313      	orrs	r3, r2
 800115c:	b21a      	sxth	r2, r3
 800115e:	4b2d      	ldr	r3, [pc, #180]	; (8001214 <MPU6050_Read_Gyro+0xe4>)
 8001160:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8001162:	78bb      	ldrb	r3, [r7, #2]
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	b21a      	sxth	r2, r3
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21a      	sxth	r2, r3
 8001170:	4b29      	ldr	r3, [pc, #164]	; (8001218 <MPU6050_Read_Gyro+0xe8>)
 8001172:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001174:	793b      	ldrb	r3, [r7, #4]
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	b21a      	sxth	r2, r3
 800117a:	797b      	ldrb	r3, [r7, #5]
 800117c:	b21b      	sxth	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b21a      	sxth	r2, r3
 8001182:	4b26      	ldr	r3, [pc, #152]	; (800121c <MPU6050_Read_Gyro+0xec>)
 8001184:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <MPU6050_Read_Gyro+0xe4>)
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f9e9 	bl	8000564 <__aeabi_i2d>
 8001192:	a31d      	add	r3, pc, #116	; (adr r3, 8001208 <MPU6050_Read_Gyro+0xd8>)
 8001194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001198:	f7ff fb78 	bl	800088c <__aeabi_ddiv>
 800119c:	4603      	mov	r3, r0
 800119e:	460c      	mov	r4, r1
 80011a0:	4618      	mov	r0, r3
 80011a2:	4621      	mov	r1, r4
 80011a4:	f7ff fd20 	bl	8000be8 <__aeabi_d2f>
 80011a8:	4602      	mov	r2, r0
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <MPU6050_Read_Gyro+0xf0>)
 80011ac:	601a      	str	r2, [r3, #0]
	Gy = Gyro_Y_RAW/131.0;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <MPU6050_Read_Gyro+0xe8>)
 80011b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9d5 	bl	8000564 <__aeabi_i2d>
 80011ba:	a313      	add	r3, pc, #76	; (adr r3, 8001208 <MPU6050_Read_Gyro+0xd8>)
 80011bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c0:	f7ff fb64 	bl	800088c <__aeabi_ddiv>
 80011c4:	4603      	mov	r3, r0
 80011c6:	460c      	mov	r4, r1
 80011c8:	4618      	mov	r0, r3
 80011ca:	4621      	mov	r1, r4
 80011cc:	f7ff fd0c 	bl	8000be8 <__aeabi_d2f>
 80011d0:	4602      	mov	r2, r0
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MPU6050_Read_Gyro+0xf4>)
 80011d4:	601a      	str	r2, [r3, #0]
	Gz = Gyro_Z_RAW/131.0;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MPU6050_Read_Gyro+0xec>)
 80011d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f9c1 	bl	8000564 <__aeabi_i2d>
 80011e2:	a309      	add	r3, pc, #36	; (adr r3, 8001208 <MPU6050_Read_Gyro+0xd8>)
 80011e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e8:	f7ff fb50 	bl	800088c <__aeabi_ddiv>
 80011ec:	4603      	mov	r3, r0
 80011ee:	460c      	mov	r4, r1
 80011f0:	4618      	mov	r0, r3
 80011f2:	4621      	mov	r1, r4
 80011f4:	f7ff fcf8 	bl	8000be8 <__aeabi_d2f>
 80011f8:	4602      	mov	r2, r0
 80011fa:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <MPU6050_Read_Gyro+0xf8>)
 80011fc:	601a      	str	r2, [r3, #0]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	bd90      	pop	{r4, r7, pc}
 8001206:	bf00      	nop
 8001208:	00000000 	.word	0x00000000
 800120c:	40606000 	.word	0x40606000
 8001210:	2000069c 	.word	0x2000069c
 8001214:	200001fe 	.word	0x200001fe
 8001218:	20000200 	.word	0x20000200
 800121c:	20000202 	.word	0x20000202
 8001220:	20000210 	.word	0x20000210
 8001224:	200006fc 	.word	0x200006fc
 8001228:	200007e4 	.word	0x200007e4

0800122c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001232:	f000 fe26 	bl	8001e82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001236:	f000 f81b 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123a:	f000 fa29 	bl	8001690 <MX_GPIO_Init>
  MX_ETH_Init();
 800123e:	f000 f8fb 	bl	8001438 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001242:	f000 f9c7 	bl	80015d4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001246:	f000 f9f5 	bl	8001634 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 800124a:	f000 f8a3 	bl	8001394 <MX_ADC1_Init>
  MX_I2C2_Init();
 800124e:	f000 f933 	bl	80014b8 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001252:	f000 f971 	bl	8001538 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  char buf[4];
  MPU6050_Init();
 8001256:	f7ff fe97 	bl	8000f88 <MPU6050_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 800125a:	4804      	ldr	r0, [pc, #16]	; (800126c <main+0x40>)
 800125c:	f004 fa04 	bl	8005668 <HAL_TIM_Base_Start_IT>

  HAL_Delay (1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001264:	f000 fe6a 	bl	8001f3c <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001268:	e7fe      	b.n	8001268 <main+0x3c>
 800126a:	bf00      	nop
 800126c:	20000750 	.word	0x20000750

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b0b4      	sub	sp, #208	; 0xd0
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f005 fe4a 	bl	8006f18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	2284      	movs	r2, #132	; 0x84
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f005 fe3b 	bl	8006f18 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012a2:	f003 f8ed 	bl	8004480 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a6:	4b38      	ldr	r3, [pc, #224]	; (8001388 <SystemClock_Config+0x118>)
 80012a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012aa:	4a37      	ldr	r2, [pc, #220]	; (8001388 <SystemClock_Config+0x118>)
 80012ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b0:	6413      	str	r3, [r2, #64]	; 0x40
 80012b2:	4b35      	ldr	r3, [pc, #212]	; (8001388 <SystemClock_Config+0x118>)
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012be:	4b33      	ldr	r3, [pc, #204]	; (800138c <SystemClock_Config+0x11c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012c6:	4a31      	ldr	r2, [pc, #196]	; (800138c <SystemClock_Config+0x11c>)
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b2f      	ldr	r3, [pc, #188]	; (800138c <SystemClock_Config+0x11c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012d6:	603b      	str	r3, [r7, #0]
 80012d8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012da:	2301      	movs	r3, #1
 80012dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012e0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e8:	2302      	movs	r3, #2
 80012ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80012f6:	2304      	movs	r3, #4
 80012f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80012fc:	2348      	movs	r3, #72	; 0x48
 80012fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001302:	2302      	movs	r3, #2
 8001304:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001308:	2303      	movs	r3, #3
 800130a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800130e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001312:	4618      	mov	r0, r3
 8001314:	f003 f8c4 	bl	80044a0 <HAL_RCC_OscConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800131e:	f000 fadb 	bl	80018d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001322:	230f      	movs	r3, #15
 8001324:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001328:	2302      	movs	r3, #2
 800132a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001338:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001342:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001346:	2102      	movs	r1, #2
 8001348:	4618      	mov	r0, r3
 800134a:	f003 fb4d 	bl	80049e8 <HAL_RCC_ClockConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001354:	f000 fac0 	bl	80018d8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C2
 8001358:	4b0d      	ldr	r3, [pc, #52]	; (8001390 <SystemClock_Config+0x120>)
 800135a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800135c:	2300      	movs	r3, #0
 800135e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001360:	2300      	movs	r3, #0
 8001362:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136a:	f107 0308 	add.w	r3, r7, #8
 800136e:	4618      	mov	r0, r3
 8001370:	f003 fd32 	bl	8004dd8 <HAL_RCCEx_PeriphCLKConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SystemClock_Config+0x10e>
  {
    Error_Handler();
 800137a:	f000 faad 	bl	80018d8 <Error_Handler>
  }
}
 800137e:	bf00      	nop
 8001380:	37d0      	adds	r7, #208	; 0xd0
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40007000 	.word	0x40007000
 8001390:	00208100 	.word	0x00208100

08001394 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800139a:	463b      	mov	r3, r7
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <MX_ADC1_Init+0x98>)
 80013a8:	4a21      	ldr	r2, [pc, #132]	; (8001430 <MX_ADC1_Init+0x9c>)
 80013aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013ac:	4b1f      	ldr	r3, [pc, #124]	; (800142c <MX_ADC1_Init+0x98>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013b2:	4b1e      	ldr	r3, [pc, #120]	; (800142c <MX_ADC1_Init+0x98>)
 80013b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013ba:	4b1c      	ldr	r3, [pc, #112]	; (800142c <MX_ADC1_Init+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013c0:	4b1a      	ldr	r3, [pc, #104]	; (800142c <MX_ADC1_Init+0x98>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013c6:	4b19      	ldr	r3, [pc, #100]	; (800142c <MX_ADC1_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ce:	4b17      	ldr	r3, [pc, #92]	; (800142c <MX_ADC1_Init+0x98>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013d4:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_ADC1_Init+0x98>)
 80013d6:	4a17      	ldr	r2, [pc, #92]	; (8001434 <MX_ADC1_Init+0xa0>)
 80013d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013da:	4b14      	ldr	r3, [pc, #80]	; (800142c <MX_ADC1_Init+0x98>)
 80013dc:	2200      	movs	r2, #0
 80013de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80013e0:	4b12      	ldr	r3, [pc, #72]	; (800142c <MX_ADC1_Init+0x98>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013e6:	4b11      	ldr	r3, [pc, #68]	; (800142c <MX_ADC1_Init+0x98>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <MX_ADC1_Init+0x98>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f4:	480d      	ldr	r0, [pc, #52]	; (800142c <MX_ADC1_Init+0x98>)
 80013f6:	f000 fdc3 	bl	8001f80 <HAL_ADC_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001400:	f000 fa6a 	bl	80018d8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001404:	2300      	movs	r3, #0
 8001406:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001408:	2301      	movs	r3, #1
 800140a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001410:	463b      	mov	r3, r7
 8001412:	4619      	mov	r1, r3
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_ADC1_Init+0x98>)
 8001416:	f000 ff5d 	bl	80022d4 <HAL_ADC_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001420:	f000 fa5a 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000700 	.word	0x20000700
 8001430:	40012000 	.word	0x40012000
 8001434:	0f000001 	.word	0x0f000001

08001438 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800143c:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <MX_ETH_Init+0x78>)
 800143e:	4a1d      	ldr	r2, [pc, #116]	; (80014b4 <MX_ETH_Init+0x7c>)
 8001440:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8001442:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <MX_ETH_Init+0x78>)
 8001444:	2201      	movs	r2, #1
 8001446:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8001448:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <MX_ETH_Init+0x78>)
 800144a:	2200      	movs	r2, #0
 800144c:	821a      	strh	r2, [r3, #16]
  heth.Init.MACAddr[0] =   0x00;
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <MX_ETH_Init+0x78>)
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8001456:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <MX_ETH_Init+0x78>)
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	3301      	adds	r3, #1
 800145c:	2280      	movs	r2, #128	; 0x80
 800145e:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8001460:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <MX_ETH_Init+0x78>)
 8001462:	695b      	ldr	r3, [r3, #20]
 8001464:	3302      	adds	r3, #2
 8001466:	22e1      	movs	r2, #225	; 0xe1
 8001468:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_ETH_Init+0x78>)
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	3303      	adds	r3, #3
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8001474:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_ETH_Init+0x78>)
 8001476:	695b      	ldr	r3, [r3, #20]
 8001478:	3304      	adds	r3, #4
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 800147e:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <MX_ETH_Init+0x78>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	3305      	adds	r3, #5
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_ETH_Init+0x78>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_ETH_Init+0x78>)
 8001490:	2200      	movs	r2, #0
 8001492:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_ETH_Init+0x78>)
 8001496:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800149a:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800149c:	4804      	ldr	r0, [pc, #16]	; (80014b0 <MX_ETH_Init+0x78>)
 800149e:	f001 fa7b 	bl	8002998 <HAL_ETH_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_ETH_Init+0x74>
  {
    Error_Handler();
 80014a8:	f000 fa16 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	2000079c 	.word	0x2000079c
 80014b4:	40028000 	.word	0x40028000

080014b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014bc:	4b1b      	ldr	r3, [pc, #108]	; (800152c <MX_I2C2_Init+0x74>)
 80014be:	4a1c      	ldr	r2, [pc, #112]	; (8001530 <MX_I2C2_Init+0x78>)
 80014c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 80014c2:	4b1a      	ldr	r3, [pc, #104]	; (800152c <MX_I2C2_Init+0x74>)
 80014c4:	4a1b      	ldr	r2, [pc, #108]	; (8001534 <MX_I2C2_Init+0x7c>)
 80014c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80014c8:	4b18      	ldr	r3, [pc, #96]	; (800152c <MX_I2C2_Init+0x74>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ce:	4b17      	ldr	r3, [pc, #92]	; (800152c <MX_I2C2_Init+0x74>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d4:	4b15      	ldr	r3, [pc, #84]	; (800152c <MX_I2C2_Init+0x74>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <MX_I2C2_Init+0x74>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <MX_I2C2_Init+0x74>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <MX_I2C2_Init+0x74>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <MX_I2C2_Init+0x74>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80014f2:	480e      	ldr	r0, [pc, #56]	; (800152c <MX_I2C2_Init+0x74>)
 80014f4:	f002 f880 	bl	80035f8 <HAL_I2C_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80014fe:	f000 f9eb 	bl	80018d8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001502:	2100      	movs	r1, #0
 8001504:	4809      	ldr	r0, [pc, #36]	; (800152c <MX_I2C2_Init+0x74>)
 8001506:	f002 fddb 	bl	80040c0 <HAL_I2CEx_ConfigAnalogFilter>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001510:	f000 f9e2 	bl	80018d8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001514:	2100      	movs	r1, #0
 8001516:	4805      	ldr	r0, [pc, #20]	; (800152c <MX_I2C2_Init+0x74>)
 8001518:	f002 fe1d 	bl	8004156 <HAL_I2CEx_ConfigDigitalFilter>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001522:	f000 f9d9 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000069c 	.word	0x2000069c
 8001530:	40005800 	.word	0x40005800
 8001534:	00808cd2 	.word	0x00808cd2

08001538 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800153e:	f107 0310 	add.w	r3, r7, #16
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <MX_TIM2_Init+0x94>)
 8001558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800155c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 800155e:	4b1b      	ldr	r3, [pc, #108]	; (80015cc <MX_TIM2_Init+0x94>)
 8001560:	2247      	movs	r2, #71	; 0x47
 8001562:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001564:	4b19      	ldr	r3, [pc, #100]	; (80015cc <MX_TIM2_Init+0x94>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500000;
 800156a:	4b18      	ldr	r3, [pc, #96]	; (80015cc <MX_TIM2_Init+0x94>)
 800156c:	4a18      	ldr	r2, [pc, #96]	; (80015d0 <MX_TIM2_Init+0x98>)
 800156e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001570:	4b16      	ldr	r3, [pc, #88]	; (80015cc <MX_TIM2_Init+0x94>)
 8001572:	2200      	movs	r2, #0
 8001574:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <MX_TIM2_Init+0x94>)
 8001578:	2200      	movs	r2, #0
 800157a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800157c:	4813      	ldr	r0, [pc, #76]	; (80015cc <MX_TIM2_Init+0x94>)
 800157e:	f004 f81b 	bl	80055b8 <HAL_TIM_Base_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001588:	f000 f9a6 	bl	80018d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001590:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	4619      	mov	r1, r3
 8001598:	480c      	ldr	r0, [pc, #48]	; (80015cc <MX_TIM2_Init+0x94>)
 800159a:	f004 f9fd 	bl	8005998 <HAL_TIM_ConfigClockSource>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015a4:	f000 f998 	bl	80018d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a8:	2300      	movs	r3, #0
 80015aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <MX_TIM2_Init+0x94>)
 80015b6:	f004 fc0f 	bl	8005dd8 <HAL_TIMEx_MasterConfigSynchronization>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015c0:	f000 f98a 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000750 	.word	0x20000750
 80015d0:	0007a120 	.word	0x0007a120

080015d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015d8:	4b14      	ldr	r3, [pc, #80]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015da:	4a15      	ldr	r2, [pc, #84]	; (8001630 <MX_USART3_UART_Init+0x5c>)
 80015dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015e6:	4b11      	ldr	r3, [pc, #68]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015ec:	4b0f      	ldr	r3, [pc, #60]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015f2:	4b0e      	ldr	r3, [pc, #56]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <MX_USART3_UART_Init+0x58>)
 80015fa:	220c      	movs	r2, #12
 80015fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <MX_USART3_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001604:	4b09      	ldr	r3, [pc, #36]	; (800162c <MX_USART3_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800160a:	4b08      	ldr	r3, [pc, #32]	; (800162c <MX_USART3_UART_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <MX_USART3_UART_Init+0x58>)
 8001612:	2200      	movs	r2, #0
 8001614:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001616:	4805      	ldr	r0, [pc, #20]	; (800162c <MX_USART3_UART_Init+0x58>)
 8001618:	f004 fc8a 	bl	8005f30 <HAL_UART_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001622:	f000 f959 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000214 	.word	0x20000214
 8001630:	40004800 	.word	0x40004800

08001634 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001638:	4b14      	ldr	r3, [pc, #80]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800163a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800163e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001642:	2206      	movs	r2, #6
 8001644:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001648:	2202      	movs	r2, #2
 800164a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001654:	2202      	movs	r2, #2
 8001656:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800165a:	2201      	movs	r2, #1
 800165c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001660:	2200      	movs	r2, #0
 8001662:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001664:	4b09      	ldr	r3, [pc, #36]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800166c:	2201      	movs	r2, #1
 800166e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001672:	2200      	movs	r2, #0
 8001674:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	; (800168c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001678:	f002 fdb9 	bl	80041ee <HAL_PCD_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001682:	f000 f929 	bl	80018d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000298 	.word	0x20000298

08001690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08c      	sub	sp, #48	; 0x30
 8001694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 031c 	add.w	r3, r7, #28
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	4b4d      	ldr	r3, [pc, #308]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	4a4c      	ldr	r2, [pc, #304]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	6313      	str	r3, [r2, #48]	; 0x30
 80016b2:	4b4a      	ldr	r3, [pc, #296]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	61bb      	str	r3, [r7, #24]
 80016bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016be:	4b47      	ldr	r3, [pc, #284]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a46      	ldr	r2, [pc, #280]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016c4:	f043 0320 	orr.w	r3, r3, #32
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b44      	ldr	r3, [pc, #272]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0320 	and.w	r3, r3, #32
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016d6:	4b41      	ldr	r3, [pc, #260]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	4a40      	ldr	r2, [pc, #256]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016e0:	6313      	str	r3, [r2, #48]	; 0x30
 80016e2:	4b3e      	ldr	r3, [pc, #248]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ea:	613b      	str	r3, [r7, #16]
 80016ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ee:	4b3b      	ldr	r3, [pc, #236]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a3a      	ldr	r2, [pc, #232]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b38      	ldr	r3, [pc, #224]	; (80017dc <MX_GPIO_Init+0x14c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001706:	4b35      	ldr	r3, [pc, #212]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a34      	ldr	r2, [pc, #208]	; (80017dc <MX_GPIO_Init+0x14c>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b32      	ldr	r3, [pc, #200]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	4b2f      	ldr	r3, [pc, #188]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a2e      	ldr	r2, [pc, #184]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b2c      	ldr	r3, [pc, #176]	; (80017dc <MX_GPIO_Init+0x14c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001736:	4b29      	ldr	r3, [pc, #164]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a28      	ldr	r2, [pc, #160]	; (80017dc <MX_GPIO_Init+0x14c>)
 800173c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <MX_GPIO_Init+0x14c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f244 0181 	movw	r1, #16513	; 0x4081
 8001754:	4822      	ldr	r0, [pc, #136]	; (80017e0 <MX_GPIO_Init+0x150>)
 8001756:	f001 ff35 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800175a:	2200      	movs	r2, #0
 800175c:	2140      	movs	r1, #64	; 0x40
 800175e:	4821      	ldr	r0, [pc, #132]	; (80017e4 <MX_GPIO_Init+0x154>)
 8001760:	f001 ff30 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001764:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800176a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800176e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	481b      	ldr	r0, [pc, #108]	; (80017e8 <MX_GPIO_Init+0x158>)
 800177c:	f001 fd78 	bl	8003270 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001780:	f244 0381 	movw	r3, #16513	; 0x4081
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001786:	2301      	movs	r3, #1
 8001788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	2300      	movs	r3, #0
 8001790:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	4811      	ldr	r0, [pc, #68]	; (80017e0 <MX_GPIO_Init+0x150>)
 800179a:	f001 fd69 	bl	8003270 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800179e:	2340      	movs	r3, #64	; 0x40
 80017a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a2:	2301      	movs	r3, #1
 80017a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2300      	movs	r3, #0
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	4619      	mov	r1, r3
 80017b4:	480b      	ldr	r0, [pc, #44]	; (80017e4 <MX_GPIO_Init+0x154>)
 80017b6:	f001 fd5b 	bl	8003270 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017be:	2300      	movs	r3, #0
 80017c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80017c6:	f107 031c 	add.w	r3, r7, #28
 80017ca:	4619      	mov	r1, r3
 80017cc:	4805      	ldr	r0, [pc, #20]	; (80017e4 <MX_GPIO_Init+0x154>)
 80017ce:	f001 fd4f 	bl	8003270 <HAL_GPIO_Init>

}
 80017d2:	bf00      	nop
 80017d4:	3730      	adds	r7, #48	; 0x30
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020400 	.word	0x40020400
 80017e4:	40021800 	.word	0x40021800
 80017e8:	40020800 	.word	0x40020800

080017ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017f0:	b086      	sub	sp, #24
 80017f2:	af04      	add	r7, sp, #16
 80017f4:	6078      	str	r0, [r7, #4]
	UNUSED(htim);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2101      	movs	r1, #1
 80017fa:	482d      	ldr	r0, [pc, #180]	; (80018b0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80017fc:	f001 fee2 	bl	80035c4 <HAL_GPIO_WritePin>
	HAL_ADC_Start(&hadc1);
 8001800:	482c      	ldr	r0, [pc, #176]	; (80018b4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001802:	f000 fc01 	bl	8002008 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001806:	f04f 31ff 	mov.w	r1, #4294967295
 800180a:	482a      	ldr	r0, [pc, #168]	; (80018b4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800180c:	f000 fcca 	bl	80021a4 <HAL_ADC_PollForConversion>
	adc_value = HAL_ADC_GetValue(&hadc1);
 8001810:	4828      	ldr	r0, [pc, #160]	; (80018b4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001812:	f000 fd52 	bl	80022ba <HAL_ADC_GetValue>
 8001816:	4602      	mov	r2, r0
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800181a:	601a      	str	r2, [r3, #0]

	sprintf(message, "%hu\r\n",(int)adc_value);
 800181c:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	461a      	mov	r2, r3
 8001822:	4926      	ldr	r1, [pc, #152]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001824:	4826      	ldr	r0, [pc, #152]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001826:	f005 ffdb 	bl	80077e0 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 800182a:	4825      	ldr	r0, [pc, #148]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800182c:	f7fe fcf0 	bl	8000210 <strlen>
 8001830:	4603      	mov	r3, r0
 8001832:	b29a      	uxth	r2, r3
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
 8001838:	4921      	ldr	r1, [pc, #132]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800183a:	4822      	ldr	r0, [pc, #136]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 800183c:	f004 fbc6 	bl	8005fcc <HAL_UART_Transmit>

	MPU6050_Read_Accel();
 8001840:	f7ff fbf8 	bl	8001034 <MPU6050_Read_Accel>
	MPU6050_Read_Gyro();
 8001844:	f7ff fc74 	bl	8001130 <MPU6050_Read_Gyro>

	sprintf(message, "%1.2f,%1.2f,%1.2f\r\n",Ax,Ay,Az);
 8001848:	4b1f      	ldr	r3, [pc, #124]	; (80018c8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe9b 	bl	8000588 <__aeabi_f2d>
 8001852:	4680      	mov	r8, r0
 8001854:	4689      	mov	r9, r1
 8001856:	4b1d      	ldr	r3, [pc, #116]	; (80018cc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe94 	bl	8000588 <__aeabi_f2d>
 8001860:	4604      	mov	r4, r0
 8001862:	460d      	mov	r5, r1
 8001864:	4b1a      	ldr	r3, [pc, #104]	; (80018d0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe8d 	bl	8000588 <__aeabi_f2d>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001876:	e9cd 4500 	strd	r4, r5, [sp]
 800187a:	4642      	mov	r2, r8
 800187c:	464b      	mov	r3, r9
 800187e:	4915      	ldr	r1, [pc, #84]	; (80018d4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001880:	480f      	ldr	r0, [pc, #60]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001882:	f005 ffad 	bl	80077e0 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001886:	480e      	ldr	r0, [pc, #56]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001888:	f7fe fcc2 	bl	8000210 <strlen>
 800188c:	4603      	mov	r3, r0
 800188e:	b29a      	uxth	r2, r3
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
 8001894:	490a      	ldr	r1, [pc, #40]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001896:	480b      	ldr	r0, [pc, #44]	; (80018c4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001898:	f004 fb98 	bl	8005fcc <HAL_UART_Transmit>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2101      	movs	r1, #1
 80018a0:	4803      	ldr	r0, [pc, #12]	; (80018b0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80018a2:	f001 fe8f 	bl	80035c4 <HAL_GPIO_WritePin>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018b0:	40020400 	.word	0x40020400
 80018b4:	20000700 	.word	0x20000700
 80018b8:	200006f8 	.word	0x200006f8
 80018bc:	08008fb8 	.word	0x08008fb8
 80018c0:	200006e8 	.word	0x200006e8
 80018c4:	20000214 	.word	0x20000214
 80018c8:	20000748 	.word	0x20000748
 80018cc:	200006f4 	.word	0x200006f4
 80018d0:	2000074c 	.word	0x2000074c
 80018d4:	08008fc0 	.word	0x08008fc0

080018d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
	...

080018e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b0f      	ldr	r3, [pc, #60]	; (800192c <HAL_MspInit+0x44>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <HAL_MspInit+0x44>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b0c      	ldr	r3, [pc, #48]	; (800192c <HAL_MspInit+0x44>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001906:	4b09      	ldr	r3, [pc, #36]	; (800192c <HAL_MspInit+0x44>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	4a08      	ldr	r2, [pc, #32]	; (800192c <HAL_MspInit+0x44>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001910:	6453      	str	r3, [r2, #68]	; 0x44
 8001912:	4b06      	ldr	r3, [pc, #24]	; (800192c <HAL_MspInit+0x44>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800

08001930 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	; 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a15      	ldr	r2, [pc, #84]	; (80019a4 <HAL_ADC_MspInit+0x74>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d123      	bne.n	800199a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001956:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 8001958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800195c:	6453      	str	r3, [r2, #68]	; 0x44
 800195e:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a0e      	ldr	r2, [pc, #56]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <HAL_ADC_MspInit+0x78>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001982:	2301      	movs	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001986:	2303      	movs	r3, #3
 8001988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	4619      	mov	r1, r3
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <HAL_ADC_MspInit+0x7c>)
 8001996:	f001 fc6b 	bl	8003270 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	3728      	adds	r7, #40	; 0x28
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40012000 	.word	0x40012000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020000 	.word	0x40020000

080019b0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08e      	sub	sp, #56	; 0x38
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a4e      	ldr	r2, [pc, #312]	; (8001b08 <HAL_ETH_MspInit+0x158>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	f040 8096 	bne.w	8001b00 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80019d4:	4b4d      	ldr	r3, [pc, #308]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d8:	4a4c      	ldr	r2, [pc, #304]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019de:	6313      	str	r3, [r2, #48]	; 0x30
 80019e0:	4b4a      	ldr	r3, [pc, #296]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e8:	623b      	str	r3, [r7, #32]
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f0:	4a46      	ldr	r2, [pc, #280]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019f6:	6313      	str	r3, [r2, #48]	; 0x30
 80019f8:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 80019fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a00:	61fb      	str	r3, [r7, #28]
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	4b41      	ldr	r3, [pc, #260]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a08:	4a40      	ldr	r2, [pc, #256]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a10:	4b3e      	ldr	r3, [pc, #248]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a18:	61bb      	str	r3, [r7, #24]
 8001a1a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a1c:	4b3b      	ldr	r3, [pc, #236]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a20:	4a3a      	ldr	r2, [pc, #232]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6313      	str	r3, [r2, #48]	; 0x30
 8001a28:	4b38      	ldr	r3, [pc, #224]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2c:	f003 0304 	and.w	r3, r3, #4
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a34:	4b35      	ldr	r3, [pc, #212]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a38:	4a34      	ldr	r2, [pc, #208]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a40:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4c:	4b2f      	ldr	r3, [pc, #188]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	4a2e      	ldr	r2, [pc, #184]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a52:	f043 0302 	orr.w	r3, r3, #2
 8001a56:	6313      	str	r3, [r2, #48]	; 0x30
 8001a58:	4b2c      	ldr	r3, [pc, #176]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a64:	4b29      	ldr	r3, [pc, #164]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a68:	4a28      	ldr	r2, [pc, #160]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a70:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <HAL_ETH_MspInit+0x15c>)
 8001a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001a7c:	2332      	movs	r3, #50	; 0x32
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a8c:	230b      	movs	r3, #11
 8001a8e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a94:	4619      	mov	r1, r3
 8001a96:	481e      	ldr	r0, [pc, #120]	; (8001b10 <HAL_ETH_MspInit+0x160>)
 8001a98:	f001 fbea 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001a9c:	2386      	movs	r3, #134	; 0x86
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001aac:	230b      	movs	r3, #11
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4817      	ldr	r0, [pc, #92]	; (8001b14 <HAL_ETH_MspInit+0x164>)
 8001ab8:	f001 fbda 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001abc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2303      	movs	r3, #3
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ace:	230b      	movs	r3, #11
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	480f      	ldr	r0, [pc, #60]	; (8001b18 <HAL_ETH_MspInit+0x168>)
 8001ada:	f001 fbc9 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001ade:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001af0:	230b      	movs	r3, #11
 8001af2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	4808      	ldr	r0, [pc, #32]	; (8001b1c <HAL_ETH_MspInit+0x16c>)
 8001afc:	f001 fbb8 	bl	8003270 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001b00:	bf00      	nop
 8001b02:	3738      	adds	r7, #56	; 0x38
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40028000 	.word	0x40028000
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020800 	.word	0x40020800
 8001b14:	40020000 	.word	0x40020000
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	40021800 	.word	0x40021800

08001b20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a17      	ldr	r2, [pc, #92]	; (8001b9c <HAL_I2C_MspInit+0x7c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d127      	bne.n	8001b92 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b42:	4b17      	ldr	r3, [pc, #92]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a16      	ldr	r2, [pc, #88]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b48:	f043 0320 	orr.w	r3, r3, #32
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0320 	and.w	r3, r3, #32
 8001b56:	613b      	str	r3, [r7, #16]
 8001b58:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b5e:	2312      	movs	r3, #18
 8001b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b62:	2301      	movs	r3, #1
 8001b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b66:	2303      	movs	r3, #3
 8001b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	4619      	mov	r1, r3
 8001b74:	480b      	ldr	r0, [pc, #44]	; (8001ba4 <HAL_I2C_MspInit+0x84>)
 8001b76:	f001 fb7b 	bl	8003270 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <HAL_I2C_MspInit+0x80>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	; 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40005800 	.word	0x40005800
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40021400 	.word	0x40021400

08001ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb8:	d113      	bne.n	8001be2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <HAL_TIM_Base_MspInit+0x44>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	; (8001bec <HAL_TIM_Base_MspInit+0x44>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b09      	ldr	r3, [pc, #36]	; (8001bec <HAL_TIM_Base_MspInit+0x44>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	201c      	movs	r0, #28
 8001bd8:	f000 fea7 	bl	800292a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bdc:	201c      	movs	r0, #28
 8001bde:	f000 fec0 	bl	8002962 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40023800 	.word	0x40023800

08001bf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	; 0x28
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a17      	ldr	r2, [pc, #92]	; (8001c6c <HAL_UART_MspInit+0x7c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d128      	bne.n	8001c64 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c12:	4b17      	ldr	r3, [pc, #92]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	4a16      	ldr	r2, [pc, #88]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1e:	4b14      	ldr	r3, [pc, #80]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c2a:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a10      	ldr	r2, [pc, #64]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c30:	f043 0308 	orr.w	r3, r3, #8
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <HAL_UART_MspInit+0x80>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c50:	2303      	movs	r3, #3
 8001c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c54:	2307      	movs	r3, #7
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4805      	ldr	r0, [pc, #20]	; (8001c74 <HAL_UART_MspInit+0x84>)
 8001c60:	f001 fb06 	bl	8003270 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c64:	bf00      	nop
 8001c66:	3728      	adds	r7, #40	; 0x28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40004800 	.word	0x40004800
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020c00 	.word	0x40020c00

08001c78 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08a      	sub	sp, #40	; 0x28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 0314 	add.w	r3, r7, #20
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c98:	d141      	bne.n	8001d1e <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a22      	ldr	r2, [pc, #136]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001cb2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cc4:	230a      	movs	r3, #10
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4817      	ldr	r0, [pc, #92]	; (8001d2c <HAL_PCD_MspInit+0xb4>)
 8001cd0:	f001 face 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001cd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4810      	ldr	r0, [pc, #64]	; (8001d2c <HAL_PCD_MspInit+0xb4>)
 8001cea:	f001 fac1 	bl	8003270 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001cee:	4b0e      	ldr	r3, [pc, #56]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cf2:	4a0d      	ldr	r2, [pc, #52]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cf8:	6353      	str	r3, [r2, #52]	; 0x34
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0a:	4a07      	ldr	r2, [pc, #28]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d10:	6453      	str	r3, [r2, #68]	; 0x44
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <HAL_PCD_MspInit+0xb0>)
 8001d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000

08001d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d42:	e7fe      	b.n	8001d42 <HardFault_Handler+0x4>

08001d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <MemManage_Handler+0x4>

08001d4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <BusFault_Handler+0x4>

08001d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <UsageFault_Handler+0x4>

08001d56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d84:	f000 f8ba 	bl	8001efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d90:	4802      	ldr	r0, [pc, #8]	; (8001d9c <TIM2_IRQHandler+0x10>)
 8001d92:	f003 fce1 	bl	8005758 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000750 	.word	0x20000750

08001da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da8:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <_sbrk+0x5c>)
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <_sbrk+0x60>)
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x64>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <_sbrk+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d207      	bcs.n	8001de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd0:	f005 f878 	bl	8006ec4 <__errno>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	230c      	movs	r3, #12
 8001dd8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	e009      	b.n	8001df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <_sbrk+0x64>)
 8001df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20050000 	.word	0x20050000
 8001e00:	00000400 	.word	0x00000400
 8001e04:	20000204 	.word	0x20000204
 8001e08:	200007f0 	.word	0x200007f0

08001e0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <SystemInit+0x20>)
 8001e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e16:	4a05      	ldr	r2, [pc, #20]	; (8001e2c <SystemInit+0x20>)
 8001e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	e000ed00 	.word	0xe000ed00

08001e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e68 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e34:	480d      	ldr	r0, [pc, #52]	; (8001e6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e36:	490e      	ldr	r1, [pc, #56]	; (8001e70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e38:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e3c:	e002      	b.n	8001e44 <LoopCopyDataInit>

08001e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e42:	3304      	adds	r3, #4

08001e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e48:	d3f9      	bcc.n	8001e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e4a:	4a0b      	ldr	r2, [pc, #44]	; (8001e78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e4c:	4c0b      	ldr	r4, [pc, #44]	; (8001e7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e50:	e001      	b.n	8001e56 <LoopFillZerobss>

08001e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e54:	3204      	adds	r2, #4

08001e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e58:	d3fb      	bcc.n	8001e52 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e5a:	f7ff ffd7 	bl	8001e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e5e:	f005 f837 	bl	8006ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e62:	f7ff f9e3 	bl	800122c <main>
  bx  lr    
 8001e66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e68:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001e6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e70:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e74:	08009258 	.word	0x08009258
  ldr r2, =_sbss
 8001e78:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e7c:	200007f0 	.word	0x200007f0

08001e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e80:	e7fe      	b.n	8001e80 <ADC_IRQHandler>

08001e82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e86:	2003      	movs	r0, #3
 8001e88:	f000 fd44 	bl	8002914 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f000 f805 	bl	8001e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e92:	f7ff fd29 	bl	80018e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <HAL_InitTick+0x54>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <HAL_InitTick+0x58>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	4619      	mov	r1, r3
 8001eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f000 fd5f 	bl	800297e <HAL_SYSTICK_Config>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e00e      	b.n	8001ee8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2b0f      	cmp	r3, #15
 8001ece:	d80a      	bhi.n	8001ee6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed8:	f000 fd27 	bl	800292a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001edc:	4a06      	ldr	r2, [pc, #24]	; (8001ef8 <HAL_InitTick+0x5c>)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	e000      	b.n	8001ee8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000000 	.word	0x20000000
 8001ef4:	20000008 	.word	0x20000008
 8001ef8:	20000004 	.word	0x20000004

08001efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <HAL_IncTick+0x20>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_IncTick+0x24>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a04      	ldr	r2, [pc, #16]	; (8001f20 <HAL_IncTick+0x24>)
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000008 	.word	0x20000008
 8001f20:	200007e8 	.word	0x200007e8

08001f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return uwTick;
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <HAL_GetTick+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	200007e8 	.word	0x200007e8

08001f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f44:	f7ff ffee 	bl	8001f24 <HAL_GetTick>
 8001f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f54:	d005      	beq.n	8001f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f56:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <HAL_Delay+0x40>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4413      	add	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f62:	bf00      	nop
 8001f64:	f7ff ffde 	bl	8001f24 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d8f7      	bhi.n	8001f64 <HAL_Delay+0x28>
  {
  }
}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000008 	.word	0x20000008

08001f80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e031      	b.n	8001ffa <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d109      	bne.n	8001fb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff fcc6 	bl	8001930 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f003 0310 	and.w	r3, r3, #16
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d116      	bne.n	8001fec <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <HAL_ADC_Init+0x84>)
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	f043 0202 	orr.w	r2, r3, #2
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fad6 	bl	8002580 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f023 0303 	bic.w	r3, r3, #3
 8001fe2:	f043 0201 	orr.w	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	641a      	str	r2, [r3, #64]	; 0x40
 8001fea:	e001      	b.n	8001ff0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	ffffeefd 	.word	0xffffeefd

08002008 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Start+0x1a>
 800201e:	2302      	movs	r3, #2
 8002020:	e0ad      	b.n	800217e <HAL_ADC_Start+0x176>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b01      	cmp	r3, #1
 8002036:	d018      	beq.n	800206a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689a      	ldr	r2, [r3, #8]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0201 	orr.w	r2, r2, #1
 8002046:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002048:	4b50      	ldr	r3, [pc, #320]	; (800218c <HAL_ADC_Start+0x184>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a50      	ldr	r2, [pc, #320]	; (8002190 <HAL_ADC_Start+0x188>)
 800204e:	fba2 2303 	umull	r2, r3, r2, r3
 8002052:	0c9a      	lsrs	r2, r3, #18
 8002054:	4613      	mov	r3, r2
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	4413      	add	r3, r2
 800205a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800205c:	e002      	b.n	8002064 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	3b01      	subs	r3, #1
 8002062:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f9      	bne.n	800205e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	2b01      	cmp	r3, #1
 8002076:	d175      	bne.n	8002164 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800207c:	4b45      	ldr	r3, [pc, #276]	; (8002194 <HAL_ADC_Start+0x18c>)
 800207e:	4013      	ands	r3, r2
 8002080:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002092:	2b00      	cmp	r3, #0
 8002094:	d007      	beq.n	80020a6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800209e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020b2:	d106      	bne.n	80020c2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b8:	f023 0206 	bic.w	r2, r3, #6
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	645a      	str	r2, [r3, #68]	; 0x44
 80020c0:	e002      	b.n	80020c8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80020d8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80020da:	4b2f      	ldr	r3, [pc, #188]	; (8002198 <HAL_ADC_Start+0x190>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 031f 	and.w	r3, r3, #31
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10f      	bne.n	8002106 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d143      	bne.n	800217c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	e03a      	b.n	800217c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a24      	ldr	r2, [pc, #144]	; (800219c <HAL_ADC_Start+0x194>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d10e      	bne.n	800212e <HAL_ADC_Start+0x126>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d107      	bne.n	800212e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800212c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800212e:	4b1a      	ldr	r3, [pc, #104]	; (8002198 <HAL_ADC_Start+0x190>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b00      	cmp	r3, #0
 8002138:	d120      	bne.n	800217c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a18      	ldr	r2, [pc, #96]	; (80021a0 <HAL_ADC_Start+0x198>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d11b      	bne.n	800217c <HAL_ADC_Start+0x174>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d114      	bne.n	800217c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002160:	609a      	str	r2, [r3, #8]
 8002162:	e00b      	b.n	800217c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	f043 0210 	orr.w	r2, r3, #16
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002174:	f043 0201 	orr.w	r2, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	20000000 	.word	0x20000000
 8002190:	431bde83 	.word	0x431bde83
 8002194:	fffff8fe 	.word	0xfffff8fe
 8002198:	40012300 	.word	0x40012300
 800219c:	40012000 	.word	0x40012000
 80021a0:	40012200 	.word	0x40012200

080021a4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021c0:	d113      	bne.n	80021ea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021d0:	d10b      	bne.n	80021ea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f043 0220 	orr.w	r2, r3, #32
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e063      	b.n	80022b2 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80021ea:	f7ff fe9b 	bl	8001f24 <HAL_GetTick>
 80021ee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021f0:	e021      	b.n	8002236 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f8:	d01d      	beq.n	8002236 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d007      	beq.n	8002210 <HAL_ADC_PollForConversion+0x6c>
 8002200:	f7ff fe90 	bl	8001f24 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	429a      	cmp	r2, r3
 800220e:	d212      	bcs.n	8002236 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b02      	cmp	r3, #2
 800221c:	d00b      	beq.n	8002236 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f043 0204 	orr.w	r2, r3, #4
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e03d      	b.n	80022b2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b02      	cmp	r3, #2
 8002242:	d1d6      	bne.n	80021f2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0212 	mvn.w	r2, #18
 800224c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d123      	bne.n	80022b0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800226c:	2b00      	cmp	r3, #0
 800226e:	d11f      	bne.n	80022b0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002276:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800227a:	2b00      	cmp	r3, #0
 800227c:	d006      	beq.n	800228c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002288:	2b00      	cmp	r3, #0
 800228a:	d111      	bne.n	80022b0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002290:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d105      	bne.n	80022b0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f043 0201 	orr.w	r2, r3, #1
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x1c>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e136      	b.n	800255e <HAL_ADC_ConfigChannel+0x28a>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b09      	cmp	r3, #9
 80022fe:	d93a      	bls.n	8002376 <HAL_ADC_ConfigChannel+0xa2>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002308:	d035      	beq.n	8002376 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68d9      	ldr	r1, [r3, #12]
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	b29b      	uxth	r3, r3
 8002316:	461a      	mov	r2, r3
 8002318:	4613      	mov	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4413      	add	r3, r2
 800231e:	3b1e      	subs	r3, #30
 8002320:	2207      	movs	r2, #7
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43da      	mvns	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	400a      	ands	r2, r1
 800232e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a8d      	ldr	r2, [pc, #564]	; (800256c <HAL_ADC_ConfigChannel+0x298>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d10a      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68d9      	ldr	r1, [r3, #12]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	061a      	lsls	r2, r3, #24
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800234e:	e035      	b.n	80023bc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68d9      	ldr	r1, [r3, #12]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	b29b      	uxth	r3, r3
 8002360:	4618      	mov	r0, r3
 8002362:	4603      	mov	r3, r0
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	4403      	add	r3, r0
 8002368:	3b1e      	subs	r3, #30
 800236a:	409a      	lsls	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002374:	e022      	b.n	80023bc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6919      	ldr	r1, [r3, #16]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	b29b      	uxth	r3, r3
 8002382:	461a      	mov	r2, r3
 8002384:	4613      	mov	r3, r2
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	4413      	add	r3, r2
 800238a:	2207      	movs	r2, #7
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43da      	mvns	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	400a      	ands	r2, r1
 8002398:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6919      	ldr	r1, [r3, #16]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	4603      	mov	r3, r0
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	4403      	add	r3, r0
 80023b2:	409a      	lsls	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	430a      	orrs	r2, r1
 80023ba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b06      	cmp	r3, #6
 80023c2:	d824      	bhi.n	800240e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	4613      	mov	r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	4413      	add	r3, r2
 80023d4:	3b05      	subs	r3, #5
 80023d6:	221f      	movs	r2, #31
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43da      	mvns	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	400a      	ands	r2, r1
 80023e4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	4618      	mov	r0, r3
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	3b05      	subs	r3, #5
 8002400:	fa00 f203 	lsl.w	r2, r0, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	635a      	str	r2, [r3, #52]	; 0x34
 800240c:	e04c      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b0c      	cmp	r3, #12
 8002414:	d824      	bhi.n	8002460 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	3b23      	subs	r3, #35	; 0x23
 8002428:	221f      	movs	r2, #31
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	43da      	mvns	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	400a      	ands	r2, r1
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	4618      	mov	r0, r3
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	3b23      	subs	r3, #35	; 0x23
 8002452:	fa00 f203 	lsl.w	r2, r0, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	631a      	str	r2, [r3, #48]	; 0x30
 800245e:	e023      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	4613      	mov	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4413      	add	r3, r2
 8002470:	3b41      	subs	r3, #65	; 0x41
 8002472:	221f      	movs	r2, #31
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	43da      	mvns	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	400a      	ands	r2, r1
 8002480:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	b29b      	uxth	r3, r3
 800248e:	4618      	mov	r0, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	3b41      	subs	r3, #65	; 0x41
 800249c:	fa00 f203 	lsl.w	r2, r0, r3
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	430a      	orrs	r2, r1
 80024a6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a30      	ldr	r2, [pc, #192]	; (8002570 <HAL_ADC_ConfigChannel+0x29c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d10a      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x1f4>
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024ba:	d105      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80024bc:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	4a2c      	ldr	r2, [pc, #176]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024c2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80024c6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a28      	ldr	r2, [pc, #160]	; (8002570 <HAL_ADC_ConfigChannel+0x29c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d10f      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x21e>
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2b12      	cmp	r3, #18
 80024d8:	d10b      	bne.n	80024f2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80024da:	4b26      	ldr	r3, [pc, #152]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	4a25      	ldr	r2, [pc, #148]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024e0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80024e4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80024e6:	4b23      	ldr	r3, [pc, #140]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	4a22      	ldr	r2, [pc, #136]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 80024ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024f0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a1e      	ldr	r2, [pc, #120]	; (8002570 <HAL_ADC_ConfigChannel+0x29c>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d12b      	bne.n	8002554 <HAL_ADC_ConfigChannel+0x280>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a1a      	ldr	r2, [pc, #104]	; (800256c <HAL_ADC_ConfigChannel+0x298>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d003      	beq.n	800250e <HAL_ADC_ConfigChannel+0x23a>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b11      	cmp	r3, #17
 800250c:	d122      	bne.n	8002554 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800250e:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4a18      	ldr	r2, [pc, #96]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 8002514:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002518:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800251a:	4b16      	ldr	r3, [pc, #88]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4a15      	ldr	r2, [pc, #84]	; (8002574 <HAL_ADC_ConfigChannel+0x2a0>)
 8002520:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002524:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a10      	ldr	r2, [pc, #64]	; (800256c <HAL_ADC_ConfigChannel+0x298>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d111      	bne.n	8002554 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002530:	4b11      	ldr	r3, [pc, #68]	; (8002578 <HAL_ADC_ConfigChannel+0x2a4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a11      	ldr	r2, [pc, #68]	; (800257c <HAL_ADC_ConfigChannel+0x2a8>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	0c9a      	lsrs	r2, r3, #18
 800253c:	4613      	mov	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002546:	e002      	b.n	800254e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	3b01      	subs	r3, #1
 800254c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f9      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	10000012 	.word	0x10000012
 8002570:	40012000 	.word	0x40012000
 8002574:	40012300 	.word	0x40012300
 8002578:	20000000 	.word	0x20000000
 800257c:	431bde83 	.word	0x431bde83

08002580 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002588:	4b78      	ldr	r3, [pc, #480]	; (800276c <ADC_Init+0x1ec>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4a77      	ldr	r2, [pc, #476]	; (800276c <ADC_Init+0x1ec>)
 800258e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002592:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002594:	4b75      	ldr	r3, [pc, #468]	; (800276c <ADC_Init+0x1ec>)
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4973      	ldr	r1, [pc, #460]	; (800276c <ADC_Init+0x1ec>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6859      	ldr	r1, [r3, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	021a      	lsls	r2, r3, #8
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	4a58      	ldr	r2, [pc, #352]	; (8002770 <ADC_Init+0x1f0>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d022      	beq.n	800265a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002622:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6899      	ldr	r1, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6899      	ldr	r1, [r3, #8]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	e00f      	b.n	800267a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002678:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0202 	bic.w	r2, r2, #2
 8002688:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6899      	ldr	r1, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	005a      	lsls	r2, r3, #1
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01b      	beq.n	80026e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6859      	ldr	r1, [r3, #4]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	3b01      	subs	r3, #1
 80026d4:	035a      	lsls	r2, r3, #13
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	e007      	b.n	80026f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	3b01      	subs	r3, #1
 800270c:	051a      	lsls	r2, r3, #20
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6899      	ldr	r1, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002732:	025a      	lsls	r2, r3, #9
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	430a      	orrs	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800274a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6899      	ldr	r1, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	029a      	lsls	r2, r3, #10
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	609a      	str	r2, [r3, #8]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	40012300 	.word	0x40012300
 8002770:	0f000001 	.word	0x0f000001

08002774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002784:	4b0b      	ldr	r3, [pc, #44]	; (80027b4 <__NVIC_SetPriorityGrouping+0x40>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002790:	4013      	ands	r3, r2
 8002792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800279c:	4b06      	ldr	r3, [pc, #24]	; (80027b8 <__NVIC_SetPriorityGrouping+0x44>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027a2:	4a04      	ldr	r2, [pc, #16]	; (80027b4 <__NVIC_SetPriorityGrouping+0x40>)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	60d3      	str	r3, [r2, #12]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000ed00 	.word	0xe000ed00
 80027b8:	05fa0000 	.word	0x05fa0000

080027bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027c0:	4b04      	ldr	r3, [pc, #16]	; (80027d4 <__NVIC_GetPriorityGrouping+0x18>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	0a1b      	lsrs	r3, r3, #8
 80027c6:	f003 0307 	and.w	r3, r3, #7
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	db0b      	blt.n	8002802 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	f003 021f 	and.w	r2, r3, #31
 80027f0:	4907      	ldr	r1, [pc, #28]	; (8002810 <__NVIC_EnableIRQ+0x38>)
 80027f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f6:	095b      	lsrs	r3, r3, #5
 80027f8:	2001      	movs	r0, #1
 80027fa:	fa00 f202 	lsl.w	r2, r0, r2
 80027fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	e000e100 	.word	0xe000e100

08002814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	6039      	str	r1, [r7, #0]
 800281e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002824:	2b00      	cmp	r3, #0
 8002826:	db0a      	blt.n	800283e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	b2da      	uxtb	r2, r3
 800282c:	490c      	ldr	r1, [pc, #48]	; (8002860 <__NVIC_SetPriority+0x4c>)
 800282e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002832:	0112      	lsls	r2, r2, #4
 8002834:	b2d2      	uxtb	r2, r2
 8002836:	440b      	add	r3, r1
 8002838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800283c:	e00a      	b.n	8002854 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4908      	ldr	r1, [pc, #32]	; (8002864 <__NVIC_SetPriority+0x50>)
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	3b04      	subs	r3, #4
 800284c:	0112      	lsls	r2, r2, #4
 800284e:	b2d2      	uxtb	r2, r2
 8002850:	440b      	add	r3, r1
 8002852:	761a      	strb	r2, [r3, #24]
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	e000e100 	.word	0xe000e100
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002868:	b480      	push	{r7}
 800286a:	b089      	sub	sp, #36	; 0x24
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f1c3 0307 	rsb	r3, r3, #7
 8002882:	2b04      	cmp	r3, #4
 8002884:	bf28      	it	cs
 8002886:	2304      	movcs	r3, #4
 8002888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3304      	adds	r3, #4
 800288e:	2b06      	cmp	r3, #6
 8002890:	d902      	bls.n	8002898 <NVIC_EncodePriority+0x30>
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	3b03      	subs	r3, #3
 8002896:	e000      	b.n	800289a <NVIC_EncodePriority+0x32>
 8002898:	2300      	movs	r3, #0
 800289a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	f04f 32ff 	mov.w	r2, #4294967295
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43da      	mvns	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	401a      	ands	r2, r3
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028b0:	f04f 31ff 	mov.w	r1, #4294967295
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	fa01 f303 	lsl.w	r3, r1, r3
 80028ba:	43d9      	mvns	r1, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c0:	4313      	orrs	r3, r2
         );
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3724      	adds	r7, #36	; 0x24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
	...

080028d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	3b01      	subs	r3, #1
 80028dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028e0:	d301      	bcc.n	80028e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028e2:	2301      	movs	r3, #1
 80028e4:	e00f      	b.n	8002906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028e6:	4a0a      	ldr	r2, [pc, #40]	; (8002910 <SysTick_Config+0x40>)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ee:	210f      	movs	r1, #15
 80028f0:	f04f 30ff 	mov.w	r0, #4294967295
 80028f4:	f7ff ff8e 	bl	8002814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028f8:	4b05      	ldr	r3, [pc, #20]	; (8002910 <SysTick_Config+0x40>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028fe:	4b04      	ldr	r3, [pc, #16]	; (8002910 <SysTick_Config+0x40>)
 8002900:	2207      	movs	r2, #7
 8002902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	e000e010 	.word	0xe000e010

08002914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ff29 	bl	8002774 <__NVIC_SetPriorityGrouping>
}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800292a:	b580      	push	{r7, lr}
 800292c:	b086      	sub	sp, #24
 800292e:	af00      	add	r7, sp, #0
 8002930:	4603      	mov	r3, r0
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
 8002936:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800293c:	f7ff ff3e 	bl	80027bc <__NVIC_GetPriorityGrouping>
 8002940:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	68b9      	ldr	r1, [r7, #8]
 8002946:	6978      	ldr	r0, [r7, #20]
 8002948:	f7ff ff8e 	bl	8002868 <NVIC_EncodePriority>
 800294c:	4602      	mov	r2, r0
 800294e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002952:	4611      	mov	r1, r2
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff ff5d 	bl	8002814 <__NVIC_SetPriority>
}
 800295a:	bf00      	nop
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b082      	sub	sp, #8
 8002966:	af00      	add	r7, sp, #0
 8002968:	4603      	mov	r3, r0
 800296a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800296c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ff31 	bl	80027d8 <__NVIC_EnableIRQ>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff ffa2 	bl	80028d0 <SysTick_Config>
 800298c:	4603      	mov	r3, r0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80029a0:	2300      	movs	r3, #0
 80029a2:	61fb      	str	r3, [r7, #28]
 80029a4:	2300      	movs	r3, #0
 80029a6:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80029a8:	4ba9      	ldr	r3, [pc, #676]	; (8002c50 <HAL_ETH_Init+0x2b8>)
 80029aa:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e183      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d106      	bne.n	80029d8 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7fe ffec 	bl	80019b0 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029d8:	4b9e      	ldr	r3, [pc, #632]	; (8002c54 <HAL_ETH_Init+0x2bc>)
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	4a9d      	ldr	r2, [pc, #628]	; (8002c54 <HAL_ETH_Init+0x2bc>)
 80029de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029e2:	6453      	str	r3, [r2, #68]	; 0x44
 80029e4:	4b9b      	ldr	r3, [pc, #620]	; (8002c54 <HAL_ETH_Init+0x2bc>)
 80029e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80029f0:	4b99      	ldr	r3, [pc, #612]	; (8002c58 <HAL_ETH_Init+0x2c0>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	4a98      	ldr	r2, [pc, #608]	; (8002c58 <HAL_ETH_Init+0x2c0>)
 80029f6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029fa:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80029fc:	4b96      	ldr	r3, [pc, #600]	; (8002c58 <HAL_ETH_Init+0x2c0>)
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4994      	ldr	r1, [pc, #592]	; (8002c58 <HAL_ETH_Init+0x2c0>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0201 	orr.w	r2, r2, #1
 8002a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a20:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002a22:	f7ff fa7f 	bl	8001f24 <HAL_GetTick>
 8002a26:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002a28:	e011      	b.n	8002a4e <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8002a2a:	f7ff fa7b 	bl	8001f24 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a38:	d909      	bls.n	8002a4e <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e13b      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1e4      	bne.n	8002a2a <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f023 031c 	bic.w	r3, r3, #28
 8002a6e:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002a70:	f002 f97e 	bl	8004d70 <HAL_RCC_GetHCLKFreq>
 8002a74:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	4a78      	ldr	r2, [pc, #480]	; (8002c5c <HAL_ETH_Init+0x2c4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d908      	bls.n	8002a90 <HAL_ETH_Init+0xf8>
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	4a77      	ldr	r2, [pc, #476]	; (8002c60 <HAL_ETH_Init+0x2c8>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d804      	bhi.n	8002a90 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	f043 0308 	orr.w	r3, r3, #8
 8002a8c:	61fb      	str	r3, [r7, #28]
 8002a8e:	e027      	b.n	8002ae0 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	4a73      	ldr	r2, [pc, #460]	; (8002c60 <HAL_ETH_Init+0x2c8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d908      	bls.n	8002aaa <HAL_ETH_Init+0x112>
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	4a72      	ldr	r2, [pc, #456]	; (8002c64 <HAL_ETH_Init+0x2cc>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d804      	bhi.n	8002aaa <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f043 030c 	orr.w	r3, r3, #12
 8002aa6:	61fb      	str	r3, [r7, #28]
 8002aa8:	e01a      	b.n	8002ae0 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	4a6d      	ldr	r2, [pc, #436]	; (8002c64 <HAL_ETH_Init+0x2cc>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d903      	bls.n	8002aba <HAL_ETH_Init+0x122>
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	4a6c      	ldr	r2, [pc, #432]	; (8002c68 <HAL_ETH_Init+0x2d0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d911      	bls.n	8002ade <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	4a6a      	ldr	r2, [pc, #424]	; (8002c68 <HAL_ETH_Init+0x2d0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d908      	bls.n	8002ad4 <HAL_ETH_Init+0x13c>
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	4a69      	ldr	r2, [pc, #420]	; (8002c6c <HAL_ETH_Init+0x2d4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d804      	bhi.n	8002ad4 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	61fb      	str	r3, [r7, #28]
 8002ad2:	e005      	b.n	8002ae0 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f043 0310 	orr.w	r3, r3, #16
 8002ada:	61fb      	str	r3, [r7, #28]
 8002adc:	e000      	b.n	8002ae0 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002ade:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69fa      	ldr	r2, [r7, #28]
 8002ae6:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002ae8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002aec:	2100      	movs	r1, #0
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f956 	bl	8002da0 <HAL_ETH_WritePHYRegister>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00b      	beq.n	8002b12 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002afe:	6939      	ldr	r1, [r7, #16]
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 f9b3 	bl	8002e6c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e0d9      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002b12:	20ff      	movs	r0, #255	; 0xff
 8002b14:	f7ff fa12 	bl	8001f3c <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 80a7 	beq.w	8002c70 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b22:	f7ff f9ff 	bl	8001f24 <HAL_GetTick>
 8002b26:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002b28:	f107 030c 	add.w	r3, r7, #12
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	2101      	movs	r1, #1
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f000 f8cd 	bl	8002cd0 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8002b36:	f7ff f9f5 	bl	8001f24 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d90f      	bls.n	8002b68 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002b4c:	6939      	ldr	r1, [r7, #16]
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f98c 	bl	8002e6c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0ae      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d0da      	beq.n	8002b28 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002b72:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b76:	2100      	movs	r1, #0
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f911 	bl	8002da0 <HAL_ETH_WritePHYRegister>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00b      	beq.n	8002b9c <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002b88:	6939      	ldr	r1, [r7, #16]
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f96e 	bl	8002e6c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e094      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b9c:	f7ff f9c2 	bl	8001f24 <HAL_GetTick>
 8002ba0:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002ba2:	f107 030c 	add.w	r3, r7, #12
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	2101      	movs	r1, #1
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f890 	bl	8002cd0 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002bb0:	f7ff f9b8 	bl	8001f24 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d90f      	bls.n	8002be2 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002bc6:	6939      	ldr	r1, [r7, #16]
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f94f 	bl	8002e6c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e071      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0da      	beq.n	8002ba2 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002bec:	f107 030c 	add.w	r3, r7, #12
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	211f      	movs	r1, #31
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f86b 	bl	8002cd0 <HAL_ETH_ReadPHYRegister>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00b      	beq.n	8002c18 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002c04:	6939      	ldr	r1, [r7, #16]
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f930 	bl	8002e6c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002c14:	2301      	movs	r3, #1
 8002c16:	e056      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f003 0310 	and.w	r3, r3, #16
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c28:	60da      	str	r2, [r3, #12]
 8002c2a:	e002      	b.n	8002c32 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d003      	beq.n	8002c44 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	609a      	str	r2, [r3, #8]
 8002c42:	e037      	b.n	8002cb4 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	e032      	b.n	8002cb4 <HAL_ETH_Init+0x31c>
 8002c4e:	bf00      	nop
 8002c50:	03938700 	.word	0x03938700
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40013800 	.word	0x40013800
 8002c5c:	01312cff 	.word	0x01312cff
 8002c60:	02160ebf 	.word	0x02160ebf
 8002c64:	039386ff 	.word	0x039386ff
 8002c68:	05f5e0ff 	.word	0x05f5e0ff
 8002c6c:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	08db      	lsrs	r3, r3, #3
 8002c76:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	085b      	lsrs	r3, r3, #1
 8002c7e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002c80:	4313      	orrs	r3, r2
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	461a      	mov	r2, r3
 8002c86:	2100      	movs	r1, #0
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 f889 	bl	8002da0 <HAL_ETH_WritePHYRegister>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00b      	beq.n	8002cac <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002c98:	6939      	ldr	r1, [r7, #16]
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f8e6 	bl	8002e6c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e00c      	b.n	8002cc6 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002cac:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002cb0:	f7ff f944 	bl	8001f3c <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002cb4:	6939      	ldr	r1, [r7, #16]
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f8d8 	bl	8002e6c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop

08002cd0 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	607a      	str	r2, [r7, #4]
 8002cdc:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b82      	cmp	r3, #130	; 0x82
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e050      	b.n	8002d98 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2282      	movs	r2, #130	; 0x82
 8002cfa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f003 031c 	and.w	r3, r3, #28
 8002d0c:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8a1b      	ldrh	r3, [r3, #16]
 8002d12:	02db      	lsls	r3, r3, #11
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8002d1c:	897b      	ldrh	r3, [r7, #10]
 8002d1e:	019b      	lsls	r3, r3, #6
 8002d20:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	f023 0302 	bic.w	r3, r3, #2
 8002d30:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002d42:	f7ff f8ef 	bl	8001f24 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d48:	e015      	b.n	8002d76 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002d4a:	f7ff f8eb 	bl	8001f24 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d58:	d309      	bcc.n	8002d6e <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e014      	b.n	8002d98 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d1e4      	bne.n	8002d4a <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	460b      	mov	r3, r1
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b42      	cmp	r3, #66	; 0x42
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e04e      	b.n	8002e64 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2242      	movs	r2, #66	; 0x42
 8002dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	f003 031c 	and.w	r3, r3, #28
 8002ddc:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8a1b      	ldrh	r3, [r3, #16]
 8002de2:	02db      	lsls	r3, r3, #11
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8002dec:	897b      	ldrh	r3, [r7, #10]
 8002dee:	019b      	lsls	r3, r3, #6
 8002df0:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002df4:	697a      	ldr	r2, [r7, #20]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f043 0302 	orr.w	r3, r3, #2
 8002e00:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002e1c:	f7ff f882 	bl	8001f24 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e22:	e015      	b.n	8002e50 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8002e24:	f7ff f87e 	bl	8001f24 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e32:	d309      	bcc.n	8002e48 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e00d      	b.n	8002e64 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1e4      	bne.n	8002e24 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b0b0      	sub	sp, #192	; 0xc0
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8002e76:	2300      	movs	r3, #0
 8002e78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d007      	beq.n	8002e92 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e88:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e90:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8002e92:	2300      	movs	r3, #0
 8002e94:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8002e96:	2300      	movs	r3, #0
 8002e98:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d103      	bne.n	8002eba <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8002eb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb6:	663b      	str	r3, [r7, #96]	; 0x60
 8002eb8:	e001      	b.n	8002ebe <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8002ebe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ec2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8002ed8:	2340      	movs	r3, #64	; 0x40
 8002eda:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8002edc:	2300      	movs	r3, #0
 8002ede:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8002f0c:	2380      	movs	r3, #128	; 0x80
 8002f0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002f12:	2300      	movs	r3, #0
 8002f14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8002f24:	2300      	movs	r3, #0
 8002f26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002f40:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002f44:	4bab      	ldr	r3, [pc, #684]	; (80031f4 <ETH_MACDMAConfig+0x388>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002f4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8002f4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002f50:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8002f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8002f54:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8002f56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8002f58:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8002f5e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8002f60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8002f62:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8002f64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8002f66:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8002f6c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8002f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8002f70:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8002f72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8002f74:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8002f76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8002f78:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8002f7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8002f7c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8002f7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8002f80:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002f82:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002f94:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	f7fe ffcb 	bl	8001f3c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002fae:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002fb0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8002fb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002fb4:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8002fb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8002fb8:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8002fba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8002fbe:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8002fc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8002fc4:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8002fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8002fca:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8002fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8002fd0:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8002fd4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8002fdc:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002fde:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fea:	2001      	movs	r0, #1
 8002fec:	f7fe ffa6 	bl	8001f3c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002ff8:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003002:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800300c:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8003018:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800301c:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003020:	4013      	ands	r3, r2
 8003022:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8003026:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800302a:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800302c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8003030:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8003032:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8003036:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8003038:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800303c:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800303e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8003042:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8003044:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003048:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800304a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800304e:	4313      	orrs	r3, r2
 8003050:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800305c:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003068:	2001      	movs	r0, #1
 800306a:	f7fe ff67 	bl	8001f3c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003076:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003078:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800307c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003092:	2001      	movs	r0, #1
 8003094:	f7fe ff52 	bl	8001f3c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80030a0:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80030a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030aa:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80030ac:	2300      	movs	r3, #0
 80030ae:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80030b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030b4:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80030be:	2300      	movs	r3, #0
 80030c0:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80030c2:	2300      	movs	r3, #0
 80030c4:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80030c6:	2304      	movs	r3, #4
 80030c8:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80030ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80030d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030d4:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80030d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80030da:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80030dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030e0:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80030e2:	2380      	movs	r3, #128	; 0x80
 80030e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80030e6:	2300      	movs	r3, #0
 80030e8:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80030ea:	2300      	movs	r3, #0
 80030ec:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	f241 0318 	movw	r3, #4120	; 0x1018
 80030f6:	4413      	add	r3, r2
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80030fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003102:	4b3d      	ldr	r3, [pc, #244]	; (80031f8 <ETH_MACDMAConfig+0x38c>)
 8003104:	4013      	ands	r3, r2
 8003106:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800310a:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800310c:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800310e:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8003110:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8003112:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8003114:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8003116:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8003118:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800311a:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800311c:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800311e:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8003120:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8003122:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8003126:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8003128:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800312a:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800312c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	f241 0318 	movw	r3, #4120	; 0x1018
 800313e:	4413      	add	r3, r2
 8003140:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003144:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	f241 0318 	movw	r3, #4120	; 0x1018
 800314e:	4413      	add	r3, r2
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003156:	2001      	movs	r0, #1
 8003158:	f7fe fef0 	bl	8001f3c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	f241 0318 	movw	r3, #4120	; 0x1018
 8003164:	4413      	add	r3, r2
 8003166:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800316a:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800316c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003170:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8003174:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8003176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003178:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800317a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800317c:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800317e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003180:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8003182:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8003184:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8003186:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003190:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003194:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80031a4:	2001      	movs	r0, #1
 80031a6:	f7fe fec9 	bl	8001f3c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031b2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80031b6:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d10d      	bne.n	80031dc <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	f241 031c 	movw	r3, #4124	; 0x101c
 80031c8:	4413      	add	r3, r2
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	6811      	ldr	r1, [r2, #0]
 80031d0:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <ETH_MACDMAConfig+0x390>)
 80031d2:	431a      	orrs	r2, r3
 80031d4:	f241 031c 	movw	r3, #4124	; 0x101c
 80031d8:	440b      	add	r3, r1
 80031da:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	461a      	mov	r2, r3
 80031e2:	2100      	movs	r1, #0
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f80b 	bl	8003200 <ETH_MACAddressConfig>
}
 80031ea:	bf00      	nop
 80031ec:	37c0      	adds	r7, #192	; 0xc0
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	ff20810f 	.word	0xff20810f
 80031f8:	f8de3f23 	.word	0xf8de3f23
 80031fc:	00010040 	.word	0x00010040

08003200 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3305      	adds	r3, #5
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	3204      	adds	r2, #4
 8003218:	7812      	ldrb	r2, [r2, #0]
 800321a:	4313      	orrs	r3, r2
 800321c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	4b11      	ldr	r3, [pc, #68]	; (8003268 <ETH_MACAddressConfig+0x68>)
 8003222:	4413      	add	r3, r2
 8003224:	461a      	mov	r2, r3
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3303      	adds	r3, #3
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	061a      	lsls	r2, r3, #24
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3302      	adds	r3, #2
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	041b      	lsls	r3, r3, #16
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3301      	adds	r3, #1
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	021b      	lsls	r3, r3, #8
 8003244:	4313      	orrs	r3, r2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	7812      	ldrb	r2, [r2, #0]
 800324a:	4313      	orrs	r3, r2
 800324c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800324e:	68ba      	ldr	r2, [r7, #8]
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <ETH_MACAddressConfig+0x6c>)
 8003252:	4413      	add	r3, r2
 8003254:	461a      	mov	r2, r3
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	6013      	str	r3, [r2, #0]
}
 800325a:	bf00      	nop
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40028040 	.word	0x40028040
 800326c:	40028044 	.word	0x40028044

08003270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003270:	b480      	push	{r7}
 8003272:	b089      	sub	sp, #36	; 0x24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800327e:	2300      	movs	r3, #0
 8003280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003282:	2300      	movs	r3, #0
 8003284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003286:	2300      	movs	r3, #0
 8003288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	e175      	b.n	800357c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003290:	2201      	movs	r2, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	f040 8164 	bne.w	8003576 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d005      	beq.n	80032c6 <HAL_GPIO_Init+0x56>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d130      	bne.n	8003328 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	2203      	movs	r2, #3
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032fc:	2201      	movs	r2, #1
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 0201 	and.w	r2, r3, #1
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d017      	beq.n	8003364 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d123      	bne.n	80033b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	08da      	lsrs	r2, r3, #3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3208      	adds	r2, #8
 8003378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	220f      	movs	r2, #15
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	08da      	lsrs	r2, r3, #3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3208      	adds	r2, #8
 80033b2:	69b9      	ldr	r1, [r7, #24]
 80033b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	2203      	movs	r2, #3
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80be 	beq.w	8003576 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fa:	4b65      	ldr	r3, [pc, #404]	; (8003590 <HAL_GPIO_Init+0x320>)
 80033fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fe:	4a64      	ldr	r2, [pc, #400]	; (8003590 <HAL_GPIO_Init+0x320>)
 8003400:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003404:	6453      	str	r3, [r2, #68]	; 0x44
 8003406:	4b62      	ldr	r3, [pc, #392]	; (8003590 <HAL_GPIO_Init+0x320>)
 8003408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003412:	4a60      	ldr	r2, [pc, #384]	; (8003594 <HAL_GPIO_Init+0x324>)
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	089b      	lsrs	r3, r3, #2
 8003418:	3302      	adds	r3, #2
 800341a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	220f      	movs	r2, #15
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	43db      	mvns	r3, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4013      	ands	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a57      	ldr	r2, [pc, #348]	; (8003598 <HAL_GPIO_Init+0x328>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d037      	beq.n	80034ae <HAL_GPIO_Init+0x23e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a56      	ldr	r2, [pc, #344]	; (800359c <HAL_GPIO_Init+0x32c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d031      	beq.n	80034aa <HAL_GPIO_Init+0x23a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a55      	ldr	r2, [pc, #340]	; (80035a0 <HAL_GPIO_Init+0x330>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d02b      	beq.n	80034a6 <HAL_GPIO_Init+0x236>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a54      	ldr	r2, [pc, #336]	; (80035a4 <HAL_GPIO_Init+0x334>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d025      	beq.n	80034a2 <HAL_GPIO_Init+0x232>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a53      	ldr	r2, [pc, #332]	; (80035a8 <HAL_GPIO_Init+0x338>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01f      	beq.n	800349e <HAL_GPIO_Init+0x22e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a52      	ldr	r2, [pc, #328]	; (80035ac <HAL_GPIO_Init+0x33c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d019      	beq.n	800349a <HAL_GPIO_Init+0x22a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a51      	ldr	r2, [pc, #324]	; (80035b0 <HAL_GPIO_Init+0x340>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d013      	beq.n	8003496 <HAL_GPIO_Init+0x226>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a50      	ldr	r2, [pc, #320]	; (80035b4 <HAL_GPIO_Init+0x344>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00d      	beq.n	8003492 <HAL_GPIO_Init+0x222>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a4f      	ldr	r2, [pc, #316]	; (80035b8 <HAL_GPIO_Init+0x348>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d007      	beq.n	800348e <HAL_GPIO_Init+0x21e>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a4e      	ldr	r2, [pc, #312]	; (80035bc <HAL_GPIO_Init+0x34c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d101      	bne.n	800348a <HAL_GPIO_Init+0x21a>
 8003486:	2309      	movs	r3, #9
 8003488:	e012      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 800348a:	230a      	movs	r3, #10
 800348c:	e010      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 800348e:	2308      	movs	r3, #8
 8003490:	e00e      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 8003492:	2307      	movs	r3, #7
 8003494:	e00c      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 8003496:	2306      	movs	r3, #6
 8003498:	e00a      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 800349a:	2305      	movs	r3, #5
 800349c:	e008      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 800349e:	2304      	movs	r3, #4
 80034a0:	e006      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 80034a2:	2303      	movs	r3, #3
 80034a4:	e004      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 80034a6:	2302      	movs	r3, #2
 80034a8:	e002      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <HAL_GPIO_Init+0x240>
 80034ae:	2300      	movs	r3, #0
 80034b0:	69fa      	ldr	r2, [r7, #28]
 80034b2:	f002 0203 	and.w	r2, r2, #3
 80034b6:	0092      	lsls	r2, r2, #2
 80034b8:	4093      	lsls	r3, r2
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80034c0:	4934      	ldr	r1, [pc, #208]	; (8003594 <HAL_GPIO_Init+0x324>)
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	089b      	lsrs	r3, r3, #2
 80034c6:	3302      	adds	r3, #2
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ce:	4b3c      	ldr	r3, [pc, #240]	; (80035c0 <HAL_GPIO_Init+0x350>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034f2:	4a33      	ldr	r2, [pc, #204]	; (80035c0 <HAL_GPIO_Init+0x350>)
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034f8:	4b31      	ldr	r3, [pc, #196]	; (80035c0 <HAL_GPIO_Init+0x350>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	43db      	mvns	r3, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4013      	ands	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d003      	beq.n	800351c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800351c:	4a28      	ldr	r2, [pc, #160]	; (80035c0 <HAL_GPIO_Init+0x350>)
 800351e:	69bb      	ldr	r3, [r7, #24]
 8003520:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003522:	4b27      	ldr	r3, [pc, #156]	; (80035c0 <HAL_GPIO_Init+0x350>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	43db      	mvns	r3, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4013      	ands	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d003      	beq.n	8003546 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003546:	4a1e      	ldr	r2, [pc, #120]	; (80035c0 <HAL_GPIO_Init+0x350>)
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800354c:	4b1c      	ldr	r3, [pc, #112]	; (80035c0 <HAL_GPIO_Init+0x350>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003570:	4a13      	ldr	r2, [pc, #76]	; (80035c0 <HAL_GPIO_Init+0x350>)
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	3301      	adds	r3, #1
 800357a:	61fb      	str	r3, [r7, #28]
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	2b0f      	cmp	r3, #15
 8003580:	f67f ae86 	bls.w	8003290 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003584:	bf00      	nop
 8003586:	3724      	adds	r7, #36	; 0x24
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr
 8003590:	40023800 	.word	0x40023800
 8003594:	40013800 	.word	0x40013800
 8003598:	40020000 	.word	0x40020000
 800359c:	40020400 	.word	0x40020400
 80035a0:	40020800 	.word	0x40020800
 80035a4:	40020c00 	.word	0x40020c00
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40021400 	.word	0x40021400
 80035b0:	40021800 	.word	0x40021800
 80035b4:	40021c00 	.word	0x40021c00
 80035b8:	40022000 	.word	0x40022000
 80035bc:	40022400 	.word	0x40022400
 80035c0:	40013c00 	.word	0x40013c00

080035c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	807b      	strh	r3, [r7, #2]
 80035d0:	4613      	mov	r3, r2
 80035d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035d4:	787b      	ldrb	r3, [r7, #1]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035da:	887a      	ldrh	r2, [r7, #2]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035e0:	e003      	b.n	80035ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035e2:	887b      	ldrh	r3, [r7, #2]
 80035e4:	041a      	lsls	r2, r3, #16
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	619a      	str	r2, [r3, #24]
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
	...

080035f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e07f      	b.n	800370a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003610:	b2db      	uxtb	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fe fa7e 	bl	8001b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 0201 	bic.w	r2, r2, #1
 800363a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003648:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003658:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d107      	bne.n	8003672 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	e006      	b.n	8003680 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800367e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	2b02      	cmp	r3, #2
 8003686:	d104      	bne.n	8003692 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003690:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6859      	ldr	r1, [r3, #4]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4b1d      	ldr	r3, [pc, #116]	; (8003714 <HAL_I2C_Init+0x11c>)
 800369e:	430b      	orrs	r3, r1
 80036a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69d9      	ldr	r1, [r3, #28]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1a      	ldr	r2, [r3, #32]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2220      	movs	r2, #32
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	02008000 	.word	0x02008000

08003718 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b088      	sub	sp, #32
 800371c:	af02      	add	r7, sp, #8
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	4608      	mov	r0, r1
 8003722:	4611      	mov	r1, r2
 8003724:	461a      	mov	r2, r3
 8003726:	4603      	mov	r3, r0
 8003728:	817b      	strh	r3, [r7, #10]
 800372a:	460b      	mov	r3, r1
 800372c:	813b      	strh	r3, [r7, #8]
 800372e:	4613      	mov	r3, r2
 8003730:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b20      	cmp	r3, #32
 800373c:	f040 80f9 	bne.w	8003932 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <HAL_I2C_Mem_Write+0x34>
 8003746:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003748:	2b00      	cmp	r3, #0
 800374a:	d105      	bne.n	8003758 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003752:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0ed      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_I2C_Mem_Write+0x4e>
 8003762:	2302      	movs	r3, #2
 8003764:	e0e6      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800376e:	f7fe fbd9 	bl	8001f24 <HAL_GetTick>
 8003772:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	2319      	movs	r3, #25
 800377a:	2201      	movs	r2, #1
 800377c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 fac3 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0d1      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2221      	movs	r2, #33	; 0x21
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2240      	movs	r2, #64	; 0x40
 800379c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6a3a      	ldr	r2, [r7, #32]
 80037aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037b8:	88f8      	ldrh	r0, [r7, #6]
 80037ba:	893a      	ldrh	r2, [r7, #8]
 80037bc:	8979      	ldrh	r1, [r7, #10]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	9301      	str	r3, [sp, #4]
 80037c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	4603      	mov	r3, r0
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f9d3 	bl	8003b74 <I2C_RequestMemoryWrite>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e0a9      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2bff      	cmp	r3, #255	; 0xff
 80037e8:	d90e      	bls.n	8003808 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	22ff      	movs	r2, #255	; 0xff
 80037ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	8979      	ldrh	r1, [r7, #10]
 80037f8:	2300      	movs	r3, #0
 80037fa:	9300      	str	r3, [sp, #0]
 80037fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 fc2b 	bl	800405c <I2C_TransferConfig>
 8003806:	e00f      	b.n	8003828 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003816:	b2da      	uxtb	r2, r3
 8003818:	8979      	ldrh	r1, [r7, #10]
 800381a:	2300      	movs	r3, #0
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 fc1a 	bl	800405c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003828:	697a      	ldr	r2, [r7, #20]
 800382a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 faad 	bl	8003d8c <I2C_WaitOnTXISFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e07b      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003840:	781a      	ldrb	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	1c5a      	adds	r2, r3, #1
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003856:	b29b      	uxth	r3, r3
 8003858:	3b01      	subs	r3, #1
 800385a:	b29a      	uxth	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	3b01      	subs	r3, #1
 8003866:	b29a      	uxth	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003870:	b29b      	uxth	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d034      	beq.n	80038e0 <HAL_I2C_Mem_Write+0x1c8>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800387a:	2b00      	cmp	r3, #0
 800387c:	d130      	bne.n	80038e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003884:	2200      	movs	r2, #0
 8003886:	2180      	movs	r1, #128	; 0x80
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f000 fa3f 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	d001      	beq.n	8003898 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e04d      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800389c:	b29b      	uxth	r3, r3
 800389e:	2bff      	cmp	r3, #255	; 0xff
 80038a0:	d90e      	bls.n	80038c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	22ff      	movs	r2, #255	; 0xff
 80038a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	8979      	ldrh	r1, [r7, #10]
 80038b0:	2300      	movs	r3, #0
 80038b2:	9300      	str	r3, [sp, #0]
 80038b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 fbcf 	bl	800405c <I2C_TransferConfig>
 80038be:	e00f      	b.n	80038e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	8979      	ldrh	r1, [r7, #10]
 80038d2:	2300      	movs	r3, #0
 80038d4:	9300      	str	r3, [sp, #0]
 80038d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f000 fbbe 	bl	800405c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d19e      	bne.n	8003828 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fa8c 	bl	8003e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e01a      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2220      	movs	r2, #32
 8003904:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6859      	ldr	r1, [r3, #4]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	4b0a      	ldr	r3, [pc, #40]	; (800393c <HAL_I2C_Mem_Write+0x224>)
 8003912:	400b      	ands	r3, r1
 8003914:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e000      	b.n	8003934 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003932:	2302      	movs	r3, #2
  }
}
 8003934:	4618      	mov	r0, r3
 8003936:	3718      	adds	r7, #24
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	fe00e800 	.word	0xfe00e800

08003940 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af02      	add	r7, sp, #8
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	4608      	mov	r0, r1
 800394a:	4611      	mov	r1, r2
 800394c:	461a      	mov	r2, r3
 800394e:	4603      	mov	r3, r0
 8003950:	817b      	strh	r3, [r7, #10]
 8003952:	460b      	mov	r3, r1
 8003954:	813b      	strh	r3, [r7, #8]
 8003956:	4613      	mov	r3, r2
 8003958:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b20      	cmp	r3, #32
 8003964:	f040 80fd 	bne.w	8003b62 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <HAL_I2C_Mem_Read+0x34>
 800396e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003970:	2b00      	cmp	r3, #0
 8003972:	d105      	bne.n	8003980 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800397a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e0f1      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003986:	2b01      	cmp	r3, #1
 8003988:	d101      	bne.n	800398e <HAL_I2C_Mem_Read+0x4e>
 800398a:	2302      	movs	r3, #2
 800398c:	e0ea      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003996:	f7fe fac5 	bl	8001f24 <HAL_GetTick>
 800399a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	2319      	movs	r3, #25
 80039a2:	2201      	movs	r2, #1
 80039a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f9af 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e0d5      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2222      	movs	r2, #34	; 0x22
 80039bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2240      	movs	r2, #64	; 0x40
 80039c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a3a      	ldr	r2, [r7, #32]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039e0:	88f8      	ldrh	r0, [r7, #6]
 80039e2:	893a      	ldrh	r2, [r7, #8]
 80039e4:	8979      	ldrh	r1, [r7, #10]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	9301      	str	r3, [sp, #4]
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	4603      	mov	r3, r0
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 f913 	bl	8003c1c <I2C_RequestMemoryRead>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d005      	beq.n	8003a08 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e0ad      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	2bff      	cmp	r3, #255	; 0xff
 8003a10:	d90e      	bls.n	8003a30 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	22ff      	movs	r2, #255	; 0xff
 8003a16:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	8979      	ldrh	r1, [r7, #10]
 8003a20:	4b52      	ldr	r3, [pc, #328]	; (8003b6c <HAL_I2C_Mem_Read+0x22c>)
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 fb17 	bl	800405c <I2C_TransferConfig>
 8003a2e:	e00f      	b.n	8003a50 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	8979      	ldrh	r1, [r7, #10]
 8003a42:	4b4a      	ldr	r3, [pc, #296]	; (8003b6c <HAL_I2C_Mem_Read+0x22c>)
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 fb06 	bl	800405c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a56:	2200      	movs	r2, #0
 8003a58:	2104      	movs	r1, #4
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f000 f956 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	e07c      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d034      	beq.n	8003b10 <HAL_I2C_Mem_Read+0x1d0>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d130      	bne.n	8003b10 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2180      	movs	r1, #128	; 0x80
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f927 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e04d      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	2bff      	cmp	r3, #255	; 0xff
 8003ad0:	d90e      	bls.n	8003af0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	22ff      	movs	r2, #255	; 0xff
 8003ad6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	8979      	ldrh	r1, [r7, #10]
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 fab7 	bl	800405c <I2C_TransferConfig>
 8003aee:	e00f      	b.n	8003b10 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	8979      	ldrh	r1, [r7, #10]
 8003b02:	2300      	movs	r3, #0
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 faa6 	bl	800405c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d19a      	bne.n	8003a50 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 f974 	bl	8003e0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e01a      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2220      	movs	r2, #32
 8003b34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6859      	ldr	r1, [r3, #4]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	4b0b      	ldr	r3, [pc, #44]	; (8003b70 <HAL_I2C_Mem_Read+0x230>)
 8003b42:	400b      	ands	r3, r1
 8003b44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	e000      	b.n	8003b64 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
  }
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	80002400 	.word	0x80002400
 8003b70:	fe00e800 	.word	0xfe00e800

08003b74 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	4608      	mov	r0, r1
 8003b7e:	4611      	mov	r1, r2
 8003b80:	461a      	mov	r2, r3
 8003b82:	4603      	mov	r3, r0
 8003b84:	817b      	strh	r3, [r7, #10]
 8003b86:	460b      	mov	r3, r1
 8003b88:	813b      	strh	r3, [r7, #8]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	8979      	ldrh	r1, [r7, #10]
 8003b94:	4b20      	ldr	r3, [pc, #128]	; (8003c18 <I2C_RequestMemoryWrite+0xa4>)
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 fa5d 	bl	800405c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	69b9      	ldr	r1, [r7, #24]
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 f8f0 	bl	8003d8c <I2C_WaitOnTXISFlagUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e02c      	b.n	8003c10 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bb6:	88fb      	ldrh	r3, [r7, #6]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d105      	bne.n	8003bc8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003bbc:	893b      	ldrh	r3, [r7, #8]
 8003bbe:	b2da      	uxtb	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	629a      	str	r2, [r3, #40]	; 0x28
 8003bc6:	e015      	b.n	8003bf4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003bc8:	893b      	ldrh	r3, [r7, #8]
 8003bca:	0a1b      	lsrs	r3, r3, #8
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	b2da      	uxtb	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bd6:	69fa      	ldr	r2, [r7, #28]
 8003bd8:	69b9      	ldr	r1, [r7, #24]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f8d6 	bl	8003d8c <I2C_WaitOnTXISFlagUntilTimeout>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e012      	b.n	8003c10 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003bea:	893b      	ldrh	r3, [r7, #8]
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	69bb      	ldr	r3, [r7, #24]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2180      	movs	r1, #128	; 0x80
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f884 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	80002000 	.word	0x80002000

08003c1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b086      	sub	sp, #24
 8003c20:	af02      	add	r7, sp, #8
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	4608      	mov	r0, r1
 8003c26:	4611      	mov	r1, r2
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	817b      	strh	r3, [r7, #10]
 8003c2e:	460b      	mov	r3, r1
 8003c30:	813b      	strh	r3, [r7, #8]
 8003c32:	4613      	mov	r3, r2
 8003c34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c36:	88fb      	ldrh	r3, [r7, #6]
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	8979      	ldrh	r1, [r7, #10]
 8003c3c:	4b20      	ldr	r3, [pc, #128]	; (8003cc0 <I2C_RequestMemoryRead+0xa4>)
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2300      	movs	r3, #0
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f000 fa0a 	bl	800405c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c48:	69fa      	ldr	r2, [r7, #28]
 8003c4a:	69b9      	ldr	r1, [r7, #24]
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 f89d 	bl	8003d8c <I2C_WaitOnTXISFlagUntilTimeout>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e02c      	b.n	8003cb6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d105      	bne.n	8003c6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c62:	893b      	ldrh	r3, [r7, #8]
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c6c:	e015      	b.n	8003c9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c6e:	893b      	ldrh	r3, [r7, #8]
 8003c70:	0a1b      	lsrs	r3, r3, #8
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c7c:	69fa      	ldr	r2, [r7, #28]
 8003c7e:	69b9      	ldr	r1, [r7, #24]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f883 	bl	8003d8c <I2C_WaitOnTXISFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e012      	b.n	8003cb6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c90:	893b      	ldrh	r3, [r7, #8]
 8003c92:	b2da      	uxtb	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2140      	movs	r1, #64	; 0x40
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 f831 	bl	8003d0c <I2C_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e000      	b.n	8003cb6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	80002000 	.word	0x80002000

08003cc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d103      	bne.n	8003ce2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d007      	beq.n	8003d00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699a      	ldr	r2, [r3, #24]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	619a      	str	r2, [r3, #24]
  }
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d1c:	e022      	b.n	8003d64 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d24:	d01e      	beq.n	8003d64 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d26:	f7fe f8fd 	bl	8001f24 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d302      	bcc.n	8003d3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d113      	bne.n	8003d64 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d40:	f043 0220 	orr.w	r2, r3, #32
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e00f      	b.n	8003d84 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	699a      	ldr	r2, [r3, #24]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	bf0c      	ite	eq
 8003d74:	2301      	moveq	r3, #1
 8003d76:	2300      	movne	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d0cd      	beq.n	8003d1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d98:	e02c      	b.n	8003df4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	68b9      	ldr	r1, [r7, #8]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 f870 	bl	8003e84 <I2C_IsErrorOccurred>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e02a      	b.n	8003e04 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db4:	d01e      	beq.n	8003df4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db6:	f7fe f8b5 	bl	8001f24 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d302      	bcc.n	8003dcc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d113      	bne.n	8003df4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	f043 0220 	orr.w	r2, r3, #32
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e007      	b.n	8003e04 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d1cb      	bne.n	8003d9a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e02:	2300      	movs	r3, #0
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e18:	e028      	b.n	8003e6c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	68b9      	ldr	r1, [r7, #8]
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f830 	bl	8003e84 <I2C_IsErrorOccurred>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e026      	b.n	8003e7c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2e:	f7fe f879 	bl	8001f24 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d302      	bcc.n	8003e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d113      	bne.n	8003e6c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	f043 0220 	orr.w	r2, r3, #32
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e007      	b.n	8003e7c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	f003 0320 	and.w	r3, r3, #32
 8003e76:	2b20      	cmp	r3, #32
 8003e78:	d1cf      	bne.n	8003e1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3710      	adds	r7, #16
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b08a      	sub	sp, #40	; 0x28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	f003 0310 	and.w	r3, r3, #16
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d075      	beq.n	8003f9c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2210      	movs	r2, #16
 8003eb6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003eb8:	e056      	b.n	8003f68 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec0:	d052      	beq.n	8003f68 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ec2:	f7fe f82f 	bl	8001f24 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d302      	bcc.n	8003ed8 <I2C_IsErrorOccurred+0x54>
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d147      	bne.n	8003f68 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ee2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003eea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ef6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003efa:	d12e      	bne.n	8003f5a <I2C_IsErrorOccurred+0xd6>
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f02:	d02a      	beq.n	8003f5a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003f04:	7cfb      	ldrb	r3, [r7, #19]
 8003f06:	2b20      	cmp	r3, #32
 8003f08:	d027      	beq.n	8003f5a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f18:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003f1a:	f7fe f803 	bl	8001f24 <HAL_GetTick>
 8003f1e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f20:	e01b      	b.n	8003f5a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003f22:	f7fd ffff 	bl	8001f24 <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	2b19      	cmp	r3, #25
 8003f2e:	d914      	bls.n	8003f5a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f34:	f043 0220 	orr.w	r2, r3, #32
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	f003 0320 	and.w	r3, r3, #32
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	d1dc      	bne.n	8003f22 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	f003 0320 	and.w	r3, r3, #32
 8003f72:	2b20      	cmp	r3, #32
 8003f74:	d003      	beq.n	8003f7e <I2C_IsErrorOccurred+0xfa>
 8003f76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d09d      	beq.n	8003eba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003f7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	f043 0304 	orr.w	r3, r3, #4
 8003f94:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00b      	beq.n	8003fc6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003fae:	6a3b      	ldr	r3, [r7, #32]
 8003fb0:	f043 0301 	orr.w	r3, r3, #1
 8003fb4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fbe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00b      	beq.n	8003fe8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	f043 0308 	orr.w	r3, r3, #8
 8003fd6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003fe0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00b      	beq.n	800400a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	f043 0302 	orr.w	r3, r3, #2
 8003ff8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004002:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800400a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800400e:	2b00      	cmp	r3, #0
 8004010:	d01c      	beq.n	800404c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f7ff fe56 	bl	8003cc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	6859      	ldr	r1, [r3, #4]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <I2C_IsErrorOccurred+0x1d4>)
 8004024:	400b      	ands	r3, r1
 8004026:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800402c:	6a3b      	ldr	r3, [r7, #32]
 800402e:	431a      	orrs	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800404c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004050:	4618      	mov	r0, r3
 8004052:	3728      	adds	r7, #40	; 0x28
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	fe00e800 	.word	0xfe00e800

0800405c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	607b      	str	r3, [r7, #4]
 8004066:	460b      	mov	r3, r1
 8004068:	817b      	strh	r3, [r7, #10]
 800406a:	4613      	mov	r3, r2
 800406c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800406e:	897b      	ldrh	r3, [r7, #10]
 8004070:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004074:	7a7b      	ldrb	r3, [r7, #9]
 8004076:	041b      	lsls	r3, r3, #16
 8004078:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800407c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	4313      	orrs	r3, r2
 8004086:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800408a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	0d5b      	lsrs	r3, r3, #21
 8004096:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800409a:	4b08      	ldr	r3, [pc, #32]	; (80040bc <I2C_TransferConfig+0x60>)
 800409c:	430b      	orrs	r3, r1
 800409e:	43db      	mvns	r3, r3
 80040a0:	ea02 0103 	and.w	r1, r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80040ae:	bf00      	nop
 80040b0:	371c      	adds	r7, #28
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	03ff63ff 	.word	0x03ff63ff

080040c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b20      	cmp	r3, #32
 80040d4:	d138      	bne.n	8004148 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d101      	bne.n	80040e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80040e0:	2302      	movs	r3, #2
 80040e2:	e032      	b.n	800414a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2224      	movs	r2, #36	; 0x24
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0201 	bic.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004112:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	6819      	ldr	r1, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	430a      	orrs	r2, r1
 8004122:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0201 	orr.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	e000      	b.n	800414a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
  }
}
 800414a:	4618      	mov	r0, r3
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr

08004156 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004156:	b480      	push	{r7}
 8004158:	b085      	sub	sp, #20
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b20      	cmp	r3, #32
 800416a:	d139      	bne.n	80041e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004172:	2b01      	cmp	r3, #1
 8004174:	d101      	bne.n	800417a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004176:	2302      	movs	r3, #2
 8004178:	e033      	b.n	80041e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2224      	movs	r2, #36	; 0x24
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 0201 	bic.w	r2, r2, #1
 8004198:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	021b      	lsls	r3, r3, #8
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	e000      	b.n	80041e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80041e0:	2302      	movs	r3, #2
  }
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr

080041ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80041ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041f0:	b08f      	sub	sp, #60	; 0x3c
 80041f2:	af0a      	add	r7, sp, #40	; 0x28
 80041f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e116      	b.n	800442e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fd fd2c 	bl	8001c78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2203      	movs	r2, #3
 8004224:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800422c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004230:	2b00      	cmp	r3, #0
 8004232:	d102      	bne.n	800423a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f002 fbaa 	bl	8006998 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	603b      	str	r3, [r7, #0]
 800424a:	687e      	ldr	r6, [r7, #4]
 800424c:	466d      	mov	r5, sp
 800424e:	f106 0410 	add.w	r4, r6, #16
 8004252:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004254:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004256:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004258:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800425a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800425e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004262:	1d33      	adds	r3, r6, #4
 8004264:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004266:	6838      	ldr	r0, [r7, #0]
 8004268:	f002 fb3e 	bl	80068e8 <USB_CoreInit>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d005      	beq.n	800427e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e0d7      	b.n	800442e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2100      	movs	r1, #0
 8004284:	4618      	mov	r0, r3
 8004286:	f002 fb98 	bl	80069ba <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800428a:	2300      	movs	r3, #0
 800428c:	73fb      	strb	r3, [r7, #15]
 800428e:	e04a      	b.n	8004326 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004290:	7bfa      	ldrb	r2, [r7, #15]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	333d      	adds	r3, #61	; 0x3d
 80042a0:	2201      	movs	r2, #1
 80042a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80042a4:	7bfa      	ldrb	r2, [r7, #15]
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	4613      	mov	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	1a9b      	subs	r3, r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	333c      	adds	r3, #60	; 0x3c
 80042b4:	7bfa      	ldrb	r2, [r7, #15]
 80042b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80042b8:	7bfa      	ldrb	r2, [r7, #15]
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	b298      	uxth	r0, r3
 80042be:	6879      	ldr	r1, [r7, #4]
 80042c0:	4613      	mov	r3, r2
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	1a9b      	subs	r3, r3, r2
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	3342      	adds	r3, #66	; 0x42
 80042cc:	4602      	mov	r2, r0
 80042ce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80042d0:	7bfa      	ldrb	r2, [r7, #15]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	333f      	adds	r3, #63	; 0x3f
 80042e0:	2200      	movs	r2, #0
 80042e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80042e4:	7bfa      	ldrb	r2, [r7, #15]
 80042e6:	6879      	ldr	r1, [r7, #4]
 80042e8:	4613      	mov	r3, r2
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	1a9b      	subs	r3, r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	3344      	adds	r3, #68	; 0x44
 80042f4:	2200      	movs	r2, #0
 80042f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80042f8:	7bfa      	ldrb	r2, [r7, #15]
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	4613      	mov	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	1a9b      	subs	r3, r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	3348      	adds	r3, #72	; 0x48
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800430c:	7bfa      	ldrb	r2, [r7, #15]
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	4613      	mov	r3, r2
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	3350      	adds	r3, #80	; 0x50
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	3301      	adds	r3, #1
 8004324:	73fb      	strb	r3, [r7, #15]
 8004326:	7bfa      	ldrb	r2, [r7, #15]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	429a      	cmp	r2, r3
 800432e:	d3af      	bcc.n	8004290 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004330:	2300      	movs	r3, #0
 8004332:	73fb      	strb	r3, [r7, #15]
 8004334:	e044      	b.n	80043c0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004336:	7bfa      	ldrb	r2, [r7, #15]
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800434c:	7bfa      	ldrb	r2, [r7, #15]
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	4613      	mov	r3, r2
 8004352:	00db      	lsls	r3, r3, #3
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800435e:	7bfa      	ldrb	r2, [r7, #15]
 8004360:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004362:	7bfa      	ldrb	r2, [r7, #15]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004378:	7bfa      	ldrb	r2, [r7, #15]
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	4613      	mov	r3, r2
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800438e:	7bfa      	ldrb	r2, [r7, #15]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043a4:	7bfa      	ldrb	r2, [r7, #15]
 80043a6:	6879      	ldr	r1, [r7, #4]
 80043a8:	4613      	mov	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	1a9b      	subs	r3, r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
 80043bc:	3301      	adds	r3, #1
 80043be:	73fb      	strb	r3, [r7, #15]
 80043c0:	7bfa      	ldrb	r2, [r7, #15]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d3b5      	bcc.n	8004336 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	603b      	str	r3, [r7, #0]
 80043d0:	687e      	ldr	r6, [r7, #4]
 80043d2:	466d      	mov	r5, sp
 80043d4:	f106 0410 	add.w	r4, r6, #16
 80043d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80043e8:	1d33      	adds	r3, r6, #4
 80043ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043ec:	6838      	ldr	r0, [r7, #0]
 80043ee:	f002 fb31 	bl	8006a54 <USB_DevInit>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d005      	beq.n	8004404 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e014      	b.n	800442e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	2b01      	cmp	r3, #1
 800441a:	d102      	bne.n	8004422 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f80b 	bl	8004438 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f002 fceb 	bl	8006e02 <USB_DevDisconnect>

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004438 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004466:	4b05      	ldr	r3, [pc, #20]	; (800447c <HAL_PCDEx_ActivateLPM+0x44>)
 8004468:	4313      	orrs	r3, r2
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr
 800447c:	10000003 	.word	0x10000003

08004480 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004484:	4b05      	ldr	r3, [pc, #20]	; (800449c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a04      	ldr	r2, [pc, #16]	; (800449c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800448a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800448e:	6013      	str	r3, [r2, #0]
}
 8004490:	bf00      	nop
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	40007000 	.word	0x40007000

080044a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80044a8:	2300      	movs	r3, #0
 80044aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e291      	b.n	80049da <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 8087 	beq.w	80045d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044c4:	4b96      	ldr	r3, [pc, #600]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 030c 	and.w	r3, r3, #12
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d00c      	beq.n	80044ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044d0:	4b93      	ldr	r3, [pc, #588]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f003 030c 	and.w	r3, r3, #12
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d112      	bne.n	8004502 <HAL_RCC_OscConfig+0x62>
 80044dc:	4b90      	ldr	r3, [pc, #576]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044e8:	d10b      	bne.n	8004502 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ea:	4b8d      	ldr	r3, [pc, #564]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d06c      	beq.n	80045d0 <HAL_RCC_OscConfig+0x130>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d168      	bne.n	80045d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e26b      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800450a:	d106      	bne.n	800451a <HAL_RCC_OscConfig+0x7a>
 800450c:	4b84      	ldr	r3, [pc, #528]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a83      	ldr	r2, [pc, #524]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	e02e      	b.n	8004578 <HAL_RCC_OscConfig+0xd8>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10c      	bne.n	800453c <HAL_RCC_OscConfig+0x9c>
 8004522:	4b7f      	ldr	r3, [pc, #508]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a7e      	ldr	r2, [pc, #504]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	4b7c      	ldr	r3, [pc, #496]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a7b      	ldr	r2, [pc, #492]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004534:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e01d      	b.n	8004578 <HAL_RCC_OscConfig+0xd8>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004544:	d10c      	bne.n	8004560 <HAL_RCC_OscConfig+0xc0>
 8004546:	4b76      	ldr	r3, [pc, #472]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a75      	ldr	r2, [pc, #468]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800454c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004550:	6013      	str	r3, [r2, #0]
 8004552:	4b73      	ldr	r3, [pc, #460]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a72      	ldr	r2, [pc, #456]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	e00b      	b.n	8004578 <HAL_RCC_OscConfig+0xd8>
 8004560:	4b6f      	ldr	r3, [pc, #444]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a6e      	ldr	r2, [pc, #440]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800456a:	6013      	str	r3, [r2, #0]
 800456c:	4b6c      	ldr	r3, [pc, #432]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a6b      	ldr	r2, [pc, #428]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004576:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d013      	beq.n	80045a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fd fcd0 	bl	8001f24 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004588:	f7fd fccc 	bl	8001f24 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b64      	cmp	r3, #100	; 0x64
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e21f      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800459a:	4b61      	ldr	r3, [pc, #388]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0xe8>
 80045a6:	e014      	b.n	80045d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a8:	f7fd fcbc 	bl	8001f24 <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045b0:	f7fd fcb8 	bl	8001f24 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b64      	cmp	r3, #100	; 0x64
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e20b      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045c2:	4b57      	ldr	r3, [pc, #348]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1f0      	bne.n	80045b0 <HAL_RCC_OscConfig+0x110>
 80045ce:	e000      	b.n	80045d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d069      	beq.n	80046b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045de:	4b50      	ldr	r3, [pc, #320]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f003 030c 	and.w	r3, r3, #12
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00b      	beq.n	8004602 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ea:	4b4d      	ldr	r3, [pc, #308]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 030c 	and.w	r3, r3, #12
 80045f2:	2b08      	cmp	r3, #8
 80045f4:	d11c      	bne.n	8004630 <HAL_RCC_OscConfig+0x190>
 80045f6:	4b4a      	ldr	r3, [pc, #296]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d116      	bne.n	8004630 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004602:	4b47      	ldr	r3, [pc, #284]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d005      	beq.n	800461a <HAL_RCC_OscConfig+0x17a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d001      	beq.n	800461a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e1df      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461a:	4b41      	ldr	r3, [pc, #260]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	493d      	ldr	r1, [pc, #244]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800462a:	4313      	orrs	r3, r2
 800462c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800462e:	e040      	b.n	80046b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d023      	beq.n	8004680 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004638:	4b39      	ldr	r3, [pc, #228]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a38      	ldr	r2, [pc, #224]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800463e:	f043 0301 	orr.w	r3, r3, #1
 8004642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004644:	f7fd fc6e 	bl	8001f24 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464a:	e008      	b.n	800465e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800464c:	f7fd fc6a 	bl	8001f24 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	2b02      	cmp	r3, #2
 8004658:	d901      	bls.n	800465e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e1bd      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465e:	4b30      	ldr	r3, [pc, #192]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d0f0      	beq.n	800464c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800466a:	4b2d      	ldr	r3, [pc, #180]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	4929      	ldr	r1, [pc, #164]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 800467a:	4313      	orrs	r3, r2
 800467c:	600b      	str	r3, [r1, #0]
 800467e:	e018      	b.n	80046b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004680:	4b27      	ldr	r3, [pc, #156]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a26      	ldr	r2, [pc, #152]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004686:	f023 0301 	bic.w	r3, r3, #1
 800468a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468c:	f7fd fc4a 	bl	8001f24 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004694:	f7fd fc46 	bl	8001f24 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e199      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a6:	4b1e      	ldr	r3, [pc, #120]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d038      	beq.n	8004730 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d019      	beq.n	80046fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c6:	4b16      	ldr	r3, [pc, #88]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80046c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ca:	4a15      	ldr	r2, [pc, #84]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d2:	f7fd fc27 	bl	8001f24 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046da:	f7fd fc23 	bl	8001f24 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e176      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ec:	4b0c      	ldr	r3, [pc, #48]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80046ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046f0:	f003 0302 	and.w	r3, r3, #2
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0f0      	beq.n	80046da <HAL_RCC_OscConfig+0x23a>
 80046f8:	e01a      	b.n	8004730 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046fa:	4b09      	ldr	r3, [pc, #36]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 80046fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fe:	4a08      	ldr	r2, [pc, #32]	; (8004720 <HAL_RCC_OscConfig+0x280>)
 8004700:	f023 0301 	bic.w	r3, r3, #1
 8004704:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004706:	f7fd fc0d 	bl	8001f24 <HAL_GetTick>
 800470a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800470c:	e00a      	b.n	8004724 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800470e:	f7fd fc09 	bl	8001f24 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d903      	bls.n	8004724 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e15c      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
 8004720:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004724:	4b91      	ldr	r3, [pc, #580]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004726:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1ee      	bne.n	800470e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 80a4 	beq.w	8004886 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473e:	4b8b      	ldr	r3, [pc, #556]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10d      	bne.n	8004766 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	4b88      	ldr	r3, [pc, #544]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800474c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474e:	4a87      	ldr	r2, [pc, #540]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004754:	6413      	str	r3, [r2, #64]	; 0x40
 8004756:	4b85      	ldr	r3, [pc, #532]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800475e:	60bb      	str	r3, [r7, #8]
 8004760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004762:	2301      	movs	r3, #1
 8004764:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004766:	4b82      	ldr	r3, [pc, #520]	; (8004970 <HAL_RCC_OscConfig+0x4d0>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800476e:	2b00      	cmp	r3, #0
 8004770:	d118      	bne.n	80047a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004772:	4b7f      	ldr	r3, [pc, #508]	; (8004970 <HAL_RCC_OscConfig+0x4d0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a7e      	ldr	r2, [pc, #504]	; (8004970 <HAL_RCC_OscConfig+0x4d0>)
 8004778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800477c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800477e:	f7fd fbd1 	bl	8001f24 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004786:	f7fd fbcd 	bl	8001f24 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b64      	cmp	r3, #100	; 0x64
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e120      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004798:	4b75      	ldr	r3, [pc, #468]	; (8004970 <HAL_RCC_OscConfig+0x4d0>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0f0      	beq.n	8004786 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d106      	bne.n	80047ba <HAL_RCC_OscConfig+0x31a>
 80047ac:	4b6f      	ldr	r3, [pc, #444]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b0:	4a6e      	ldr	r2, [pc, #440]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047b2:	f043 0301 	orr.w	r3, r3, #1
 80047b6:	6713      	str	r3, [r2, #112]	; 0x70
 80047b8:	e02d      	b.n	8004816 <HAL_RCC_OscConfig+0x376>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10c      	bne.n	80047dc <HAL_RCC_OscConfig+0x33c>
 80047c2:	4b6a      	ldr	r3, [pc, #424]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c6:	4a69      	ldr	r2, [pc, #420]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047c8:	f023 0301 	bic.w	r3, r3, #1
 80047cc:	6713      	str	r3, [r2, #112]	; 0x70
 80047ce:	4b67      	ldr	r3, [pc, #412]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d2:	4a66      	ldr	r2, [pc, #408]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047d4:	f023 0304 	bic.w	r3, r3, #4
 80047d8:	6713      	str	r3, [r2, #112]	; 0x70
 80047da:	e01c      	b.n	8004816 <HAL_RCC_OscConfig+0x376>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b05      	cmp	r3, #5
 80047e2:	d10c      	bne.n	80047fe <HAL_RCC_OscConfig+0x35e>
 80047e4:	4b61      	ldr	r3, [pc, #388]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e8:	4a60      	ldr	r2, [pc, #384]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047ea:	f043 0304 	orr.w	r3, r3, #4
 80047ee:	6713      	str	r3, [r2, #112]	; 0x70
 80047f0:	4b5e      	ldr	r3, [pc, #376]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f4:	4a5d      	ldr	r2, [pc, #372]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80047f6:	f043 0301 	orr.w	r3, r3, #1
 80047fa:	6713      	str	r3, [r2, #112]	; 0x70
 80047fc:	e00b      	b.n	8004816 <HAL_RCC_OscConfig+0x376>
 80047fe:	4b5b      	ldr	r3, [pc, #364]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004802:	4a5a      	ldr	r2, [pc, #360]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004804:	f023 0301 	bic.w	r3, r3, #1
 8004808:	6713      	str	r3, [r2, #112]	; 0x70
 800480a:	4b58      	ldr	r3, [pc, #352]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800480c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800480e:	4a57      	ldr	r2, [pc, #348]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004810:	f023 0304 	bic.w	r3, r3, #4
 8004814:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d015      	beq.n	800484a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7fd fb81 	bl	8001f24 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004824:	e00a      	b.n	800483c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004826:	f7fd fb7d 	bl	8001f24 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	f241 3288 	movw	r2, #5000	; 0x1388
 8004834:	4293      	cmp	r3, r2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e0ce      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800483c:	4b4b      	ldr	r3, [pc, #300]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800483e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0ee      	beq.n	8004826 <HAL_RCC_OscConfig+0x386>
 8004848:	e014      	b.n	8004874 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800484a:	f7fd fb6b 	bl	8001f24 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004850:	e00a      	b.n	8004868 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004852:	f7fd fb67 	bl	8001f24 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004860:	4293      	cmp	r3, r2
 8004862:	d901      	bls.n	8004868 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e0b8      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004868:	4b40      	ldr	r3, [pc, #256]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800486a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1ee      	bne.n	8004852 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004874:	7dfb      	ldrb	r3, [r7, #23]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d105      	bne.n	8004886 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800487a:	4b3c      	ldr	r3, [pc, #240]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800487c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487e:	4a3b      	ldr	r2, [pc, #236]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004884:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 80a4 	beq.w	80049d8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004890:	4b36      	ldr	r3, [pc, #216]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f003 030c 	and.w	r3, r3, #12
 8004898:	2b08      	cmp	r3, #8
 800489a:	d06b      	beq.n	8004974 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d149      	bne.n	8004938 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a4:	4b31      	ldr	r3, [pc, #196]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a30      	ldr	r2, [pc, #192]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80048aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b0:	f7fd fb38 	bl	8001f24 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b8:	f7fd fb34 	bl	8001f24 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b02      	cmp	r3, #2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e087      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ca:	4b28      	ldr	r3, [pc, #160]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d1f0      	bne.n	80048b8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69da      	ldr	r2, [r3, #28]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	019b      	lsls	r3, r3, #6
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ec:	085b      	lsrs	r3, r3, #1
 80048ee:	3b01      	subs	r3, #1
 80048f0:	041b      	lsls	r3, r3, #16
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	061b      	lsls	r3, r3, #24
 80048fa:	4313      	orrs	r3, r2
 80048fc:	4a1b      	ldr	r2, [pc, #108]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 80048fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004902:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004904:	4b19      	ldr	r3, [pc, #100]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a18      	ldr	r2, [pc, #96]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800490a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800490e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004910:	f7fd fb08 	bl	8001f24 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004918:	f7fd fb04 	bl	8001f24 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e057      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800492a:	4b10      	ldr	r3, [pc, #64]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0f0      	beq.n	8004918 <HAL_RCC_OscConfig+0x478>
 8004936:	e04f      	b.n	80049d8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004938:	4b0c      	ldr	r3, [pc, #48]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a0b      	ldr	r2, [pc, #44]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 800493e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fd faee 	bl	8001f24 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800494c:	f7fd faea 	bl	8001f24 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e03d      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495e:	4b03      	ldr	r3, [pc, #12]	; (800496c <HAL_RCC_OscConfig+0x4cc>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x4ac>
 800496a:	e035      	b.n	80049d8 <HAL_RCC_OscConfig+0x538>
 800496c:	40023800 	.word	0x40023800
 8004970:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004974:	4b1b      	ldr	r3, [pc, #108]	; (80049e4 <HAL_RCC_OscConfig+0x544>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d028      	beq.n	80049d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800498c:	429a      	cmp	r2, r3
 800498e:	d121      	bne.n	80049d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499a:	429a      	cmp	r2, r3
 800499c:	d11a      	bne.n	80049d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049a4:	4013      	ands	r3, r2
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049aa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d111      	bne.n	80049d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ba:	085b      	lsrs	r3, r3, #1
 80049bc:	3b01      	subs	r3, #1
 80049be:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d107      	bne.n	80049d4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d001      	beq.n	80049d8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e000      	b.n	80049da <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3718      	adds	r7, #24
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	40023800 	.word	0x40023800

080049e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d101      	bne.n	8004a00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0d0      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a00:	4b6a      	ldr	r3, [pc, #424]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 030f 	and.w	r3, r3, #15
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d910      	bls.n	8004a30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a0e:	4b67      	ldr	r3, [pc, #412]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f023 020f 	bic.w	r2, r3, #15
 8004a16:	4965      	ldr	r1, [pc, #404]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1e:	4b63      	ldr	r3, [pc, #396]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 030f 	and.w	r3, r3, #15
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0b8      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d020      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a48:	4b59      	ldr	r3, [pc, #356]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	4a58      	ldr	r2, [pc, #352]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a60:	4b53      	ldr	r3, [pc, #332]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	4a52      	ldr	r2, [pc, #328]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a6c:	4b50      	ldr	r3, [pc, #320]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	494d      	ldr	r1, [pc, #308]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d040      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	4b47      	ldr	r3, [pc, #284]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d115      	bne.n	8004aca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e07f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d107      	bne.n	8004aba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aaa:	4b41      	ldr	r3, [pc, #260]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d109      	bne.n	8004aca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e073      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aba:	4b3d      	ldr	r3, [pc, #244]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e06b      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004aca:	4b39      	ldr	r3, [pc, #228]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f023 0203 	bic.w	r2, r3, #3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	4936      	ldr	r1, [pc, #216]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004adc:	f7fd fa22 	bl	8001f24 <HAL_GetTick>
 8004ae0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae2:	e00a      	b.n	8004afa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae4:	f7fd fa1e 	bl	8001f24 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e053      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afa:	4b2d      	ldr	r3, [pc, #180]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 020c 	and.w	r2, r3, #12
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d1eb      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b0c:	4b27      	ldr	r3, [pc, #156]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d210      	bcs.n	8004b3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b1a:	4b24      	ldr	r3, [pc, #144]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f023 020f 	bic.w	r2, r3, #15
 8004b22:	4922      	ldr	r1, [pc, #136]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2a:	4b20      	ldr	r3, [pc, #128]	; (8004bac <HAL_RCC_ClockConfig+0x1c4>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d001      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e032      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b48:	4b19      	ldr	r3, [pc, #100]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	4916      	ldr	r1, [pc, #88]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d009      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b66:	4b12      	ldr	r3, [pc, #72]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	490e      	ldr	r1, [pc, #56]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b7a:	f000 f821 	bl	8004bc0 <HAL_RCC_GetSysClockFreq>
 8004b7e:	4601      	mov	r1, r0
 8004b80:	4b0b      	ldr	r3, [pc, #44]	; (8004bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	; (8004bb4 <HAL_RCC_ClockConfig+0x1cc>)
 8004b8c:	5cd3      	ldrb	r3, [r2, r3]
 8004b8e:	fa21 f303 	lsr.w	r3, r1, r3
 8004b92:	4a09      	ldr	r2, [pc, #36]	; (8004bb8 <HAL_RCC_ClockConfig+0x1d0>)
 8004b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b96:	4b09      	ldr	r3, [pc, #36]	; (8004bbc <HAL_RCC_ClockConfig+0x1d4>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7fd f97e 	bl	8001e9c <HAL_InitTick>

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40023c00 	.word	0x40023c00
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	08008fd4 	.word	0x08008fd4
 8004bb8:	20000000 	.word	0x20000000
 8004bbc:	20000004 	.word	0x20000004

08004bc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bd6:	4b63      	ldr	r3, [pc, #396]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f003 030c 	and.w	r3, r3, #12
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d007      	beq.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x32>
 8004be2:	2b08      	cmp	r3, #8
 8004be4:	d008      	beq.n	8004bf8 <HAL_RCC_GetSysClockFreq+0x38>
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f040 80b4 	bne.w	8004d54 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bec:	4b5e      	ldr	r3, [pc, #376]	; (8004d68 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004bee:	60bb      	str	r3, [r7, #8]
      break;
 8004bf0:	e0b3      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bf2:	4b5e      	ldr	r3, [pc, #376]	; (8004d6c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004bf4:	60bb      	str	r3, [r7, #8]
      break;
 8004bf6:	e0b0      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bf8:	4b5a      	ldr	r3, [pc, #360]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c00:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c02:	4b58      	ldr	r3, [pc, #352]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d04a      	beq.n	8004ca4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c0e:	4b55      	ldr	r3, [pc, #340]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	099b      	lsrs	r3, r3, #6
 8004c14:	f04f 0400 	mov.w	r4, #0
 8004c18:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c1c:	f04f 0200 	mov.w	r2, #0
 8004c20:	ea03 0501 	and.w	r5, r3, r1
 8004c24:	ea04 0602 	and.w	r6, r4, r2
 8004c28:	4629      	mov	r1, r5
 8004c2a:	4632      	mov	r2, r6
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	f04f 0400 	mov.w	r4, #0
 8004c34:	0154      	lsls	r4, r2, #5
 8004c36:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c3a:	014b      	lsls	r3, r1, #5
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4622      	mov	r2, r4
 8004c40:	1b49      	subs	r1, r1, r5
 8004c42:	eb62 0206 	sbc.w	r2, r2, r6
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	f04f 0400 	mov.w	r4, #0
 8004c4e:	0194      	lsls	r4, r2, #6
 8004c50:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c54:	018b      	lsls	r3, r1, #6
 8004c56:	1a5b      	subs	r3, r3, r1
 8004c58:	eb64 0402 	sbc.w	r4, r4, r2
 8004c5c:	f04f 0100 	mov.w	r1, #0
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	00e2      	lsls	r2, r4, #3
 8004c66:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004c6a:	00d9      	lsls	r1, r3, #3
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4614      	mov	r4, r2
 8004c70:	195b      	adds	r3, r3, r5
 8004c72:	eb44 0406 	adc.w	r4, r4, r6
 8004c76:	f04f 0100 	mov.w	r1, #0
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	0262      	lsls	r2, r4, #9
 8004c80:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004c84:	0259      	lsls	r1, r3, #9
 8004c86:	460b      	mov	r3, r1
 8004c88:	4614      	mov	r4, r2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f04f 0400 	mov.w	r4, #0
 8004c94:	461a      	mov	r2, r3
 8004c96:	4623      	mov	r3, r4
 8004c98:	f7fb fff6 	bl	8000c88 <__aeabi_uldivmod>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	460c      	mov	r4, r1
 8004ca0:	60fb      	str	r3, [r7, #12]
 8004ca2:	e049      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ca4:	4b2f      	ldr	r3, [pc, #188]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	099b      	lsrs	r3, r3, #6
 8004caa:	f04f 0400 	mov.w	r4, #0
 8004cae:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	ea03 0501 	and.w	r5, r3, r1
 8004cba:	ea04 0602 	and.w	r6, r4, r2
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	4632      	mov	r2, r6
 8004cc2:	f04f 0300 	mov.w	r3, #0
 8004cc6:	f04f 0400 	mov.w	r4, #0
 8004cca:	0154      	lsls	r4, r2, #5
 8004ccc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004cd0:	014b      	lsls	r3, r1, #5
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4622      	mov	r2, r4
 8004cd6:	1b49      	subs	r1, r1, r5
 8004cd8:	eb62 0206 	sbc.w	r2, r2, r6
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	f04f 0400 	mov.w	r4, #0
 8004ce4:	0194      	lsls	r4, r2, #6
 8004ce6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004cea:	018b      	lsls	r3, r1, #6
 8004cec:	1a5b      	subs	r3, r3, r1
 8004cee:	eb64 0402 	sbc.w	r4, r4, r2
 8004cf2:	f04f 0100 	mov.w	r1, #0
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	00e2      	lsls	r2, r4, #3
 8004cfc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d00:	00d9      	lsls	r1, r3, #3
 8004d02:	460b      	mov	r3, r1
 8004d04:	4614      	mov	r4, r2
 8004d06:	195b      	adds	r3, r3, r5
 8004d08:	eb44 0406 	adc.w	r4, r4, r6
 8004d0c:	f04f 0100 	mov.w	r1, #0
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	02a2      	lsls	r2, r4, #10
 8004d16:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004d1a:	0299      	lsls	r1, r3, #10
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4614      	mov	r4, r2
 8004d20:	4618      	mov	r0, r3
 8004d22:	4621      	mov	r1, r4
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f04f 0400 	mov.w	r4, #0
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	4623      	mov	r3, r4
 8004d2e:	f7fb ffab 	bl	8000c88 <__aeabi_uldivmod>
 8004d32:	4603      	mov	r3, r0
 8004d34:	460c      	mov	r4, r1
 8004d36:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d38:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	0c1b      	lsrs	r3, r3, #16
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	3301      	adds	r3, #1
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d50:	60bb      	str	r3, [r7, #8]
      break;
 8004d52:	e002      	b.n	8004d5a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d54:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d56:	60bb      	str	r3, [r7, #8]
      break;
 8004d58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d5a:	68bb      	ldr	r3, [r7, #8]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d64:	40023800 	.word	0x40023800
 8004d68:	00f42400 	.word	0x00f42400
 8004d6c:	007a1200 	.word	0x007a1200

08004d70 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d74:	4b03      	ldr	r3, [pc, #12]	; (8004d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d76:	681b      	ldr	r3, [r3, #0]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	20000000 	.word	0x20000000

08004d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d8c:	f7ff fff0 	bl	8004d70 <HAL_RCC_GetHCLKFreq>
 8004d90:	4601      	mov	r1, r0
 8004d92:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	0a9b      	lsrs	r3, r3, #10
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	4a03      	ldr	r2, [pc, #12]	; (8004dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d9e:	5cd3      	ldrb	r3, [r2, r3]
 8004da0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40023800 	.word	0x40023800
 8004dac:	08008fe4 	.word	0x08008fe4

08004db0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004db4:	f7ff ffdc 	bl	8004d70 <HAL_RCC_GetHCLKFreq>
 8004db8:	4601      	mov	r1, r0
 8004dba:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	0b5b      	lsrs	r3, r3, #13
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	4a03      	ldr	r2, [pc, #12]	; (8004dd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dc6:	5cd3      	ldrb	r3, [r2, r3]
 8004dc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	08008fe4 	.word	0x08008fe4

08004dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004de8:	2300      	movs	r3, #0
 8004dea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004df0:	2300      	movs	r3, #0
 8004df2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d012      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e00:	4b69      	ldr	r3, [pc, #420]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	4a68      	ldr	r2, [pc, #416]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e06:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e0a:	6093      	str	r3, [r2, #8]
 8004e0c:	4b66      	ldr	r3, [pc, #408]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e14:	4964      	ldr	r1, [pc, #400]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e22:	2301      	movs	r3, #1
 8004e24:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d017      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e32:	4b5d      	ldr	r3, [pc, #372]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e38:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e40:	4959      	ldr	r1, [pc, #356]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e50:	d101      	bne.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e52:	2301      	movs	r3, #1
 8004e54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d017      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e6e:	4b4e      	ldr	r3, [pc, #312]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e74:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	494a      	ldr	r1, [pc, #296]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 808b 	beq.w	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ebc:	4b3a      	ldr	r3, [pc, #232]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec0:	4a39      	ldr	r2, [pc, #228]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ec6:	6413      	str	r3, [r2, #64]	; 0x40
 8004ec8:	4b37      	ldr	r3, [pc, #220]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ed0:	60bb      	str	r3, [r7, #8]
 8004ed2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ed4:	4b35      	ldr	r3, [pc, #212]	; (8004fac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a34      	ldr	r2, [pc, #208]	; (8004fac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ede:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ee0:	f7fd f820 	bl	8001f24 <HAL_GetTick>
 8004ee4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ee8:	f7fd f81c 	bl	8001f24 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b64      	cmp	r3, #100	; 0x64
 8004ef4:	d901      	bls.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e357      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004efa:	4b2c      	ldr	r3, [pc, #176]	; (8004fac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d0f0      	beq.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f06:	4b28      	ldr	r3, [pc, #160]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f0e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d035      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f1e:	693a      	ldr	r2, [r7, #16]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d02e      	beq.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f24:	4b20      	ldr	r3, [pc, #128]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f2c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f2e:	4b1e      	ldr	r3, [pc, #120]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f32:	4a1d      	ldr	r2, [pc, #116]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f38:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3e:	4a1a      	ldr	r2, [pc, #104]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f44:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f46:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f4c:	4b16      	ldr	r3, [pc, #88]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d114      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fc ffe4 	bl	8001f24 <HAL_GetTick>
 8004f5c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f5e:	e00a      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f60:	f7fc ffe0 	bl	8001f24 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e319      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f76:	4b0c      	ldr	r3, [pc, #48]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0ee      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f8e:	d111      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f90:	4b05      	ldr	r3, [pc, #20]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f9c:	4b04      	ldr	r3, [pc, #16]	; (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f9e:	400b      	ands	r3, r1
 8004fa0:	4901      	ldr	r1, [pc, #4]	; (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
 8004fa6:	e00b      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	40007000 	.word	0x40007000
 8004fb0:	0ffffcff 	.word	0x0ffffcff
 8004fb4:	4bb1      	ldr	r3, [pc, #708]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	4ab0      	ldr	r2, [pc, #704]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004fbe:	6093      	str	r3, [r2, #8]
 8004fc0:	4bae      	ldr	r3, [pc, #696]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fcc:	49ab      	ldr	r1, [pc, #684]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0310 	and.w	r3, r3, #16
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d010      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fde:	4ba7      	ldr	r3, [pc, #668]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fe4:	4aa5      	ldr	r2, [pc, #660]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004fe6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fee:	4ba3      	ldr	r3, [pc, #652]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004ff0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	49a0      	ldr	r1, [pc, #640]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800500c:	4b9b      	ldr	r3, [pc, #620]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005012:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800501a:	4998      	ldr	r1, [pc, #608]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800502e:	4b93      	ldr	r3, [pc, #588]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005034:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800503c:	498f      	ldr	r1, [pc, #572]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800503e:	4313      	orrs	r3, r2
 8005040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00a      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005050:	4b8a      	ldr	r3, [pc, #552]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005056:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800505e:	4987      	ldr	r1, [pc, #540]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005060:	4313      	orrs	r3, r2
 8005062:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005072:	4b82      	ldr	r3, [pc, #520]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005078:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005080:	497e      	ldr	r1, [pc, #504]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00a      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005094:	4b79      	ldr	r3, [pc, #484]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509a:	f023 0203 	bic.w	r2, r3, #3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a2:	4976      	ldr	r1, [pc, #472]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050b6:	4b71      	ldr	r3, [pc, #452]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050bc:	f023 020c 	bic.w	r2, r3, #12
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050c4:	496d      	ldr	r1, [pc, #436]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00a      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050d8:	4b68      	ldr	r3, [pc, #416]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050e6:	4965      	ldr	r1, [pc, #404]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00a      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050fa:	4b60      	ldr	r3, [pc, #384]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005100:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005108:	495c      	ldr	r1, [pc, #368]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800510a:	4313      	orrs	r3, r2
 800510c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800511c:	4b57      	ldr	r3, [pc, #348]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800511e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005122:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800512a:	4954      	ldr	r1, [pc, #336]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800512c:	4313      	orrs	r3, r2
 800512e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800513e:	4b4f      	ldr	r3, [pc, #316]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005144:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800514c:	494b      	ldr	r1, [pc, #300]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005160:	4b46      	ldr	r3, [pc, #280]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005166:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800516e:	4943      	ldr	r1, [pc, #268]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005182:	4b3e      	ldr	r3, [pc, #248]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005188:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005190:	493a      	ldr	r1, [pc, #232]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051a4:	4b35      	ldr	r3, [pc, #212]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051aa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051b2:	4932      	ldr	r1, [pc, #200]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d011      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80051c6:	4b2d      	ldr	r3, [pc, #180]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051cc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051d4:	4929      	ldr	r1, [pc, #164]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051e4:	d101      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051e6:	2301      	movs	r3, #1
 80051e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80051f6:	2301      	movs	r3, #1
 80051f8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00a      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005206:	4b1d      	ldr	r3, [pc, #116]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800520c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005214:	4919      	ldr	r1, [pc, #100]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00b      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005228:	4b14      	ldr	r3, [pc, #80]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800522a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005238:	4910      	ldr	r1, [pc, #64]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	2b01      	cmp	r3, #1
 8005244:	d006      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	f000 80d9 	beq.w	8005406 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005254:	4b09      	ldr	r3, [pc, #36]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a08      	ldr	r2, [pc, #32]	; (800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800525a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800525e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005260:	f7fc fe60 	bl	8001f24 <HAL_GetTick>
 8005264:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005266:	e00b      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005268:	f7fc fe5c 	bl	8001f24 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	; 0x64
 8005274:	d904      	bls.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e197      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800527a:	bf00      	nop
 800527c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005280:	4b6c      	ldr	r3, [pc, #432]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1ed      	bne.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d021      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529c:	2b00      	cmp	r3, #0
 800529e:	d11d      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052a0:	4b64      	ldr	r3, [pc, #400]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a6:	0c1b      	lsrs	r3, r3, #16
 80052a8:	f003 0303 	and.w	r3, r3, #3
 80052ac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052ae:	4b61      	ldr	r3, [pc, #388]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b4:	0e1b      	lsrs	r3, r3, #24
 80052b6:	f003 030f 	and.w	r3, r3, #15
 80052ba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	019a      	lsls	r2, r3, #6
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	041b      	lsls	r3, r3, #16
 80052c6:	431a      	orrs	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	061b      	lsls	r3, r3, #24
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	071b      	lsls	r3, r3, #28
 80052d4:	4957      	ldr	r1, [pc, #348]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d004      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052f0:	d00a      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d02e      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005302:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005306:	d129      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005308:	4b4a      	ldr	r3, [pc, #296]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800530a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800530e:	0c1b      	lsrs	r3, r3, #16
 8005310:	f003 0303 	and.w	r3, r3, #3
 8005314:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005316:	4b47      	ldr	r3, [pc, #284]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005318:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800531c:	0f1b      	lsrs	r3, r3, #28
 800531e:	f003 0307 	and.w	r3, r3, #7
 8005322:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	019a      	lsls	r2, r3, #6
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	041b      	lsls	r3, r3, #16
 800532e:	431a      	orrs	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	061b      	lsls	r3, r3, #24
 8005336:	431a      	orrs	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	071b      	lsls	r3, r3, #28
 800533c:	493d      	ldr	r1, [pc, #244]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800533e:	4313      	orrs	r3, r2
 8005340:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005344:	4b3b      	ldr	r3, [pc, #236]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005346:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800534a:	f023 021f 	bic.w	r2, r3, #31
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005352:	3b01      	subs	r3, #1
 8005354:	4937      	ldr	r1, [pc, #220]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005356:	4313      	orrs	r3, r2
 8005358:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01d      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005368:	4b32      	ldr	r3, [pc, #200]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800536a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800536e:	0e1b      	lsrs	r3, r3, #24
 8005370:	f003 030f 	and.w	r3, r3, #15
 8005374:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005376:	4b2f      	ldr	r3, [pc, #188]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800537c:	0f1b      	lsrs	r3, r3, #28
 800537e:	f003 0307 	and.w	r3, r3, #7
 8005382:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	019a      	lsls	r2, r3, #6
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	041b      	lsls	r3, r3, #16
 8005390:	431a      	orrs	r2, r3
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	061b      	lsls	r3, r3, #24
 8005396:	431a      	orrs	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	071b      	lsls	r3, r3, #28
 800539c:	4925      	ldr	r1, [pc, #148]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d011      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	019a      	lsls	r2, r3, #6
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	041b      	lsls	r3, r3, #16
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	061b      	lsls	r3, r3, #24
 80053c4:	431a      	orrs	r2, r3
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	071b      	lsls	r3, r3, #28
 80053cc:	4919      	ldr	r1, [pc, #100]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053d4:	4b17      	ldr	r3, [pc, #92]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a16      	ldr	r2, [pc, #88]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053e0:	f7fc fda0 	bl	8001f24 <HAL_GetTick>
 80053e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053e6:	e008      	b.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053e8:	f7fc fd9c 	bl	8001f24 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b64      	cmp	r3, #100	; 0x64
 80053f4:	d901      	bls.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e0d7      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80053fa:	4b0e      	ldr	r3, [pc, #56]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d0f0      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b01      	cmp	r3, #1
 800540a:	f040 80cd 	bne.w	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800540e:	4b09      	ldr	r3, [pc, #36]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a08      	ldr	r2, [pc, #32]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005418:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800541a:	f7fc fd83 	bl	8001f24 <HAL_GetTick>
 800541e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005420:	e00a      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005422:	f7fc fd7f 	bl	8001f24 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	2b64      	cmp	r3, #100	; 0x64
 800542e:	d903      	bls.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e0ba      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005434:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005438:	4b5e      	ldr	r3, [pc, #376]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005440:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005444:	d0ed      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005456:	2b00      	cmp	r3, #0
 8005458:	d009      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005462:	2b00      	cmp	r3, #0
 8005464:	d02e      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	2b00      	cmp	r3, #0
 800546c:	d12a      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800546e:	4b51      	ldr	r3, [pc, #324]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005474:	0c1b      	lsrs	r3, r3, #16
 8005476:	f003 0303 	and.w	r3, r3, #3
 800547a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800547c:	4b4d      	ldr	r3, [pc, #308]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005482:	0f1b      	lsrs	r3, r3, #28
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	019a      	lsls	r2, r3, #6
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	041b      	lsls	r3, r3, #16
 8005494:	431a      	orrs	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	061b      	lsls	r3, r3, #24
 800549c:	431a      	orrs	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	071b      	lsls	r3, r3, #28
 80054a2:	4944      	ldr	r1, [pc, #272]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054aa:	4b42      	ldr	r3, [pc, #264]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b8:	3b01      	subs	r3, #1
 80054ba:	021b      	lsls	r3, r3, #8
 80054bc:	493d      	ldr	r1, [pc, #244]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d022      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054d8:	d11d      	bne.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054da:	4b36      	ldr	r3, [pc, #216]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e0:	0e1b      	lsrs	r3, r3, #24
 80054e2:	f003 030f 	and.w	r3, r3, #15
 80054e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054e8:	4b32      	ldr	r3, [pc, #200]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ee:	0f1b      	lsrs	r3, r3, #28
 80054f0:	f003 0307 	and.w	r3, r3, #7
 80054f4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	019a      	lsls	r2, r3, #6
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	041b      	lsls	r3, r3, #16
 8005502:	431a      	orrs	r2, r3
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	061b      	lsls	r3, r3, #24
 8005508:	431a      	orrs	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	071b      	lsls	r3, r3, #28
 800550e:	4929      	ldr	r1, [pc, #164]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d028      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005522:	4b24      	ldr	r3, [pc, #144]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005528:	0e1b      	lsrs	r3, r3, #24
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005530:	4b20      	ldr	r3, [pc, #128]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005536:	0c1b      	lsrs	r3, r3, #16
 8005538:	f003 0303 	and.w	r3, r3, #3
 800553c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	019a      	lsls	r2, r3, #6
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	041b      	lsls	r3, r3, #16
 8005548:	431a      	orrs	r2, r3
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	061b      	lsls	r3, r3, #24
 800554e:	431a      	orrs	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	071b      	lsls	r3, r3, #28
 8005556:	4917      	ldr	r1, [pc, #92]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800555e:	4b15      	ldr	r3, [pc, #84]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005560:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005564:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556c:	4911      	ldr	r1, [pc, #68]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800556e:	4313      	orrs	r3, r2
 8005570:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005574:	4b0f      	ldr	r3, [pc, #60]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a0e      	ldr	r2, [pc, #56]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800557a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005580:	f7fc fcd0 	bl	8001f24 <HAL_GetTick>
 8005584:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005586:	e008      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005588:	f7fc fccc 	bl	8001f24 <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b64      	cmp	r3, #100	; 0x64
 8005594:	d901      	bls.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e007      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800559a:	4b06      	ldr	r3, [pc, #24]	; (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055a6:	d1ef      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3720      	adds	r7, #32
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40023800 	.word	0x40023800

080055b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e049      	b.n	800565e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d106      	bne.n	80055e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7fc fae2 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3304      	adds	r3, #4
 80055f4:	4619      	mov	r1, r3
 80055f6:	4610      	mov	r0, r2
 80055f8:	f000 fab4 	bl	8005b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b01      	cmp	r3, #1
 800567a:	d001      	beq.n	8005680 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e054      	b.n	800572a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0201 	orr.w	r2, r2, #1
 8005696:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a26      	ldr	r2, [pc, #152]	; (8005738 <HAL_TIM_Base_Start_IT+0xd0>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d022      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056aa:	d01d      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a22      	ldr	r2, [pc, #136]	; (800573c <HAL_TIM_Base_Start_IT+0xd4>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d018      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a21      	ldr	r2, [pc, #132]	; (8005740 <HAL_TIM_Base_Start_IT+0xd8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d013      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a1f      	ldr	r2, [pc, #124]	; (8005744 <HAL_TIM_Base_Start_IT+0xdc>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00e      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a1e      	ldr	r2, [pc, #120]	; (8005748 <HAL_TIM_Base_Start_IT+0xe0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d009      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a1c      	ldr	r2, [pc, #112]	; (800574c <HAL_TIM_Base_Start_IT+0xe4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d004      	beq.n	80056e8 <HAL_TIM_Base_Start_IT+0x80>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a1b      	ldr	r2, [pc, #108]	; (8005750 <HAL_TIM_Base_Start_IT+0xe8>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d115      	bne.n	8005714 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689a      	ldr	r2, [r3, #8]
 80056ee:	4b19      	ldr	r3, [pc, #100]	; (8005754 <HAL_TIM_Base_Start_IT+0xec>)
 80056f0:	4013      	ands	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2b06      	cmp	r3, #6
 80056f8:	d015      	beq.n	8005726 <HAL_TIM_Base_Start_IT+0xbe>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005700:	d011      	beq.n	8005726 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0201 	orr.w	r2, r2, #1
 8005710:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005712:	e008      	b.n	8005726 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	601a      	str	r2, [r3, #0]
 8005724:	e000      	b.n	8005728 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005726:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	40010000 	.word	0x40010000
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800
 8005744:	40000c00 	.word	0x40000c00
 8005748:	40010400 	.word	0x40010400
 800574c:	40014000 	.word	0x40014000
 8005750:	40001800 	.word	0x40001800
 8005754:	00010007 	.word	0x00010007

08005758 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b02      	cmp	r3, #2
 800576c:	d122      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b02      	cmp	r3, #2
 800577a:	d11b      	bne.n	80057b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f06f 0202 	mvn.w	r2, #2
 8005784:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f9c4 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
 80057a0:	e005      	b.n	80057ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f9b6 	bl	8005b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f9c7 	bl	8005b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	f003 0304 	and.w	r3, r3, #4
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d122      	bne.n	8005808 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	f003 0304 	and.w	r3, r3, #4
 80057cc:	2b04      	cmp	r3, #4
 80057ce:	d11b      	bne.n	8005808 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f06f 0204 	mvn.w	r2, #4
 80057d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2202      	movs	r2, #2
 80057de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f99a 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
 80057f4:	e005      	b.n	8005802 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f98c 	bl	8005b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f99d 	bl	8005b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	f003 0308 	and.w	r3, r3, #8
 8005812:	2b08      	cmp	r3, #8
 8005814:	d122      	bne.n	800585c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f003 0308 	and.w	r3, r3, #8
 8005820:	2b08      	cmp	r3, #8
 8005822:	d11b      	bne.n	800585c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f06f 0208 	mvn.w	r2, #8
 800582c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2204      	movs	r2, #4
 8005832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	f003 0303 	and.w	r3, r3, #3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f970 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
 8005848:	e005      	b.n	8005856 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f962 	bl	8005b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f973 	bl	8005b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f003 0310 	and.w	r3, r3, #16
 8005866:	2b10      	cmp	r3, #16
 8005868:	d122      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f003 0310 	and.w	r3, r3, #16
 8005874:	2b10      	cmp	r3, #16
 8005876:	d11b      	bne.n	80058b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0210 	mvn.w	r2, #16
 8005880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2208      	movs	r2, #8
 8005886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f946 	bl	8005b28 <HAL_TIM_IC_CaptureCallback>
 800589c:	e005      	b.n	80058aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f938 	bl	8005b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f949 	bl	8005b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d10e      	bne.n	80058dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d107      	bne.n	80058dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f06f 0201 	mvn.w	r2, #1
 80058d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7fb ff88 	bl	80017ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e6:	2b80      	cmp	r3, #128	; 0x80
 80058e8:	d10e      	bne.n	8005908 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f4:	2b80      	cmp	r3, #128	; 0x80
 80058f6:	d107      	bne.n	8005908 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fb00 	bl	8005f08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005916:	d10e      	bne.n	8005936 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005922:	2b80      	cmp	r3, #128	; 0x80
 8005924:	d107      	bne.n	8005936 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800592e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 faf3 	bl	8005f1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005940:	2b40      	cmp	r3, #64	; 0x40
 8005942:	d10e      	bne.n	8005962 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800594e:	2b40      	cmp	r3, #64	; 0x40
 8005950:	d107      	bne.n	8005962 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800595a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f8f7 	bl	8005b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b20      	cmp	r3, #32
 800596e:	d10e      	bne.n	800598e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f003 0320 	and.w	r3, r3, #32
 800597a:	2b20      	cmp	r3, #32
 800597c:	d107      	bne.n	800598e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f06f 0220 	mvn.w	r2, #32
 8005986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 fab3 	bl	8005ef4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800598e:	bf00      	nop
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
	...

08005998 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_TIM_ConfigClockSource+0x1c>
 80059b0:	2302      	movs	r3, #2
 80059b2:	e0a9      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x170>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	4b50      	ldr	r3, [pc, #320]	; (8005b10 <HAL_TIM_ConfigClockSource+0x178>)
 80059d0:	4013      	ands	r3, r2
 80059d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2b40      	cmp	r3, #64	; 0x40
 80059ea:	d067      	beq.n	8005abc <HAL_TIM_ConfigClockSource+0x124>
 80059ec:	2b40      	cmp	r3, #64	; 0x40
 80059ee:	d80b      	bhi.n	8005a08 <HAL_TIM_ConfigClockSource+0x70>
 80059f0:	2b10      	cmp	r3, #16
 80059f2:	d073      	beq.n	8005adc <HAL_TIM_ConfigClockSource+0x144>
 80059f4:	2b10      	cmp	r3, #16
 80059f6:	d802      	bhi.n	80059fe <HAL_TIM_ConfigClockSource+0x66>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d06f      	beq.n	8005adc <HAL_TIM_ConfigClockSource+0x144>
 80059fc:	e077      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x156>
 80059fe:	2b20      	cmp	r3, #32
 8005a00:	d06c      	beq.n	8005adc <HAL_TIM_ConfigClockSource+0x144>
 8005a02:	2b30      	cmp	r3, #48	; 0x30
 8005a04:	d06a      	beq.n	8005adc <HAL_TIM_ConfigClockSource+0x144>
 8005a06:	e072      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x156>
 8005a08:	2b70      	cmp	r3, #112	; 0x70
 8005a0a:	d00d      	beq.n	8005a28 <HAL_TIM_ConfigClockSource+0x90>
 8005a0c:	2b70      	cmp	r3, #112	; 0x70
 8005a0e:	d804      	bhi.n	8005a1a <HAL_TIM_ConfigClockSource+0x82>
 8005a10:	2b50      	cmp	r3, #80	; 0x50
 8005a12:	d033      	beq.n	8005a7c <HAL_TIM_ConfigClockSource+0xe4>
 8005a14:	2b60      	cmp	r3, #96	; 0x60
 8005a16:	d041      	beq.n	8005a9c <HAL_TIM_ConfigClockSource+0x104>
 8005a18:	e069      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x156>
 8005a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a1e:	d069      	beq.n	8005af4 <HAL_TIM_ConfigClockSource+0x15c>
 8005a20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a24:	d017      	beq.n	8005a56 <HAL_TIM_ConfigClockSource+0xbe>
 8005a26:	e062      	b.n	8005aee <HAL_TIM_ConfigClockSource+0x156>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6818      	ldr	r0, [r3, #0]
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	6899      	ldr	r1, [r3, #8]
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685a      	ldr	r2, [r3, #4]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	f000 f9ae 	bl	8005d98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a4a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	609a      	str	r2, [r3, #8]
      break;
 8005a54:	e04f      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	6899      	ldr	r1, [r3, #8]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f000 f997 	bl	8005d98 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a78:	609a      	str	r2, [r3, #8]
      break;
 8005a7a:	e03c      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6818      	ldr	r0, [r3, #0]
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	6859      	ldr	r1, [r3, #4]
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	f000 f90b 	bl	8005ca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2150      	movs	r1, #80	; 0x50
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 f964 	bl	8005d62 <TIM_ITRx_SetConfig>
      break;
 8005a9a:	e02c      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6818      	ldr	r0, [r3, #0]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	6859      	ldr	r1, [r3, #4]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	f000 f92a 	bl	8005d02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2160      	movs	r1, #96	; 0x60
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 f954 	bl	8005d62 <TIM_ITRx_SetConfig>
      break;
 8005aba:	e01c      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6818      	ldr	r0, [r3, #0]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	6859      	ldr	r1, [r3, #4]
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	f000 f8eb 	bl	8005ca4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2140      	movs	r1, #64	; 0x40
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f000 f944 	bl	8005d62 <TIM_ITRx_SetConfig>
      break;
 8005ada:	e00c      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	4610      	mov	r0, r2
 8005ae8:	f000 f93b 	bl	8005d62 <TIM_ITRx_SetConfig>
      break;
 8005aec:	e003      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>
    }

    default:
      status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
      break;
 8005af2:	e000      	b.n	8005af6 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005af4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	fffeff88 	.word	0xfffeff88

08005b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b1c:	bf00      	nop
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a40      	ldr	r2, [pc, #256]	; (8005c78 <TIM_Base_SetConfig+0x114>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d013      	beq.n	8005ba4 <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b82:	d00f      	beq.n	8005ba4 <TIM_Base_SetConfig+0x40>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a3d      	ldr	r2, [pc, #244]	; (8005c7c <TIM_Base_SetConfig+0x118>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d00b      	beq.n	8005ba4 <TIM_Base_SetConfig+0x40>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a3c      	ldr	r2, [pc, #240]	; (8005c80 <TIM_Base_SetConfig+0x11c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d007      	beq.n	8005ba4 <TIM_Base_SetConfig+0x40>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a3b      	ldr	r2, [pc, #236]	; (8005c84 <TIM_Base_SetConfig+0x120>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d003      	beq.n	8005ba4 <TIM_Base_SetConfig+0x40>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a3a      	ldr	r2, [pc, #232]	; (8005c88 <TIM_Base_SetConfig+0x124>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d108      	bne.n	8005bb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2f      	ldr	r2, [pc, #188]	; (8005c78 <TIM_Base_SetConfig+0x114>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d02b      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc4:	d027      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a2c      	ldr	r2, [pc, #176]	; (8005c7c <TIM_Base_SetConfig+0x118>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d023      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a2b      	ldr	r2, [pc, #172]	; (8005c80 <TIM_Base_SetConfig+0x11c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d01f      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a2a      	ldr	r2, [pc, #168]	; (8005c84 <TIM_Base_SetConfig+0x120>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d01b      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a29      	ldr	r2, [pc, #164]	; (8005c88 <TIM_Base_SetConfig+0x124>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d017      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a28      	ldr	r2, [pc, #160]	; (8005c8c <TIM_Base_SetConfig+0x128>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d013      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a27      	ldr	r2, [pc, #156]	; (8005c90 <TIM_Base_SetConfig+0x12c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00f      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a26      	ldr	r2, [pc, #152]	; (8005c94 <TIM_Base_SetConfig+0x130>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d00b      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a25      	ldr	r2, [pc, #148]	; (8005c98 <TIM_Base_SetConfig+0x134>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d007      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a24      	ldr	r2, [pc, #144]	; (8005c9c <TIM_Base_SetConfig+0x138>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d003      	beq.n	8005c16 <TIM_Base_SetConfig+0xb2>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a23      	ldr	r2, [pc, #140]	; (8005ca0 <TIM_Base_SetConfig+0x13c>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	689a      	ldr	r2, [r3, #8]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a0a      	ldr	r2, [pc, #40]	; (8005c78 <TIM_Base_SetConfig+0x114>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d003      	beq.n	8005c5c <TIM_Base_SetConfig+0xf8>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a0c      	ldr	r2, [pc, #48]	; (8005c88 <TIM_Base_SetConfig+0x124>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d103      	bne.n	8005c64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	615a      	str	r2, [r3, #20]
}
 8005c6a:	bf00      	nop
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	40010000 	.word	0x40010000
 8005c7c:	40000400 	.word	0x40000400
 8005c80:	40000800 	.word	0x40000800
 8005c84:	40000c00 	.word	0x40000c00
 8005c88:	40010400 	.word	0x40010400
 8005c8c:	40014000 	.word	0x40014000
 8005c90:	40014400 	.word	0x40014400
 8005c94:	40014800 	.word	0x40014800
 8005c98:	40001800 	.word	0x40001800
 8005c9c:	40001c00 	.word	0x40001c00
 8005ca0:	40002000 	.word	0x40002000

08005ca4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b087      	sub	sp, #28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6a1b      	ldr	r3, [r3, #32]
 8005cba:	f023 0201 	bic.w	r2, r3, #1
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f023 030a 	bic.w	r3, r3, #10
 8005ce0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b087      	sub	sp, #28
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	60f8      	str	r0, [r7, #12]
 8005d0a:	60b9      	str	r1, [r7, #8]
 8005d0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	f023 0210 	bic.w	r2, r3, #16
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	031b      	lsls	r3, r3, #12
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	621a      	str	r2, [r3, #32]
}
 8005d56:	bf00      	nop
 8005d58:	371c      	adds	r7, #28
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
 8005d6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d7a:	683a      	ldr	r2, [r7, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	f043 0307 	orr.w	r3, r3, #7
 8005d84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	609a      	str	r2, [r3, #8]
}
 8005d8c:	bf00      	nop
 8005d8e:	3714      	adds	r7, #20
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
 8005da4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005db2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	021a      	lsls	r2, r3, #8
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	609a      	str	r2, [r3, #8]
}
 8005dcc:	bf00      	nop
 8005dce:	371c      	adds	r7, #28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d101      	bne.n	8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dec:	2302      	movs	r3, #2
 8005dee:	e06d      	b.n	8005ecc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a30      	ldr	r2, [pc, #192]	; (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d004      	beq.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a2f      	ldr	r2, [pc, #188]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d108      	bne.n	8005e36 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005e2a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e3c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a20      	ldr	r2, [pc, #128]	; (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d022      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e62:	d01d      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a1d      	ldr	r2, [pc, #116]	; (8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d018      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a1c      	ldr	r2, [pc, #112]	; (8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d013      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a1a      	ldr	r2, [pc, #104]	; (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00e      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a15      	ldr	r2, [pc, #84]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d009      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a16      	ldr	r2, [pc, #88]	; (8005eec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d004      	beq.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a15      	ldr	r2, [pc, #84]	; (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d10c      	bne.n	8005eba <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ea6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68ba      	ldr	r2, [r7, #8]
 8005eb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	40010000 	.word	0x40010000
 8005edc:	40010400 	.word	0x40010400
 8005ee0:	40000400 	.word	0x40000400
 8005ee4:	40000800 	.word	0x40000800
 8005ee8:	40000c00 	.word	0x40000c00
 8005eec:	40014000 	.word	0x40014000
 8005ef0:	40001800 	.word	0x40001800

08005ef4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f24:	bf00      	nop
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e040      	b.n	8005fc4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d106      	bne.n	8005f58 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fb fe4c 	bl	8001bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2224      	movs	r2, #36	; 0x24
 8005f5c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f022 0201 	bic.w	r2, r2, #1
 8005f6c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f8c0 	bl	80060f4 <UART_SetConfig>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d101      	bne.n	8005f7e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e022      	b.n	8005fc4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 fb14 	bl	80065b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685a      	ldr	r2, [r3, #4]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f9a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005faa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0201 	orr.w	r2, r2, #1
 8005fba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fb9b 	bl	80066f8 <UART_CheckIdleState>
 8005fc2:	4603      	mov	r3, r0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3708      	adds	r7, #8
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08a      	sub	sp, #40	; 0x28
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fe0:	2b20      	cmp	r3, #32
 8005fe2:	f040 8081 	bne.w	80060e8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d002      	beq.n	8005ff2 <HAL_UART_Transmit+0x26>
 8005fec:	88fb      	ldrh	r3, [r7, #6]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e079      	b.n	80060ea <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d101      	bne.n	8006004 <HAL_UART_Transmit+0x38>
 8006000:	2302      	movs	r3, #2
 8006002:	e072      	b.n	80060ea <HAL_UART_Transmit+0x11e>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2200      	movs	r2, #0
 8006010:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2221      	movs	r2, #33	; 0x21
 8006018:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800601a:	f7fb ff83 	bl	8001f24 <HAL_GetTick>
 800601e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	88fa      	ldrh	r2, [r7, #6]
 8006024:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	88fa      	ldrh	r2, [r7, #6]
 800602c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006038:	d108      	bne.n	800604c <HAL_UART_Transmit+0x80>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d104      	bne.n	800604c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006042:	2300      	movs	r3, #0
 8006044:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	61bb      	str	r3, [r7, #24]
 800604a:	e003      	b.n	8006054 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006050:	2300      	movs	r3, #0
 8006052:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800605c:	e02c      	b.n	80060b8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	2200      	movs	r2, #0
 8006066:	2180      	movs	r1, #128	; 0x80
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f000 fb78 	bl	800675e <UART_WaitOnFlagUntilTimeout>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d001      	beq.n	8006078 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e038      	b.n	80060ea <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10b      	bne.n	8006096 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	881b      	ldrh	r3, [r3, #0]
 8006082:	461a      	mov	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800608c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	3302      	adds	r3, #2
 8006092:	61bb      	str	r3, [r7, #24]
 8006094:	e007      	b.n	80060a6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006096:	69fb      	ldr	r3, [r7, #28]
 8006098:	781a      	ldrb	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80060a0:	69fb      	ldr	r3, [r7, #28]
 80060a2:	3301      	adds	r3, #1
 80060a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	3b01      	subs	r3, #1
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80060be:	b29b      	uxth	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1cc      	bne.n	800605e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	2200      	movs	r2, #0
 80060cc:	2140      	movs	r1, #64	; 0x40
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f000 fb45 	bl	800675e <UART_WaitOnFlagUntilTimeout>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d001      	beq.n	80060de <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e005      	b.n	80060ea <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2220      	movs	r2, #32
 80060e2:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80060e4:	2300      	movs	r3, #0
 80060e6:	e000      	b.n	80060ea <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80060e8:	2302      	movs	r3, #2
  }
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3720      	adds	r7, #32
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
	...

080060f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	431a      	orrs	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	4bb1      	ldr	r3, [pc, #708]	; (80063e4 <UART_SetConfig+0x2f0>)
 8006120:	4013      	ands	r3, r2
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	6979      	ldr	r1, [r7, #20]
 8006128:	430b      	orrs	r3, r1
 800612a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	430a      	orrs	r2, r1
 8006164:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a9f      	ldr	r2, [pc, #636]	; (80063e8 <UART_SetConfig+0x2f4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d121      	bne.n	80061b4 <UART_SetConfig+0xc0>
 8006170:	4b9e      	ldr	r3, [pc, #632]	; (80063ec <UART_SetConfig+0x2f8>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	2b03      	cmp	r3, #3
 800617c:	d816      	bhi.n	80061ac <UART_SetConfig+0xb8>
 800617e:	a201      	add	r2, pc, #4	; (adr r2, 8006184 <UART_SetConfig+0x90>)
 8006180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006184:	08006195 	.word	0x08006195
 8006188:	080061a1 	.word	0x080061a1
 800618c:	0800619b 	.word	0x0800619b
 8006190:	080061a7 	.word	0x080061a7
 8006194:	2301      	movs	r3, #1
 8006196:	77fb      	strb	r3, [r7, #31]
 8006198:	e151      	b.n	800643e <UART_SetConfig+0x34a>
 800619a:	2302      	movs	r3, #2
 800619c:	77fb      	strb	r3, [r7, #31]
 800619e:	e14e      	b.n	800643e <UART_SetConfig+0x34a>
 80061a0:	2304      	movs	r3, #4
 80061a2:	77fb      	strb	r3, [r7, #31]
 80061a4:	e14b      	b.n	800643e <UART_SetConfig+0x34a>
 80061a6:	2308      	movs	r3, #8
 80061a8:	77fb      	strb	r3, [r7, #31]
 80061aa:	e148      	b.n	800643e <UART_SetConfig+0x34a>
 80061ac:	2310      	movs	r3, #16
 80061ae:	77fb      	strb	r3, [r7, #31]
 80061b0:	bf00      	nop
 80061b2:	e144      	b.n	800643e <UART_SetConfig+0x34a>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a8d      	ldr	r2, [pc, #564]	; (80063f0 <UART_SetConfig+0x2fc>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d134      	bne.n	8006228 <UART_SetConfig+0x134>
 80061be:	4b8b      	ldr	r3, [pc, #556]	; (80063ec <UART_SetConfig+0x2f8>)
 80061c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061c4:	f003 030c 	and.w	r3, r3, #12
 80061c8:	2b0c      	cmp	r3, #12
 80061ca:	d829      	bhi.n	8006220 <UART_SetConfig+0x12c>
 80061cc:	a201      	add	r2, pc, #4	; (adr r2, 80061d4 <UART_SetConfig+0xe0>)
 80061ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d2:	bf00      	nop
 80061d4:	08006209 	.word	0x08006209
 80061d8:	08006221 	.word	0x08006221
 80061dc:	08006221 	.word	0x08006221
 80061e0:	08006221 	.word	0x08006221
 80061e4:	08006215 	.word	0x08006215
 80061e8:	08006221 	.word	0x08006221
 80061ec:	08006221 	.word	0x08006221
 80061f0:	08006221 	.word	0x08006221
 80061f4:	0800620f 	.word	0x0800620f
 80061f8:	08006221 	.word	0x08006221
 80061fc:	08006221 	.word	0x08006221
 8006200:	08006221 	.word	0x08006221
 8006204:	0800621b 	.word	0x0800621b
 8006208:	2300      	movs	r3, #0
 800620a:	77fb      	strb	r3, [r7, #31]
 800620c:	e117      	b.n	800643e <UART_SetConfig+0x34a>
 800620e:	2302      	movs	r3, #2
 8006210:	77fb      	strb	r3, [r7, #31]
 8006212:	e114      	b.n	800643e <UART_SetConfig+0x34a>
 8006214:	2304      	movs	r3, #4
 8006216:	77fb      	strb	r3, [r7, #31]
 8006218:	e111      	b.n	800643e <UART_SetConfig+0x34a>
 800621a:	2308      	movs	r3, #8
 800621c:	77fb      	strb	r3, [r7, #31]
 800621e:	e10e      	b.n	800643e <UART_SetConfig+0x34a>
 8006220:	2310      	movs	r3, #16
 8006222:	77fb      	strb	r3, [r7, #31]
 8006224:	bf00      	nop
 8006226:	e10a      	b.n	800643e <UART_SetConfig+0x34a>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a71      	ldr	r2, [pc, #452]	; (80063f4 <UART_SetConfig+0x300>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d120      	bne.n	8006274 <UART_SetConfig+0x180>
 8006232:	4b6e      	ldr	r3, [pc, #440]	; (80063ec <UART_SetConfig+0x2f8>)
 8006234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006238:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800623c:	2b10      	cmp	r3, #16
 800623e:	d00f      	beq.n	8006260 <UART_SetConfig+0x16c>
 8006240:	2b10      	cmp	r3, #16
 8006242:	d802      	bhi.n	800624a <UART_SetConfig+0x156>
 8006244:	2b00      	cmp	r3, #0
 8006246:	d005      	beq.n	8006254 <UART_SetConfig+0x160>
 8006248:	e010      	b.n	800626c <UART_SetConfig+0x178>
 800624a:	2b20      	cmp	r3, #32
 800624c:	d005      	beq.n	800625a <UART_SetConfig+0x166>
 800624e:	2b30      	cmp	r3, #48	; 0x30
 8006250:	d009      	beq.n	8006266 <UART_SetConfig+0x172>
 8006252:	e00b      	b.n	800626c <UART_SetConfig+0x178>
 8006254:	2300      	movs	r3, #0
 8006256:	77fb      	strb	r3, [r7, #31]
 8006258:	e0f1      	b.n	800643e <UART_SetConfig+0x34a>
 800625a:	2302      	movs	r3, #2
 800625c:	77fb      	strb	r3, [r7, #31]
 800625e:	e0ee      	b.n	800643e <UART_SetConfig+0x34a>
 8006260:	2304      	movs	r3, #4
 8006262:	77fb      	strb	r3, [r7, #31]
 8006264:	e0eb      	b.n	800643e <UART_SetConfig+0x34a>
 8006266:	2308      	movs	r3, #8
 8006268:	77fb      	strb	r3, [r7, #31]
 800626a:	e0e8      	b.n	800643e <UART_SetConfig+0x34a>
 800626c:	2310      	movs	r3, #16
 800626e:	77fb      	strb	r3, [r7, #31]
 8006270:	bf00      	nop
 8006272:	e0e4      	b.n	800643e <UART_SetConfig+0x34a>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a5f      	ldr	r2, [pc, #380]	; (80063f8 <UART_SetConfig+0x304>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d120      	bne.n	80062c0 <UART_SetConfig+0x1cc>
 800627e:	4b5b      	ldr	r3, [pc, #364]	; (80063ec <UART_SetConfig+0x2f8>)
 8006280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006284:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006288:	2b40      	cmp	r3, #64	; 0x40
 800628a:	d00f      	beq.n	80062ac <UART_SetConfig+0x1b8>
 800628c:	2b40      	cmp	r3, #64	; 0x40
 800628e:	d802      	bhi.n	8006296 <UART_SetConfig+0x1a2>
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <UART_SetConfig+0x1ac>
 8006294:	e010      	b.n	80062b8 <UART_SetConfig+0x1c4>
 8006296:	2b80      	cmp	r3, #128	; 0x80
 8006298:	d005      	beq.n	80062a6 <UART_SetConfig+0x1b2>
 800629a:	2bc0      	cmp	r3, #192	; 0xc0
 800629c:	d009      	beq.n	80062b2 <UART_SetConfig+0x1be>
 800629e:	e00b      	b.n	80062b8 <UART_SetConfig+0x1c4>
 80062a0:	2300      	movs	r3, #0
 80062a2:	77fb      	strb	r3, [r7, #31]
 80062a4:	e0cb      	b.n	800643e <UART_SetConfig+0x34a>
 80062a6:	2302      	movs	r3, #2
 80062a8:	77fb      	strb	r3, [r7, #31]
 80062aa:	e0c8      	b.n	800643e <UART_SetConfig+0x34a>
 80062ac:	2304      	movs	r3, #4
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e0c5      	b.n	800643e <UART_SetConfig+0x34a>
 80062b2:	2308      	movs	r3, #8
 80062b4:	77fb      	strb	r3, [r7, #31]
 80062b6:	e0c2      	b.n	800643e <UART_SetConfig+0x34a>
 80062b8:	2310      	movs	r3, #16
 80062ba:	77fb      	strb	r3, [r7, #31]
 80062bc:	bf00      	nop
 80062be:	e0be      	b.n	800643e <UART_SetConfig+0x34a>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a4d      	ldr	r2, [pc, #308]	; (80063fc <UART_SetConfig+0x308>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d124      	bne.n	8006314 <UART_SetConfig+0x220>
 80062ca:	4b48      	ldr	r3, [pc, #288]	; (80063ec <UART_SetConfig+0x2f8>)
 80062cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062d8:	d012      	beq.n	8006300 <UART_SetConfig+0x20c>
 80062da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062de:	d802      	bhi.n	80062e6 <UART_SetConfig+0x1f2>
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d007      	beq.n	80062f4 <UART_SetConfig+0x200>
 80062e4:	e012      	b.n	800630c <UART_SetConfig+0x218>
 80062e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062ea:	d006      	beq.n	80062fa <UART_SetConfig+0x206>
 80062ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062f0:	d009      	beq.n	8006306 <UART_SetConfig+0x212>
 80062f2:	e00b      	b.n	800630c <UART_SetConfig+0x218>
 80062f4:	2300      	movs	r3, #0
 80062f6:	77fb      	strb	r3, [r7, #31]
 80062f8:	e0a1      	b.n	800643e <UART_SetConfig+0x34a>
 80062fa:	2302      	movs	r3, #2
 80062fc:	77fb      	strb	r3, [r7, #31]
 80062fe:	e09e      	b.n	800643e <UART_SetConfig+0x34a>
 8006300:	2304      	movs	r3, #4
 8006302:	77fb      	strb	r3, [r7, #31]
 8006304:	e09b      	b.n	800643e <UART_SetConfig+0x34a>
 8006306:	2308      	movs	r3, #8
 8006308:	77fb      	strb	r3, [r7, #31]
 800630a:	e098      	b.n	800643e <UART_SetConfig+0x34a>
 800630c:	2310      	movs	r3, #16
 800630e:	77fb      	strb	r3, [r7, #31]
 8006310:	bf00      	nop
 8006312:	e094      	b.n	800643e <UART_SetConfig+0x34a>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a39      	ldr	r2, [pc, #228]	; (8006400 <UART_SetConfig+0x30c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d124      	bne.n	8006368 <UART_SetConfig+0x274>
 800631e:	4b33      	ldr	r3, [pc, #204]	; (80063ec <UART_SetConfig+0x2f8>)
 8006320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006324:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800632c:	d012      	beq.n	8006354 <UART_SetConfig+0x260>
 800632e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006332:	d802      	bhi.n	800633a <UART_SetConfig+0x246>
 8006334:	2b00      	cmp	r3, #0
 8006336:	d007      	beq.n	8006348 <UART_SetConfig+0x254>
 8006338:	e012      	b.n	8006360 <UART_SetConfig+0x26c>
 800633a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800633e:	d006      	beq.n	800634e <UART_SetConfig+0x25a>
 8006340:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006344:	d009      	beq.n	800635a <UART_SetConfig+0x266>
 8006346:	e00b      	b.n	8006360 <UART_SetConfig+0x26c>
 8006348:	2301      	movs	r3, #1
 800634a:	77fb      	strb	r3, [r7, #31]
 800634c:	e077      	b.n	800643e <UART_SetConfig+0x34a>
 800634e:	2302      	movs	r3, #2
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e074      	b.n	800643e <UART_SetConfig+0x34a>
 8006354:	2304      	movs	r3, #4
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e071      	b.n	800643e <UART_SetConfig+0x34a>
 800635a:	2308      	movs	r3, #8
 800635c:	77fb      	strb	r3, [r7, #31]
 800635e:	e06e      	b.n	800643e <UART_SetConfig+0x34a>
 8006360:	2310      	movs	r3, #16
 8006362:	77fb      	strb	r3, [r7, #31]
 8006364:	bf00      	nop
 8006366:	e06a      	b.n	800643e <UART_SetConfig+0x34a>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a25      	ldr	r2, [pc, #148]	; (8006404 <UART_SetConfig+0x310>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d124      	bne.n	80063bc <UART_SetConfig+0x2c8>
 8006372:	4b1e      	ldr	r3, [pc, #120]	; (80063ec <UART_SetConfig+0x2f8>)
 8006374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006378:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800637c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006380:	d012      	beq.n	80063a8 <UART_SetConfig+0x2b4>
 8006382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006386:	d802      	bhi.n	800638e <UART_SetConfig+0x29a>
 8006388:	2b00      	cmp	r3, #0
 800638a:	d007      	beq.n	800639c <UART_SetConfig+0x2a8>
 800638c:	e012      	b.n	80063b4 <UART_SetConfig+0x2c0>
 800638e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006392:	d006      	beq.n	80063a2 <UART_SetConfig+0x2ae>
 8006394:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006398:	d009      	beq.n	80063ae <UART_SetConfig+0x2ba>
 800639a:	e00b      	b.n	80063b4 <UART_SetConfig+0x2c0>
 800639c:	2300      	movs	r3, #0
 800639e:	77fb      	strb	r3, [r7, #31]
 80063a0:	e04d      	b.n	800643e <UART_SetConfig+0x34a>
 80063a2:	2302      	movs	r3, #2
 80063a4:	77fb      	strb	r3, [r7, #31]
 80063a6:	e04a      	b.n	800643e <UART_SetConfig+0x34a>
 80063a8:	2304      	movs	r3, #4
 80063aa:	77fb      	strb	r3, [r7, #31]
 80063ac:	e047      	b.n	800643e <UART_SetConfig+0x34a>
 80063ae:	2308      	movs	r3, #8
 80063b0:	77fb      	strb	r3, [r7, #31]
 80063b2:	e044      	b.n	800643e <UART_SetConfig+0x34a>
 80063b4:	2310      	movs	r3, #16
 80063b6:	77fb      	strb	r3, [r7, #31]
 80063b8:	bf00      	nop
 80063ba:	e040      	b.n	800643e <UART_SetConfig+0x34a>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a11      	ldr	r2, [pc, #68]	; (8006408 <UART_SetConfig+0x314>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d139      	bne.n	800643a <UART_SetConfig+0x346>
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <UART_SetConfig+0x2f8>)
 80063c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80063d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063d4:	d027      	beq.n	8006426 <UART_SetConfig+0x332>
 80063d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063da:	d817      	bhi.n	800640c <UART_SetConfig+0x318>
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01c      	beq.n	800641a <UART_SetConfig+0x326>
 80063e0:	e027      	b.n	8006432 <UART_SetConfig+0x33e>
 80063e2:	bf00      	nop
 80063e4:	efff69f3 	.word	0xefff69f3
 80063e8:	40011000 	.word	0x40011000
 80063ec:	40023800 	.word	0x40023800
 80063f0:	40004400 	.word	0x40004400
 80063f4:	40004800 	.word	0x40004800
 80063f8:	40004c00 	.word	0x40004c00
 80063fc:	40005000 	.word	0x40005000
 8006400:	40011400 	.word	0x40011400
 8006404:	40007800 	.word	0x40007800
 8006408:	40007c00 	.word	0x40007c00
 800640c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006410:	d006      	beq.n	8006420 <UART_SetConfig+0x32c>
 8006412:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006416:	d009      	beq.n	800642c <UART_SetConfig+0x338>
 8006418:	e00b      	b.n	8006432 <UART_SetConfig+0x33e>
 800641a:	2300      	movs	r3, #0
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e00e      	b.n	800643e <UART_SetConfig+0x34a>
 8006420:	2302      	movs	r3, #2
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e00b      	b.n	800643e <UART_SetConfig+0x34a>
 8006426:	2304      	movs	r3, #4
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e008      	b.n	800643e <UART_SetConfig+0x34a>
 800642c:	2308      	movs	r3, #8
 800642e:	77fb      	strb	r3, [r7, #31]
 8006430:	e005      	b.n	800643e <UART_SetConfig+0x34a>
 8006432:	2310      	movs	r3, #16
 8006434:	77fb      	strb	r3, [r7, #31]
 8006436:	bf00      	nop
 8006438:	e001      	b.n	800643e <UART_SetConfig+0x34a>
 800643a:	2310      	movs	r3, #16
 800643c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006446:	d15a      	bne.n	80064fe <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006448:	7ffb      	ldrb	r3, [r7, #31]
 800644a:	2b08      	cmp	r3, #8
 800644c:	d827      	bhi.n	800649e <UART_SetConfig+0x3aa>
 800644e:	a201      	add	r2, pc, #4	; (adr r2, 8006454 <UART_SetConfig+0x360>)
 8006450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006454:	08006479 	.word	0x08006479
 8006458:	08006481 	.word	0x08006481
 800645c:	08006489 	.word	0x08006489
 8006460:	0800649f 	.word	0x0800649f
 8006464:	0800648f 	.word	0x0800648f
 8006468:	0800649f 	.word	0x0800649f
 800646c:	0800649f 	.word	0x0800649f
 8006470:	0800649f 	.word	0x0800649f
 8006474:	08006497 	.word	0x08006497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006478:	f7fe fc86 	bl	8004d88 <HAL_RCC_GetPCLK1Freq>
 800647c:	61b8      	str	r0, [r7, #24]
        break;
 800647e:	e013      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006480:	f7fe fc96 	bl	8004db0 <HAL_RCC_GetPCLK2Freq>
 8006484:	61b8      	str	r0, [r7, #24]
        break;
 8006486:	e00f      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006488:	4b49      	ldr	r3, [pc, #292]	; (80065b0 <UART_SetConfig+0x4bc>)
 800648a:	61bb      	str	r3, [r7, #24]
        break;
 800648c:	e00c      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800648e:	f7fe fb97 	bl	8004bc0 <HAL_RCC_GetSysClockFreq>
 8006492:	61b8      	str	r0, [r7, #24]
        break;
 8006494:	e008      	b.n	80064a8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006496:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800649a:	61bb      	str	r3, [r7, #24]
        break;
 800649c:	e004      	b.n	80064a8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	77bb      	strb	r3, [r7, #30]
        break;
 80064a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d074      	beq.n	8006598 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	005a      	lsls	r2, r3, #1
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	085b      	lsrs	r3, r3, #1
 80064b8:	441a      	add	r2, r3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	2b0f      	cmp	r3, #15
 80064c8:	d916      	bls.n	80064f8 <UART_SetConfig+0x404>
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d0:	d212      	bcs.n	80064f8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f023 030f 	bic.w	r3, r3, #15
 80064da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	89fb      	ldrh	r3, [r7, #14]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	89fa      	ldrh	r2, [r7, #14]
 80064f4:	60da      	str	r2, [r3, #12]
 80064f6:	e04f      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	77bb      	strb	r3, [r7, #30]
 80064fc:	e04c      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064fe:	7ffb      	ldrb	r3, [r7, #31]
 8006500:	2b08      	cmp	r3, #8
 8006502:	d828      	bhi.n	8006556 <UART_SetConfig+0x462>
 8006504:	a201      	add	r2, pc, #4	; (adr r2, 800650c <UART_SetConfig+0x418>)
 8006506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650a:	bf00      	nop
 800650c:	08006531 	.word	0x08006531
 8006510:	08006539 	.word	0x08006539
 8006514:	08006541 	.word	0x08006541
 8006518:	08006557 	.word	0x08006557
 800651c:	08006547 	.word	0x08006547
 8006520:	08006557 	.word	0x08006557
 8006524:	08006557 	.word	0x08006557
 8006528:	08006557 	.word	0x08006557
 800652c:	0800654f 	.word	0x0800654f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006530:	f7fe fc2a 	bl	8004d88 <HAL_RCC_GetPCLK1Freq>
 8006534:	61b8      	str	r0, [r7, #24]
        break;
 8006536:	e013      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006538:	f7fe fc3a 	bl	8004db0 <HAL_RCC_GetPCLK2Freq>
 800653c:	61b8      	str	r0, [r7, #24]
        break;
 800653e:	e00f      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006540:	4b1b      	ldr	r3, [pc, #108]	; (80065b0 <UART_SetConfig+0x4bc>)
 8006542:	61bb      	str	r3, [r7, #24]
        break;
 8006544:	e00c      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006546:	f7fe fb3b 	bl	8004bc0 <HAL_RCC_GetSysClockFreq>
 800654a:	61b8      	str	r0, [r7, #24]
        break;
 800654c:	e008      	b.n	8006560 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800654e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006552:	61bb      	str	r3, [r7, #24]
        break;
 8006554:	e004      	b.n	8006560 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006556:	2300      	movs	r3, #0
 8006558:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	77bb      	strb	r3, [r7, #30]
        break;
 800655e:	bf00      	nop
    }

    if (pclk != 0U)
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d018      	beq.n	8006598 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	085a      	lsrs	r2, r3, #1
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	441a      	add	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	fbb2 f3f3 	udiv	r3, r2, r3
 8006578:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	2b0f      	cmp	r3, #15
 800657e:	d909      	bls.n	8006594 <UART_SetConfig+0x4a0>
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006586:	d205      	bcs.n	8006594 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	b29a      	uxth	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	60da      	str	r2, [r3, #12]
 8006592:	e001      	b.n	8006598 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80065a4:	7fbb      	ldrb	r3, [r7, #30]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3720      	adds	r7, #32
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	00f42400 	.word	0x00f42400

080065b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	f003 0301 	and.w	r3, r3, #1
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00a      	beq.n	80065de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	f003 0304 	and.w	r3, r3, #4
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00a      	beq.n	8006622 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	f003 0308 	and.w	r3, r3, #8
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00a      	beq.n	8006644 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	430a      	orrs	r2, r1
 8006642:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006648:	f003 0310 	and.w	r3, r3, #16
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	430a      	orrs	r2, r1
 8006664:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800666a:	f003 0320 	and.w	r3, r3, #32
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	430a      	orrs	r2, r1
 8006686:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01a      	beq.n	80066ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	430a      	orrs	r2, r1
 80066a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066b2:	d10a      	bne.n	80066ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00a      	beq.n	80066ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	605a      	str	r2, [r3, #4]
  }
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af02      	add	r7, sp, #8
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006708:	f7fb fc0c 	bl	8001f24 <HAL_GetTick>
 800670c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0308 	and.w	r3, r3, #8
 8006718:	2b08      	cmp	r3, #8
 800671a:	d10e      	bne.n	800673a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800671c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f817 	bl	800675e <UART_WaitOnFlagUntilTimeout>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d001      	beq.n	800673a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e00d      	b.n	8006756 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2220      	movs	r2, #32
 800673e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b09c      	sub	sp, #112	; 0x70
 8006762:	af00      	add	r7, sp, #0
 8006764:	60f8      	str	r0, [r7, #12]
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	4613      	mov	r3, r2
 800676c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676e:	e0a5      	b.n	80068bc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006770:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006776:	f000 80a1 	beq.w	80068bc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677a:	f7fb fbd3 	bl	8001f24 <HAL_GetTick>
 800677e:	4602      	mov	r2, r0
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006786:	429a      	cmp	r2, r3
 8006788:	d302      	bcc.n	8006790 <UART_WaitOnFlagUntilTimeout+0x32>
 800678a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800678c:	2b00      	cmp	r3, #0
 800678e:	d13e      	bne.n	800680e <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006798:	e853 3f00 	ldrex	r3, [r3]
 800679c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800679e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067a4:	667b      	str	r3, [r7, #100]	; 0x64
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	461a      	mov	r2, r3
 80067ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80067b0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80067b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80067b6:	e841 2300 	strex	r3, r2, [r1]
 80067ba:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80067bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1e6      	bne.n	8006790 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3308      	adds	r3, #8
 80067c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067cc:	e853 3f00 	ldrex	r3, [r3]
 80067d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d4:	f023 0301 	bic.w	r3, r3, #1
 80067d8:	663b      	str	r3, [r7, #96]	; 0x60
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3308      	adds	r3, #8
 80067e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80067e2:	64ba      	str	r2, [r7, #72]	; 0x48
 80067e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80067e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067ea:	e841 2300 	strex	r3, r2, [r1]
 80067ee:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80067f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1e5      	bne.n	80067c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2220      	movs	r2, #32
 80067fa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2220      	movs	r2, #32
 8006800:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e067      	b.n	80068de <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d04f      	beq.n	80068bc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800682a:	d147      	bne.n	80068bc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006834:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683e:	e853 3f00 	ldrex	r3, [r3]
 8006842:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006846:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800684a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	461a      	mov	r2, r3
 8006852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006854:	637b      	str	r3, [r7, #52]	; 0x34
 8006856:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006858:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800685a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800685c:	e841 2300 	strex	r3, r2, [r1]
 8006860:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e6      	bne.n	8006836 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3308      	adds	r3, #8
 800686e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	e853 3f00 	ldrex	r3, [r3]
 8006876:	613b      	str	r3, [r7, #16]
   return(result);
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f023 0301 	bic.w	r3, r3, #1
 800687e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3308      	adds	r3, #8
 8006886:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006888:	623a      	str	r2, [r7, #32]
 800688a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688c:	69f9      	ldr	r1, [r7, #28]
 800688e:	6a3a      	ldr	r2, [r7, #32]
 8006890:	e841 2300 	strex	r3, r2, [r1]
 8006894:	61bb      	str	r3, [r7, #24]
   return(result);
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e5      	bne.n	8006868 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2220      	movs	r2, #32
 80068a0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2220      	movs	r2, #32
 80068a6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e010      	b.n	80068de <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69da      	ldr	r2, [r3, #28]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	4013      	ands	r3, r2
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	bf0c      	ite	eq
 80068cc:	2301      	moveq	r3, #1
 80068ce:	2300      	movne	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	461a      	mov	r2, r3
 80068d4:	79fb      	ldrb	r3, [r7, #7]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	f43f af4a 	beq.w	8006770 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3770      	adds	r7, #112	; 0x70
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
	...

080068e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068e8:	b084      	sub	sp, #16
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b084      	sub	sp, #16
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
 80068f2:	f107 001c 	add.w	r0, r7, #28
 80068f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d120      	bne.n	8006942 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006904:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68da      	ldr	r2, [r3, #12]
 8006910:	4b20      	ldr	r3, [pc, #128]	; (8006994 <USB_CoreInit+0xac>)
 8006912:	4013      	ands	r3, r2
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006924:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006926:	2b01      	cmp	r3, #1
 8006928:	d105      	bne.n	8006936 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fa92 	bl	8006e60 <USB_CoreReset>
 800693c:	4603      	mov	r3, r0
 800693e:	73fb      	strb	r3, [r7, #15]
 8006940:	e010      	b.n	8006964 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fa86 	bl	8006e60 <USB_CoreReset>
 8006954:	4603      	mov	r3, r0
 8006956:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006966:	2b01      	cmp	r3, #1
 8006968:	d10b      	bne.n	8006982 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f043 0206 	orr.w	r2, r3, #6
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f043 0220 	orr.w	r2, r3, #32
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006982:	7bfb      	ldrb	r3, [r7, #15]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800698e:	b004      	add	sp, #16
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	ffbdffbf 	.word	0xffbdffbf

08006998 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	f023 0201 	bic.w	r2, r3, #1
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	370c      	adds	r7, #12
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	460b      	mov	r3, r1
 80069c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80069d6:	78fb      	ldrb	r3, [r7, #3]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d115      	bne.n	8006a08 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80069e8:	2001      	movs	r0, #1
 80069ea:	f7fb faa7 	bl	8001f3c <HAL_Delay>
      ms++;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	3301      	adds	r3, #1
 80069f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 fa25 	bl	8006e44 <USB_GetMode>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d01e      	beq.n	8006a3e <USB_SetCurrentMode+0x84>
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2b31      	cmp	r3, #49	; 0x31
 8006a04:	d9f0      	bls.n	80069e8 <USB_SetCurrentMode+0x2e>
 8006a06:	e01a      	b.n	8006a3e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a08:	78fb      	ldrb	r3, [r7, #3]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d115      	bne.n	8006a3a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006a1a:	2001      	movs	r0, #1
 8006a1c:	f7fb fa8e 	bl	8001f3c <HAL_Delay>
      ms++;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	3301      	adds	r3, #1
 8006a24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 fa0c 	bl	8006e44 <USB_GetMode>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d005      	beq.n	8006a3e <USB_SetCurrentMode+0x84>
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2b31      	cmp	r3, #49	; 0x31
 8006a36:	d9f0      	bls.n	8006a1a <USB_SetCurrentMode+0x60>
 8006a38:	e001      	b.n	8006a3e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e005      	b.n	8006a4a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b32      	cmp	r3, #50	; 0x32
 8006a42:	d101      	bne.n	8006a48 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e000      	b.n	8006a4a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a54:	b084      	sub	sp, #16
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b086      	sub	sp, #24
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
 8006a5e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006a62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006a66:	2300      	movs	r3, #0
 8006a68:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006a6e:	2300      	movs	r3, #0
 8006a70:	613b      	str	r3, [r7, #16]
 8006a72:	e009      	b.n	8006a88 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	3340      	adds	r3, #64	; 0x40
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4413      	add	r3, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	3301      	adds	r3, #1
 8006a86:	613b      	str	r3, [r7, #16]
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	2b0e      	cmp	r3, #14
 8006a8c:	d9f2      	bls.n	8006a74 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006a8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d11c      	bne.n	8006ace <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006aa2:	f043 0302 	orr.w	r3, r3, #2
 8006aa6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aac:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	601a      	str	r2, [r3, #0]
 8006acc:	e005      	b.n	8006ada <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aec:	4619      	mov	r1, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006af4:	461a      	mov	r2, r3
 8006af6:	680b      	ldr	r3, [r1, #0]
 8006af8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d10c      	bne.n	8006b1a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d104      	bne.n	8006b10 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006b06:	2100      	movs	r1, #0
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f961 	bl	8006dd0 <USB_SetDevSpeed>
 8006b0e:	e008      	b.n	8006b22 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006b10:	2101      	movs	r1, #1
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f95c 	bl	8006dd0 <USB_SetDevSpeed>
 8006b18:	e003      	b.n	8006b22 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b1a:	2103      	movs	r1, #3
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 f957 	bl	8006dd0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b22:	2110      	movs	r1, #16
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 f8f3 	bl	8006d10 <USB_FlushTxFifo>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 f91d 	bl	8006d74 <USB_FlushRxFifo>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d001      	beq.n	8006b44 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b56:	461a      	mov	r2, r3
 8006b58:	2300      	movs	r3, #0
 8006b5a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b62:	461a      	mov	r2, r3
 8006b64:	2300      	movs	r3, #0
 8006b66:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b68:	2300      	movs	r3, #0
 8006b6a:	613b      	str	r3, [r7, #16]
 8006b6c:	e043      	b.n	8006bf6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	015a      	lsls	r2, r3, #5
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	4413      	add	r3, r2
 8006b76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b84:	d118      	bne.n	8006bb8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10a      	bne.n	8006ba2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b98:	461a      	mov	r2, r3
 8006b9a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006b9e:	6013      	str	r3, [r2, #0]
 8006ba0:	e013      	b.n	8006bca <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	e008      	b.n	8006bca <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	015a      	lsls	r2, r3, #5
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	2300      	movs	r3, #0
 8006bda:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006be8:	461a      	mov	r2, r3
 8006bea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006bee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	613b      	str	r3, [r7, #16]
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d3b7      	bcc.n	8006b6e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bfe:	2300      	movs	r3, #0
 8006c00:	613b      	str	r3, [r7, #16]
 8006c02:	e043      	b.n	8006c8c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	015a      	lsls	r2, r3, #5
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c1a:	d118      	bne.n	8006c4e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10a      	bne.n	8006c38 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	015a      	lsls	r2, r3, #5
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c2e:	461a      	mov	r2, r3
 8006c30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c34:	6013      	str	r3, [r2, #0]
 8006c36:	e013      	b.n	8006c60 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	015a      	lsls	r2, r3, #5
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	4413      	add	r3, r2
 8006c40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c44:	461a      	mov	r2, r3
 8006c46:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c4a:	6013      	str	r3, [r2, #0]
 8006c4c:	e008      	b.n	8006c60 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	015a      	lsls	r2, r3, #5
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	2300      	movs	r3, #0
 8006c70:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7e:	461a      	mov	r2, r3
 8006c80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	3301      	adds	r3, #1
 8006c8a:	613b      	str	r3, [r7, #16]
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	693a      	ldr	r2, [r7, #16]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d3b7      	bcc.n	8006c04 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c9a:	691b      	ldr	r3, [r3, #16]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ca2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ca6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006cb4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d105      	bne.n	8006cc8 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	f043 0210 	orr.w	r2, r3, #16
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	699a      	ldr	r2, [r3, #24]
 8006ccc:	4b0e      	ldr	r3, [pc, #56]	; (8006d08 <USB_DevInit+0x2b4>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d005      	beq.n	8006ce6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	f043 0208 	orr.w	r2, r3, #8
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d105      	bne.n	8006cf8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	699a      	ldr	r2, [r3, #24]
 8006cf0:	4b06      	ldr	r3, [pc, #24]	; (8006d0c <USB_DevInit+0x2b8>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d04:	b004      	add	sp, #16
 8006d06:	4770      	bx	lr
 8006d08:	803c3800 	.word	0x803c3800
 8006d0c:	40000004 	.word	0x40000004

08006d10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	3301      	adds	r3, #1
 8006d22:	60fb      	str	r3, [r7, #12]
 8006d24:	4a12      	ldr	r2, [pc, #72]	; (8006d70 <USB_FlushTxFifo+0x60>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e01a      	b.n	8006d64 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	daf3      	bge.n	8006d1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	019b      	lsls	r3, r3, #6
 8006d3e:	f043 0220 	orr.w	r2, r3, #32
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	60fb      	str	r3, [r7, #12]
 8006d4c:	4a08      	ldr	r2, [pc, #32]	; (8006d70 <USB_FlushTxFifo+0x60>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d901      	bls.n	8006d56 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e006      	b.n	8006d64 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	f003 0320 	and.w	r3, r3, #32
 8006d5e:	2b20      	cmp	r3, #32
 8006d60:	d0f1      	beq.n	8006d46 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	00030d40 	.word	0x00030d40

08006d74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3301      	adds	r3, #1
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	4a11      	ldr	r2, [pc, #68]	; (8006dcc <USB_FlushRxFifo+0x58>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d901      	bls.n	8006d90 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e017      	b.n	8006dc0 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	daf3      	bge.n	8006d80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2210      	movs	r2, #16
 8006da0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	3301      	adds	r3, #1
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	4a08      	ldr	r2, [pc, #32]	; (8006dcc <USB_FlushRxFifo+0x58>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d901      	bls.n	8006db2 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e006      	b.n	8006dc0 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b10      	cmp	r3, #16
 8006dbc:	d0f1      	beq.n	8006da2 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3714      	adds	r7, #20
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr
 8006dcc:	00030d40 	.word	0x00030d40

08006dd0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	460b      	mov	r3, r1
 8006dda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	78fb      	ldrb	r3, [r7, #3]
 8006dea:	68f9      	ldr	r1, [r7, #12]
 8006dec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006df0:	4313      	orrs	r3, r2
 8006df2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006df4:	2300      	movs	r3, #0
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b085      	sub	sp, #20
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006e1c:	f023 0303 	bic.w	r3, r3, #3
 8006e20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e30:	f043 0302 	orr.w	r3, r3, #2
 8006e34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	f003 0301 	and.w	r3, r3, #1
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	370c      	adds	r7, #12
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	4a13      	ldr	r2, [pc, #76]	; (8006ec0 <USB_CoreReset+0x60>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d901      	bls.n	8006e7c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e01a      	b.n	8006eb2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	daf3      	bge.n	8006e6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006e84:	2300      	movs	r3, #0
 8006e86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	f043 0201 	orr.w	r2, r3, #1
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3301      	adds	r3, #1
 8006e98:	60fb      	str	r3, [r7, #12]
 8006e9a:	4a09      	ldr	r2, [pc, #36]	; (8006ec0 <USB_CoreReset+0x60>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d901      	bls.n	8006ea4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e006      	b.n	8006eb2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d0f1      	beq.n	8006e94 <USB_CoreReset+0x34>

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3714      	adds	r7, #20
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	00030d40 	.word	0x00030d40

08006ec4 <__errno>:
 8006ec4:	4b01      	ldr	r3, [pc, #4]	; (8006ecc <__errno+0x8>)
 8006ec6:	6818      	ldr	r0, [r3, #0]
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	2000000c 	.word	0x2000000c

08006ed0 <__libc_init_array>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	4e0d      	ldr	r6, [pc, #52]	; (8006f08 <__libc_init_array+0x38>)
 8006ed4:	4c0d      	ldr	r4, [pc, #52]	; (8006f0c <__libc_init_array+0x3c>)
 8006ed6:	1ba4      	subs	r4, r4, r6
 8006ed8:	10a4      	asrs	r4, r4, #2
 8006eda:	2500      	movs	r5, #0
 8006edc:	42a5      	cmp	r5, r4
 8006ede:	d109      	bne.n	8006ef4 <__libc_init_array+0x24>
 8006ee0:	4e0b      	ldr	r6, [pc, #44]	; (8006f10 <__libc_init_array+0x40>)
 8006ee2:	4c0c      	ldr	r4, [pc, #48]	; (8006f14 <__libc_init_array+0x44>)
 8006ee4:	f002 f85c 	bl	8008fa0 <_init>
 8006ee8:	1ba4      	subs	r4, r4, r6
 8006eea:	10a4      	asrs	r4, r4, #2
 8006eec:	2500      	movs	r5, #0
 8006eee:	42a5      	cmp	r5, r4
 8006ef0:	d105      	bne.n	8006efe <__libc_init_array+0x2e>
 8006ef2:	bd70      	pop	{r4, r5, r6, pc}
 8006ef4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ef8:	4798      	blx	r3
 8006efa:	3501      	adds	r5, #1
 8006efc:	e7ee      	b.n	8006edc <__libc_init_array+0xc>
 8006efe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006f02:	4798      	blx	r3
 8006f04:	3501      	adds	r5, #1
 8006f06:	e7f2      	b.n	8006eee <__libc_init_array+0x1e>
 8006f08:	08009250 	.word	0x08009250
 8006f0c:	08009250 	.word	0x08009250
 8006f10:	08009250 	.word	0x08009250
 8006f14:	08009254 	.word	0x08009254

08006f18 <memset>:
 8006f18:	4402      	add	r2, r0
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d100      	bne.n	8006f22 <memset+0xa>
 8006f20:	4770      	bx	lr
 8006f22:	f803 1b01 	strb.w	r1, [r3], #1
 8006f26:	e7f9      	b.n	8006f1c <memset+0x4>

08006f28 <__cvt>:
 8006f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f2c:	ec55 4b10 	vmov	r4, r5, d0
 8006f30:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006f32:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f36:	2d00      	cmp	r5, #0
 8006f38:	460e      	mov	r6, r1
 8006f3a:	4691      	mov	r9, r2
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	bfb8      	it	lt
 8006f40:	4622      	movlt	r2, r4
 8006f42:	462b      	mov	r3, r5
 8006f44:	f027 0720 	bic.w	r7, r7, #32
 8006f48:	bfbb      	ittet	lt
 8006f4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f4e:	461d      	movlt	r5, r3
 8006f50:	2300      	movge	r3, #0
 8006f52:	232d      	movlt	r3, #45	; 0x2d
 8006f54:	bfb8      	it	lt
 8006f56:	4614      	movlt	r4, r2
 8006f58:	2f46      	cmp	r7, #70	; 0x46
 8006f5a:	700b      	strb	r3, [r1, #0]
 8006f5c:	d004      	beq.n	8006f68 <__cvt+0x40>
 8006f5e:	2f45      	cmp	r7, #69	; 0x45
 8006f60:	d100      	bne.n	8006f64 <__cvt+0x3c>
 8006f62:	3601      	adds	r6, #1
 8006f64:	2102      	movs	r1, #2
 8006f66:	e000      	b.n	8006f6a <__cvt+0x42>
 8006f68:	2103      	movs	r1, #3
 8006f6a:	ab03      	add	r3, sp, #12
 8006f6c:	9301      	str	r3, [sp, #4]
 8006f6e:	ab02      	add	r3, sp, #8
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	4632      	mov	r2, r6
 8006f74:	4653      	mov	r3, sl
 8006f76:	ec45 4b10 	vmov	d0, r4, r5
 8006f7a:	f000 fcdd 	bl	8007938 <_dtoa_r>
 8006f7e:	2f47      	cmp	r7, #71	; 0x47
 8006f80:	4680      	mov	r8, r0
 8006f82:	d102      	bne.n	8006f8a <__cvt+0x62>
 8006f84:	f019 0f01 	tst.w	r9, #1
 8006f88:	d026      	beq.n	8006fd8 <__cvt+0xb0>
 8006f8a:	2f46      	cmp	r7, #70	; 0x46
 8006f8c:	eb08 0906 	add.w	r9, r8, r6
 8006f90:	d111      	bne.n	8006fb6 <__cvt+0x8e>
 8006f92:	f898 3000 	ldrb.w	r3, [r8]
 8006f96:	2b30      	cmp	r3, #48	; 0x30
 8006f98:	d10a      	bne.n	8006fb0 <__cvt+0x88>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	f7f9 fdb1 	bl	8000b08 <__aeabi_dcmpeq>
 8006fa6:	b918      	cbnz	r0, 8006fb0 <__cvt+0x88>
 8006fa8:	f1c6 0601 	rsb	r6, r6, #1
 8006fac:	f8ca 6000 	str.w	r6, [sl]
 8006fb0:	f8da 3000 	ldr.w	r3, [sl]
 8006fb4:	4499      	add	r9, r3
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4620      	mov	r0, r4
 8006fbc:	4629      	mov	r1, r5
 8006fbe:	f7f9 fda3 	bl	8000b08 <__aeabi_dcmpeq>
 8006fc2:	b938      	cbnz	r0, 8006fd4 <__cvt+0xac>
 8006fc4:	2230      	movs	r2, #48	; 0x30
 8006fc6:	9b03      	ldr	r3, [sp, #12]
 8006fc8:	454b      	cmp	r3, r9
 8006fca:	d205      	bcs.n	8006fd8 <__cvt+0xb0>
 8006fcc:	1c59      	adds	r1, r3, #1
 8006fce:	9103      	str	r1, [sp, #12]
 8006fd0:	701a      	strb	r2, [r3, #0]
 8006fd2:	e7f8      	b.n	8006fc6 <__cvt+0x9e>
 8006fd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fdc:	eba3 0308 	sub.w	r3, r3, r8
 8006fe0:	4640      	mov	r0, r8
 8006fe2:	6013      	str	r3, [r2, #0]
 8006fe4:	b004      	add	sp, #16
 8006fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006fea <__exponent>:
 8006fea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fec:	2900      	cmp	r1, #0
 8006fee:	4604      	mov	r4, r0
 8006ff0:	bfba      	itte	lt
 8006ff2:	4249      	neglt	r1, r1
 8006ff4:	232d      	movlt	r3, #45	; 0x2d
 8006ff6:	232b      	movge	r3, #43	; 0x2b
 8006ff8:	2909      	cmp	r1, #9
 8006ffa:	f804 2b02 	strb.w	r2, [r4], #2
 8006ffe:	7043      	strb	r3, [r0, #1]
 8007000:	dd20      	ble.n	8007044 <__exponent+0x5a>
 8007002:	f10d 0307 	add.w	r3, sp, #7
 8007006:	461f      	mov	r7, r3
 8007008:	260a      	movs	r6, #10
 800700a:	fb91 f5f6 	sdiv	r5, r1, r6
 800700e:	fb06 1115 	mls	r1, r6, r5, r1
 8007012:	3130      	adds	r1, #48	; 0x30
 8007014:	2d09      	cmp	r5, #9
 8007016:	f803 1c01 	strb.w	r1, [r3, #-1]
 800701a:	f103 32ff 	add.w	r2, r3, #4294967295
 800701e:	4629      	mov	r1, r5
 8007020:	dc09      	bgt.n	8007036 <__exponent+0x4c>
 8007022:	3130      	adds	r1, #48	; 0x30
 8007024:	3b02      	subs	r3, #2
 8007026:	f802 1c01 	strb.w	r1, [r2, #-1]
 800702a:	42bb      	cmp	r3, r7
 800702c:	4622      	mov	r2, r4
 800702e:	d304      	bcc.n	800703a <__exponent+0x50>
 8007030:	1a10      	subs	r0, r2, r0
 8007032:	b003      	add	sp, #12
 8007034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007036:	4613      	mov	r3, r2
 8007038:	e7e7      	b.n	800700a <__exponent+0x20>
 800703a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800703e:	f804 2b01 	strb.w	r2, [r4], #1
 8007042:	e7f2      	b.n	800702a <__exponent+0x40>
 8007044:	2330      	movs	r3, #48	; 0x30
 8007046:	4419      	add	r1, r3
 8007048:	7083      	strb	r3, [r0, #2]
 800704a:	1d02      	adds	r2, r0, #4
 800704c:	70c1      	strb	r1, [r0, #3]
 800704e:	e7ef      	b.n	8007030 <__exponent+0x46>

08007050 <_printf_float>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	b08d      	sub	sp, #52	; 0x34
 8007056:	460c      	mov	r4, r1
 8007058:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800705c:	4616      	mov	r6, r2
 800705e:	461f      	mov	r7, r3
 8007060:	4605      	mov	r5, r0
 8007062:	f001 fa21 	bl	80084a8 <_localeconv_r>
 8007066:	6803      	ldr	r3, [r0, #0]
 8007068:	9304      	str	r3, [sp, #16]
 800706a:	4618      	mov	r0, r3
 800706c:	f7f9 f8d0 	bl	8000210 <strlen>
 8007070:	2300      	movs	r3, #0
 8007072:	930a      	str	r3, [sp, #40]	; 0x28
 8007074:	f8d8 3000 	ldr.w	r3, [r8]
 8007078:	9005      	str	r0, [sp, #20]
 800707a:	3307      	adds	r3, #7
 800707c:	f023 0307 	bic.w	r3, r3, #7
 8007080:	f103 0208 	add.w	r2, r3, #8
 8007084:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007088:	f8d4 b000 	ldr.w	fp, [r4]
 800708c:	f8c8 2000 	str.w	r2, [r8]
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007098:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800709c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80070a0:	9307      	str	r3, [sp, #28]
 80070a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	4ba7      	ldr	r3, [pc, #668]	; (8007348 <_printf_float+0x2f8>)
 80070ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b0:	f7f9 fd5c 	bl	8000b6c <__aeabi_dcmpun>
 80070b4:	bb70      	cbnz	r0, 8007114 <_printf_float+0xc4>
 80070b6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ba:	4ba3      	ldr	r3, [pc, #652]	; (8007348 <_printf_float+0x2f8>)
 80070bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070c0:	f7f9 fd36 	bl	8000b30 <__aeabi_dcmple>
 80070c4:	bb30      	cbnz	r0, 8007114 <_printf_float+0xc4>
 80070c6:	2200      	movs	r2, #0
 80070c8:	2300      	movs	r3, #0
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 fd25 	bl	8000b1c <__aeabi_dcmplt>
 80070d2:	b110      	cbz	r0, 80070da <_printf_float+0x8a>
 80070d4:	232d      	movs	r3, #45	; 0x2d
 80070d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070da:	4a9c      	ldr	r2, [pc, #624]	; (800734c <_printf_float+0x2fc>)
 80070dc:	4b9c      	ldr	r3, [pc, #624]	; (8007350 <_printf_float+0x300>)
 80070de:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80070e2:	bf8c      	ite	hi
 80070e4:	4690      	movhi	r8, r2
 80070e6:	4698      	movls	r8, r3
 80070e8:	2303      	movs	r3, #3
 80070ea:	f02b 0204 	bic.w	r2, fp, #4
 80070ee:	6123      	str	r3, [r4, #16]
 80070f0:	6022      	str	r2, [r4, #0]
 80070f2:	f04f 0900 	mov.w	r9, #0
 80070f6:	9700      	str	r7, [sp, #0]
 80070f8:	4633      	mov	r3, r6
 80070fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80070fc:	4621      	mov	r1, r4
 80070fe:	4628      	mov	r0, r5
 8007100:	f000 f9e6 	bl	80074d0 <_printf_common>
 8007104:	3001      	adds	r0, #1
 8007106:	f040 808d 	bne.w	8007224 <_printf_float+0x1d4>
 800710a:	f04f 30ff 	mov.w	r0, #4294967295
 800710e:	b00d      	add	sp, #52	; 0x34
 8007110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007114:	4642      	mov	r2, r8
 8007116:	464b      	mov	r3, r9
 8007118:	4640      	mov	r0, r8
 800711a:	4649      	mov	r1, r9
 800711c:	f7f9 fd26 	bl	8000b6c <__aeabi_dcmpun>
 8007120:	b110      	cbz	r0, 8007128 <_printf_float+0xd8>
 8007122:	4a8c      	ldr	r2, [pc, #560]	; (8007354 <_printf_float+0x304>)
 8007124:	4b8c      	ldr	r3, [pc, #560]	; (8007358 <_printf_float+0x308>)
 8007126:	e7da      	b.n	80070de <_printf_float+0x8e>
 8007128:	6861      	ldr	r1, [r4, #4]
 800712a:	1c4b      	adds	r3, r1, #1
 800712c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007130:	a80a      	add	r0, sp, #40	; 0x28
 8007132:	d13e      	bne.n	80071b2 <_printf_float+0x162>
 8007134:	2306      	movs	r3, #6
 8007136:	6063      	str	r3, [r4, #4]
 8007138:	2300      	movs	r3, #0
 800713a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800713e:	ab09      	add	r3, sp, #36	; 0x24
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	ec49 8b10 	vmov	d0, r8, r9
 8007146:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800714a:	6022      	str	r2, [r4, #0]
 800714c:	f8cd a004 	str.w	sl, [sp, #4]
 8007150:	6861      	ldr	r1, [r4, #4]
 8007152:	4628      	mov	r0, r5
 8007154:	f7ff fee8 	bl	8006f28 <__cvt>
 8007158:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800715c:	2b47      	cmp	r3, #71	; 0x47
 800715e:	4680      	mov	r8, r0
 8007160:	d109      	bne.n	8007176 <_printf_float+0x126>
 8007162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007164:	1cd8      	adds	r0, r3, #3
 8007166:	db02      	blt.n	800716e <_printf_float+0x11e>
 8007168:	6862      	ldr	r2, [r4, #4]
 800716a:	4293      	cmp	r3, r2
 800716c:	dd47      	ble.n	80071fe <_printf_float+0x1ae>
 800716e:	f1aa 0a02 	sub.w	sl, sl, #2
 8007172:	fa5f fa8a 	uxtb.w	sl, sl
 8007176:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800717a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800717c:	d824      	bhi.n	80071c8 <_printf_float+0x178>
 800717e:	3901      	subs	r1, #1
 8007180:	4652      	mov	r2, sl
 8007182:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007186:	9109      	str	r1, [sp, #36]	; 0x24
 8007188:	f7ff ff2f 	bl	8006fea <__exponent>
 800718c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800718e:	1813      	adds	r3, r2, r0
 8007190:	2a01      	cmp	r2, #1
 8007192:	4681      	mov	r9, r0
 8007194:	6123      	str	r3, [r4, #16]
 8007196:	dc02      	bgt.n	800719e <_printf_float+0x14e>
 8007198:	6822      	ldr	r2, [r4, #0]
 800719a:	07d1      	lsls	r1, r2, #31
 800719c:	d501      	bpl.n	80071a2 <_printf_float+0x152>
 800719e:	3301      	adds	r3, #1
 80071a0:	6123      	str	r3, [r4, #16]
 80071a2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d0a5      	beq.n	80070f6 <_printf_float+0xa6>
 80071aa:	232d      	movs	r3, #45	; 0x2d
 80071ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071b0:	e7a1      	b.n	80070f6 <_printf_float+0xa6>
 80071b2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80071b6:	f000 8177 	beq.w	80074a8 <_printf_float+0x458>
 80071ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80071be:	d1bb      	bne.n	8007138 <_printf_float+0xe8>
 80071c0:	2900      	cmp	r1, #0
 80071c2:	d1b9      	bne.n	8007138 <_printf_float+0xe8>
 80071c4:	2301      	movs	r3, #1
 80071c6:	e7b6      	b.n	8007136 <_printf_float+0xe6>
 80071c8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80071cc:	d119      	bne.n	8007202 <_printf_float+0x1b2>
 80071ce:	2900      	cmp	r1, #0
 80071d0:	6863      	ldr	r3, [r4, #4]
 80071d2:	dd0c      	ble.n	80071ee <_printf_float+0x19e>
 80071d4:	6121      	str	r1, [r4, #16]
 80071d6:	b913      	cbnz	r3, 80071de <_printf_float+0x18e>
 80071d8:	6822      	ldr	r2, [r4, #0]
 80071da:	07d2      	lsls	r2, r2, #31
 80071dc:	d502      	bpl.n	80071e4 <_printf_float+0x194>
 80071de:	3301      	adds	r3, #1
 80071e0:	440b      	add	r3, r1
 80071e2:	6123      	str	r3, [r4, #16]
 80071e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071e6:	65a3      	str	r3, [r4, #88]	; 0x58
 80071e8:	f04f 0900 	mov.w	r9, #0
 80071ec:	e7d9      	b.n	80071a2 <_printf_float+0x152>
 80071ee:	b913      	cbnz	r3, 80071f6 <_printf_float+0x1a6>
 80071f0:	6822      	ldr	r2, [r4, #0]
 80071f2:	07d0      	lsls	r0, r2, #31
 80071f4:	d501      	bpl.n	80071fa <_printf_float+0x1aa>
 80071f6:	3302      	adds	r3, #2
 80071f8:	e7f3      	b.n	80071e2 <_printf_float+0x192>
 80071fa:	2301      	movs	r3, #1
 80071fc:	e7f1      	b.n	80071e2 <_printf_float+0x192>
 80071fe:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007202:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007206:	4293      	cmp	r3, r2
 8007208:	db05      	blt.n	8007216 <_printf_float+0x1c6>
 800720a:	6822      	ldr	r2, [r4, #0]
 800720c:	6123      	str	r3, [r4, #16]
 800720e:	07d1      	lsls	r1, r2, #31
 8007210:	d5e8      	bpl.n	80071e4 <_printf_float+0x194>
 8007212:	3301      	adds	r3, #1
 8007214:	e7e5      	b.n	80071e2 <_printf_float+0x192>
 8007216:	2b00      	cmp	r3, #0
 8007218:	bfd4      	ite	le
 800721a:	f1c3 0302 	rsble	r3, r3, #2
 800721e:	2301      	movgt	r3, #1
 8007220:	4413      	add	r3, r2
 8007222:	e7de      	b.n	80071e2 <_printf_float+0x192>
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	055a      	lsls	r2, r3, #21
 8007228:	d407      	bmi.n	800723a <_printf_float+0x1ea>
 800722a:	6923      	ldr	r3, [r4, #16]
 800722c:	4642      	mov	r2, r8
 800722e:	4631      	mov	r1, r6
 8007230:	4628      	mov	r0, r5
 8007232:	47b8      	blx	r7
 8007234:	3001      	adds	r0, #1
 8007236:	d12b      	bne.n	8007290 <_printf_float+0x240>
 8007238:	e767      	b.n	800710a <_printf_float+0xba>
 800723a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800723e:	f240 80dc 	bls.w	80073fa <_printf_float+0x3aa>
 8007242:	2200      	movs	r2, #0
 8007244:	2300      	movs	r3, #0
 8007246:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800724a:	f7f9 fc5d 	bl	8000b08 <__aeabi_dcmpeq>
 800724e:	2800      	cmp	r0, #0
 8007250:	d033      	beq.n	80072ba <_printf_float+0x26a>
 8007252:	2301      	movs	r3, #1
 8007254:	4a41      	ldr	r2, [pc, #260]	; (800735c <_printf_float+0x30c>)
 8007256:	4631      	mov	r1, r6
 8007258:	4628      	mov	r0, r5
 800725a:	47b8      	blx	r7
 800725c:	3001      	adds	r0, #1
 800725e:	f43f af54 	beq.w	800710a <_printf_float+0xba>
 8007262:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007266:	429a      	cmp	r2, r3
 8007268:	db02      	blt.n	8007270 <_printf_float+0x220>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	07d8      	lsls	r0, r3, #31
 800726e:	d50f      	bpl.n	8007290 <_printf_float+0x240>
 8007270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007274:	4631      	mov	r1, r6
 8007276:	4628      	mov	r0, r5
 8007278:	47b8      	blx	r7
 800727a:	3001      	adds	r0, #1
 800727c:	f43f af45 	beq.w	800710a <_printf_float+0xba>
 8007280:	f04f 0800 	mov.w	r8, #0
 8007284:	f104 091a 	add.w	r9, r4, #26
 8007288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728a:	3b01      	subs	r3, #1
 800728c:	4543      	cmp	r3, r8
 800728e:	dc09      	bgt.n	80072a4 <_printf_float+0x254>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	079b      	lsls	r3, r3, #30
 8007294:	f100 8103 	bmi.w	800749e <_printf_float+0x44e>
 8007298:	68e0      	ldr	r0, [r4, #12]
 800729a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800729c:	4298      	cmp	r0, r3
 800729e:	bfb8      	it	lt
 80072a0:	4618      	movlt	r0, r3
 80072a2:	e734      	b.n	800710e <_printf_float+0xbe>
 80072a4:	2301      	movs	r3, #1
 80072a6:	464a      	mov	r2, r9
 80072a8:	4631      	mov	r1, r6
 80072aa:	4628      	mov	r0, r5
 80072ac:	47b8      	blx	r7
 80072ae:	3001      	adds	r0, #1
 80072b0:	f43f af2b 	beq.w	800710a <_printf_float+0xba>
 80072b4:	f108 0801 	add.w	r8, r8, #1
 80072b8:	e7e6      	b.n	8007288 <_printf_float+0x238>
 80072ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072bc:	2b00      	cmp	r3, #0
 80072be:	dc2b      	bgt.n	8007318 <_printf_float+0x2c8>
 80072c0:	2301      	movs	r3, #1
 80072c2:	4a26      	ldr	r2, [pc, #152]	; (800735c <_printf_float+0x30c>)
 80072c4:	4631      	mov	r1, r6
 80072c6:	4628      	mov	r0, r5
 80072c8:	47b8      	blx	r7
 80072ca:	3001      	adds	r0, #1
 80072cc:	f43f af1d 	beq.w	800710a <_printf_float+0xba>
 80072d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d2:	b923      	cbnz	r3, 80072de <_printf_float+0x28e>
 80072d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072d6:	b913      	cbnz	r3, 80072de <_printf_float+0x28e>
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	07d9      	lsls	r1, r3, #31
 80072dc:	d5d8      	bpl.n	8007290 <_printf_float+0x240>
 80072de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072e2:	4631      	mov	r1, r6
 80072e4:	4628      	mov	r0, r5
 80072e6:	47b8      	blx	r7
 80072e8:	3001      	adds	r0, #1
 80072ea:	f43f af0e 	beq.w	800710a <_printf_float+0xba>
 80072ee:	f04f 0900 	mov.w	r9, #0
 80072f2:	f104 0a1a 	add.w	sl, r4, #26
 80072f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f8:	425b      	negs	r3, r3
 80072fa:	454b      	cmp	r3, r9
 80072fc:	dc01      	bgt.n	8007302 <_printf_float+0x2b2>
 80072fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007300:	e794      	b.n	800722c <_printf_float+0x1dc>
 8007302:	2301      	movs	r3, #1
 8007304:	4652      	mov	r2, sl
 8007306:	4631      	mov	r1, r6
 8007308:	4628      	mov	r0, r5
 800730a:	47b8      	blx	r7
 800730c:	3001      	adds	r0, #1
 800730e:	f43f aefc 	beq.w	800710a <_printf_float+0xba>
 8007312:	f109 0901 	add.w	r9, r9, #1
 8007316:	e7ee      	b.n	80072f6 <_printf_float+0x2a6>
 8007318:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800731a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800731c:	429a      	cmp	r2, r3
 800731e:	bfa8      	it	ge
 8007320:	461a      	movge	r2, r3
 8007322:	2a00      	cmp	r2, #0
 8007324:	4691      	mov	r9, r2
 8007326:	dd07      	ble.n	8007338 <_printf_float+0x2e8>
 8007328:	4613      	mov	r3, r2
 800732a:	4631      	mov	r1, r6
 800732c:	4642      	mov	r2, r8
 800732e:	4628      	mov	r0, r5
 8007330:	47b8      	blx	r7
 8007332:	3001      	adds	r0, #1
 8007334:	f43f aee9 	beq.w	800710a <_printf_float+0xba>
 8007338:	f104 031a 	add.w	r3, r4, #26
 800733c:	f04f 0b00 	mov.w	fp, #0
 8007340:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007344:	9306      	str	r3, [sp, #24]
 8007346:	e015      	b.n	8007374 <_printf_float+0x324>
 8007348:	7fefffff 	.word	0x7fefffff
 800734c:	08008ff0 	.word	0x08008ff0
 8007350:	08008fec 	.word	0x08008fec
 8007354:	08008ff8 	.word	0x08008ff8
 8007358:	08008ff4 	.word	0x08008ff4
 800735c:	08008ffc 	.word	0x08008ffc
 8007360:	2301      	movs	r3, #1
 8007362:	9a06      	ldr	r2, [sp, #24]
 8007364:	4631      	mov	r1, r6
 8007366:	4628      	mov	r0, r5
 8007368:	47b8      	blx	r7
 800736a:	3001      	adds	r0, #1
 800736c:	f43f aecd 	beq.w	800710a <_printf_float+0xba>
 8007370:	f10b 0b01 	add.w	fp, fp, #1
 8007374:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007378:	ebaa 0309 	sub.w	r3, sl, r9
 800737c:	455b      	cmp	r3, fp
 800737e:	dcef      	bgt.n	8007360 <_printf_float+0x310>
 8007380:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007384:	429a      	cmp	r2, r3
 8007386:	44d0      	add	r8, sl
 8007388:	db15      	blt.n	80073b6 <_printf_float+0x366>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	07da      	lsls	r2, r3, #31
 800738e:	d412      	bmi.n	80073b6 <_printf_float+0x366>
 8007390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007392:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007394:	eba3 020a 	sub.w	r2, r3, sl
 8007398:	eba3 0a01 	sub.w	sl, r3, r1
 800739c:	4592      	cmp	sl, r2
 800739e:	bfa8      	it	ge
 80073a0:	4692      	movge	sl, r2
 80073a2:	f1ba 0f00 	cmp.w	sl, #0
 80073a6:	dc0e      	bgt.n	80073c6 <_printf_float+0x376>
 80073a8:	f04f 0800 	mov.w	r8, #0
 80073ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073b0:	f104 091a 	add.w	r9, r4, #26
 80073b4:	e019      	b.n	80073ea <_printf_float+0x39a>
 80073b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073ba:	4631      	mov	r1, r6
 80073bc:	4628      	mov	r0, r5
 80073be:	47b8      	blx	r7
 80073c0:	3001      	adds	r0, #1
 80073c2:	d1e5      	bne.n	8007390 <_printf_float+0x340>
 80073c4:	e6a1      	b.n	800710a <_printf_float+0xba>
 80073c6:	4653      	mov	r3, sl
 80073c8:	4642      	mov	r2, r8
 80073ca:	4631      	mov	r1, r6
 80073cc:	4628      	mov	r0, r5
 80073ce:	47b8      	blx	r7
 80073d0:	3001      	adds	r0, #1
 80073d2:	d1e9      	bne.n	80073a8 <_printf_float+0x358>
 80073d4:	e699      	b.n	800710a <_printf_float+0xba>
 80073d6:	2301      	movs	r3, #1
 80073d8:	464a      	mov	r2, r9
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	47b8      	blx	r7
 80073e0:	3001      	adds	r0, #1
 80073e2:	f43f ae92 	beq.w	800710a <_printf_float+0xba>
 80073e6:	f108 0801 	add.w	r8, r8, #1
 80073ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073ee:	1a9b      	subs	r3, r3, r2
 80073f0:	eba3 030a 	sub.w	r3, r3, sl
 80073f4:	4543      	cmp	r3, r8
 80073f6:	dcee      	bgt.n	80073d6 <_printf_float+0x386>
 80073f8:	e74a      	b.n	8007290 <_printf_float+0x240>
 80073fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073fc:	2a01      	cmp	r2, #1
 80073fe:	dc01      	bgt.n	8007404 <_printf_float+0x3b4>
 8007400:	07db      	lsls	r3, r3, #31
 8007402:	d53a      	bpl.n	800747a <_printf_float+0x42a>
 8007404:	2301      	movs	r3, #1
 8007406:	4642      	mov	r2, r8
 8007408:	4631      	mov	r1, r6
 800740a:	4628      	mov	r0, r5
 800740c:	47b8      	blx	r7
 800740e:	3001      	adds	r0, #1
 8007410:	f43f ae7b 	beq.w	800710a <_printf_float+0xba>
 8007414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007418:	4631      	mov	r1, r6
 800741a:	4628      	mov	r0, r5
 800741c:	47b8      	blx	r7
 800741e:	3001      	adds	r0, #1
 8007420:	f108 0801 	add.w	r8, r8, #1
 8007424:	f43f ae71 	beq.w	800710a <_printf_float+0xba>
 8007428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800742a:	2200      	movs	r2, #0
 800742c:	f103 3aff 	add.w	sl, r3, #4294967295
 8007430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007434:	2300      	movs	r3, #0
 8007436:	f7f9 fb67 	bl	8000b08 <__aeabi_dcmpeq>
 800743a:	b9c8      	cbnz	r0, 8007470 <_printf_float+0x420>
 800743c:	4653      	mov	r3, sl
 800743e:	4642      	mov	r2, r8
 8007440:	4631      	mov	r1, r6
 8007442:	4628      	mov	r0, r5
 8007444:	47b8      	blx	r7
 8007446:	3001      	adds	r0, #1
 8007448:	d10e      	bne.n	8007468 <_printf_float+0x418>
 800744a:	e65e      	b.n	800710a <_printf_float+0xba>
 800744c:	2301      	movs	r3, #1
 800744e:	4652      	mov	r2, sl
 8007450:	4631      	mov	r1, r6
 8007452:	4628      	mov	r0, r5
 8007454:	47b8      	blx	r7
 8007456:	3001      	adds	r0, #1
 8007458:	f43f ae57 	beq.w	800710a <_printf_float+0xba>
 800745c:	f108 0801 	add.w	r8, r8, #1
 8007460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007462:	3b01      	subs	r3, #1
 8007464:	4543      	cmp	r3, r8
 8007466:	dcf1      	bgt.n	800744c <_printf_float+0x3fc>
 8007468:	464b      	mov	r3, r9
 800746a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800746e:	e6de      	b.n	800722e <_printf_float+0x1de>
 8007470:	f04f 0800 	mov.w	r8, #0
 8007474:	f104 0a1a 	add.w	sl, r4, #26
 8007478:	e7f2      	b.n	8007460 <_printf_float+0x410>
 800747a:	2301      	movs	r3, #1
 800747c:	e7df      	b.n	800743e <_printf_float+0x3ee>
 800747e:	2301      	movs	r3, #1
 8007480:	464a      	mov	r2, r9
 8007482:	4631      	mov	r1, r6
 8007484:	4628      	mov	r0, r5
 8007486:	47b8      	blx	r7
 8007488:	3001      	adds	r0, #1
 800748a:	f43f ae3e 	beq.w	800710a <_printf_float+0xba>
 800748e:	f108 0801 	add.w	r8, r8, #1
 8007492:	68e3      	ldr	r3, [r4, #12]
 8007494:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007496:	1a9b      	subs	r3, r3, r2
 8007498:	4543      	cmp	r3, r8
 800749a:	dcf0      	bgt.n	800747e <_printf_float+0x42e>
 800749c:	e6fc      	b.n	8007298 <_printf_float+0x248>
 800749e:	f04f 0800 	mov.w	r8, #0
 80074a2:	f104 0919 	add.w	r9, r4, #25
 80074a6:	e7f4      	b.n	8007492 <_printf_float+0x442>
 80074a8:	2900      	cmp	r1, #0
 80074aa:	f43f ae8b 	beq.w	80071c4 <_printf_float+0x174>
 80074ae:	2300      	movs	r3, #0
 80074b0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80074b4:	ab09      	add	r3, sp, #36	; 0x24
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	ec49 8b10 	vmov	d0, r8, r9
 80074bc:	6022      	str	r2, [r4, #0]
 80074be:	f8cd a004 	str.w	sl, [sp, #4]
 80074c2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80074c6:	4628      	mov	r0, r5
 80074c8:	f7ff fd2e 	bl	8006f28 <__cvt>
 80074cc:	4680      	mov	r8, r0
 80074ce:	e648      	b.n	8007162 <_printf_float+0x112>

080074d0 <_printf_common>:
 80074d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d4:	4691      	mov	r9, r2
 80074d6:	461f      	mov	r7, r3
 80074d8:	688a      	ldr	r2, [r1, #8]
 80074da:	690b      	ldr	r3, [r1, #16]
 80074dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074e0:	4293      	cmp	r3, r2
 80074e2:	bfb8      	it	lt
 80074e4:	4613      	movlt	r3, r2
 80074e6:	f8c9 3000 	str.w	r3, [r9]
 80074ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074ee:	4606      	mov	r6, r0
 80074f0:	460c      	mov	r4, r1
 80074f2:	b112      	cbz	r2, 80074fa <_printf_common+0x2a>
 80074f4:	3301      	adds	r3, #1
 80074f6:	f8c9 3000 	str.w	r3, [r9]
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	0699      	lsls	r1, r3, #26
 80074fe:	bf42      	ittt	mi
 8007500:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007504:	3302      	addmi	r3, #2
 8007506:	f8c9 3000 	strmi.w	r3, [r9]
 800750a:	6825      	ldr	r5, [r4, #0]
 800750c:	f015 0506 	ands.w	r5, r5, #6
 8007510:	d107      	bne.n	8007522 <_printf_common+0x52>
 8007512:	f104 0a19 	add.w	sl, r4, #25
 8007516:	68e3      	ldr	r3, [r4, #12]
 8007518:	f8d9 2000 	ldr.w	r2, [r9]
 800751c:	1a9b      	subs	r3, r3, r2
 800751e:	42ab      	cmp	r3, r5
 8007520:	dc28      	bgt.n	8007574 <_printf_common+0xa4>
 8007522:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007526:	6822      	ldr	r2, [r4, #0]
 8007528:	3300      	adds	r3, #0
 800752a:	bf18      	it	ne
 800752c:	2301      	movne	r3, #1
 800752e:	0692      	lsls	r2, r2, #26
 8007530:	d42d      	bmi.n	800758e <_printf_common+0xbe>
 8007532:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007536:	4639      	mov	r1, r7
 8007538:	4630      	mov	r0, r6
 800753a:	47c0      	blx	r8
 800753c:	3001      	adds	r0, #1
 800753e:	d020      	beq.n	8007582 <_printf_common+0xb2>
 8007540:	6823      	ldr	r3, [r4, #0]
 8007542:	68e5      	ldr	r5, [r4, #12]
 8007544:	f8d9 2000 	ldr.w	r2, [r9]
 8007548:	f003 0306 	and.w	r3, r3, #6
 800754c:	2b04      	cmp	r3, #4
 800754e:	bf08      	it	eq
 8007550:	1aad      	subeq	r5, r5, r2
 8007552:	68a3      	ldr	r3, [r4, #8]
 8007554:	6922      	ldr	r2, [r4, #16]
 8007556:	bf0c      	ite	eq
 8007558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800755c:	2500      	movne	r5, #0
 800755e:	4293      	cmp	r3, r2
 8007560:	bfc4      	itt	gt
 8007562:	1a9b      	subgt	r3, r3, r2
 8007564:	18ed      	addgt	r5, r5, r3
 8007566:	f04f 0900 	mov.w	r9, #0
 800756a:	341a      	adds	r4, #26
 800756c:	454d      	cmp	r5, r9
 800756e:	d11a      	bne.n	80075a6 <_printf_common+0xd6>
 8007570:	2000      	movs	r0, #0
 8007572:	e008      	b.n	8007586 <_printf_common+0xb6>
 8007574:	2301      	movs	r3, #1
 8007576:	4652      	mov	r2, sl
 8007578:	4639      	mov	r1, r7
 800757a:	4630      	mov	r0, r6
 800757c:	47c0      	blx	r8
 800757e:	3001      	adds	r0, #1
 8007580:	d103      	bne.n	800758a <_printf_common+0xba>
 8007582:	f04f 30ff 	mov.w	r0, #4294967295
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	3501      	adds	r5, #1
 800758c:	e7c3      	b.n	8007516 <_printf_common+0x46>
 800758e:	18e1      	adds	r1, r4, r3
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	2030      	movs	r0, #48	; 0x30
 8007594:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007598:	4422      	add	r2, r4
 800759a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800759e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075a2:	3302      	adds	r3, #2
 80075a4:	e7c5      	b.n	8007532 <_printf_common+0x62>
 80075a6:	2301      	movs	r3, #1
 80075a8:	4622      	mov	r2, r4
 80075aa:	4639      	mov	r1, r7
 80075ac:	4630      	mov	r0, r6
 80075ae:	47c0      	blx	r8
 80075b0:	3001      	adds	r0, #1
 80075b2:	d0e6      	beq.n	8007582 <_printf_common+0xb2>
 80075b4:	f109 0901 	add.w	r9, r9, #1
 80075b8:	e7d8      	b.n	800756c <_printf_common+0x9c>
	...

080075bc <_printf_i>:
 80075bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80075c4:	460c      	mov	r4, r1
 80075c6:	7e09      	ldrb	r1, [r1, #24]
 80075c8:	b085      	sub	sp, #20
 80075ca:	296e      	cmp	r1, #110	; 0x6e
 80075cc:	4617      	mov	r7, r2
 80075ce:	4606      	mov	r6, r0
 80075d0:	4698      	mov	r8, r3
 80075d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075d4:	f000 80b3 	beq.w	800773e <_printf_i+0x182>
 80075d8:	d822      	bhi.n	8007620 <_printf_i+0x64>
 80075da:	2963      	cmp	r1, #99	; 0x63
 80075dc:	d036      	beq.n	800764c <_printf_i+0x90>
 80075de:	d80a      	bhi.n	80075f6 <_printf_i+0x3a>
 80075e0:	2900      	cmp	r1, #0
 80075e2:	f000 80b9 	beq.w	8007758 <_printf_i+0x19c>
 80075e6:	2958      	cmp	r1, #88	; 0x58
 80075e8:	f000 8083 	beq.w	80076f2 <_printf_i+0x136>
 80075ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80075f4:	e032      	b.n	800765c <_printf_i+0xa0>
 80075f6:	2964      	cmp	r1, #100	; 0x64
 80075f8:	d001      	beq.n	80075fe <_printf_i+0x42>
 80075fa:	2969      	cmp	r1, #105	; 0x69
 80075fc:	d1f6      	bne.n	80075ec <_printf_i+0x30>
 80075fe:	6820      	ldr	r0, [r4, #0]
 8007600:	6813      	ldr	r3, [r2, #0]
 8007602:	0605      	lsls	r5, r0, #24
 8007604:	f103 0104 	add.w	r1, r3, #4
 8007608:	d52a      	bpl.n	8007660 <_printf_i+0xa4>
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	6011      	str	r1, [r2, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	da03      	bge.n	800761a <_printf_i+0x5e>
 8007612:	222d      	movs	r2, #45	; 0x2d
 8007614:	425b      	negs	r3, r3
 8007616:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800761a:	486f      	ldr	r0, [pc, #444]	; (80077d8 <_printf_i+0x21c>)
 800761c:	220a      	movs	r2, #10
 800761e:	e039      	b.n	8007694 <_printf_i+0xd8>
 8007620:	2973      	cmp	r1, #115	; 0x73
 8007622:	f000 809d 	beq.w	8007760 <_printf_i+0x1a4>
 8007626:	d808      	bhi.n	800763a <_printf_i+0x7e>
 8007628:	296f      	cmp	r1, #111	; 0x6f
 800762a:	d020      	beq.n	800766e <_printf_i+0xb2>
 800762c:	2970      	cmp	r1, #112	; 0x70
 800762e:	d1dd      	bne.n	80075ec <_printf_i+0x30>
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	f043 0320 	orr.w	r3, r3, #32
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	e003      	b.n	8007642 <_printf_i+0x86>
 800763a:	2975      	cmp	r1, #117	; 0x75
 800763c:	d017      	beq.n	800766e <_printf_i+0xb2>
 800763e:	2978      	cmp	r1, #120	; 0x78
 8007640:	d1d4      	bne.n	80075ec <_printf_i+0x30>
 8007642:	2378      	movs	r3, #120	; 0x78
 8007644:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007648:	4864      	ldr	r0, [pc, #400]	; (80077dc <_printf_i+0x220>)
 800764a:	e055      	b.n	80076f8 <_printf_i+0x13c>
 800764c:	6813      	ldr	r3, [r2, #0]
 800764e:	1d19      	adds	r1, r3, #4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6011      	str	r1, [r2, #0]
 8007654:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007658:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800765c:	2301      	movs	r3, #1
 800765e:	e08c      	b.n	800777a <_printf_i+0x1be>
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	6011      	str	r1, [r2, #0]
 8007664:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007668:	bf18      	it	ne
 800766a:	b21b      	sxthne	r3, r3
 800766c:	e7cf      	b.n	800760e <_printf_i+0x52>
 800766e:	6813      	ldr	r3, [r2, #0]
 8007670:	6825      	ldr	r5, [r4, #0]
 8007672:	1d18      	adds	r0, r3, #4
 8007674:	6010      	str	r0, [r2, #0]
 8007676:	0628      	lsls	r0, r5, #24
 8007678:	d501      	bpl.n	800767e <_printf_i+0xc2>
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	e002      	b.n	8007684 <_printf_i+0xc8>
 800767e:	0668      	lsls	r0, r5, #25
 8007680:	d5fb      	bpl.n	800767a <_printf_i+0xbe>
 8007682:	881b      	ldrh	r3, [r3, #0]
 8007684:	4854      	ldr	r0, [pc, #336]	; (80077d8 <_printf_i+0x21c>)
 8007686:	296f      	cmp	r1, #111	; 0x6f
 8007688:	bf14      	ite	ne
 800768a:	220a      	movne	r2, #10
 800768c:	2208      	moveq	r2, #8
 800768e:	2100      	movs	r1, #0
 8007690:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007694:	6865      	ldr	r5, [r4, #4]
 8007696:	60a5      	str	r5, [r4, #8]
 8007698:	2d00      	cmp	r5, #0
 800769a:	f2c0 8095 	blt.w	80077c8 <_printf_i+0x20c>
 800769e:	6821      	ldr	r1, [r4, #0]
 80076a0:	f021 0104 	bic.w	r1, r1, #4
 80076a4:	6021      	str	r1, [r4, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d13d      	bne.n	8007726 <_printf_i+0x16a>
 80076aa:	2d00      	cmp	r5, #0
 80076ac:	f040 808e 	bne.w	80077cc <_printf_i+0x210>
 80076b0:	4665      	mov	r5, ip
 80076b2:	2a08      	cmp	r2, #8
 80076b4:	d10b      	bne.n	80076ce <_printf_i+0x112>
 80076b6:	6823      	ldr	r3, [r4, #0]
 80076b8:	07db      	lsls	r3, r3, #31
 80076ba:	d508      	bpl.n	80076ce <_printf_i+0x112>
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	6862      	ldr	r2, [r4, #4]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	bfde      	ittt	le
 80076c4:	2330      	movle	r3, #48	; 0x30
 80076c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076ce:	ebac 0305 	sub.w	r3, ip, r5
 80076d2:	6123      	str	r3, [r4, #16]
 80076d4:	f8cd 8000 	str.w	r8, [sp]
 80076d8:	463b      	mov	r3, r7
 80076da:	aa03      	add	r2, sp, #12
 80076dc:	4621      	mov	r1, r4
 80076de:	4630      	mov	r0, r6
 80076e0:	f7ff fef6 	bl	80074d0 <_printf_common>
 80076e4:	3001      	adds	r0, #1
 80076e6:	d14d      	bne.n	8007784 <_printf_i+0x1c8>
 80076e8:	f04f 30ff 	mov.w	r0, #4294967295
 80076ec:	b005      	add	sp, #20
 80076ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076f2:	4839      	ldr	r0, [pc, #228]	; (80077d8 <_printf_i+0x21c>)
 80076f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80076f8:	6813      	ldr	r3, [r2, #0]
 80076fa:	6821      	ldr	r1, [r4, #0]
 80076fc:	1d1d      	adds	r5, r3, #4
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6015      	str	r5, [r2, #0]
 8007702:	060a      	lsls	r2, r1, #24
 8007704:	d50b      	bpl.n	800771e <_printf_i+0x162>
 8007706:	07ca      	lsls	r2, r1, #31
 8007708:	bf44      	itt	mi
 800770a:	f041 0120 	orrmi.w	r1, r1, #32
 800770e:	6021      	strmi	r1, [r4, #0]
 8007710:	b91b      	cbnz	r3, 800771a <_printf_i+0x15e>
 8007712:	6822      	ldr	r2, [r4, #0]
 8007714:	f022 0220 	bic.w	r2, r2, #32
 8007718:	6022      	str	r2, [r4, #0]
 800771a:	2210      	movs	r2, #16
 800771c:	e7b7      	b.n	800768e <_printf_i+0xd2>
 800771e:	064d      	lsls	r5, r1, #25
 8007720:	bf48      	it	mi
 8007722:	b29b      	uxthmi	r3, r3
 8007724:	e7ef      	b.n	8007706 <_printf_i+0x14a>
 8007726:	4665      	mov	r5, ip
 8007728:	fbb3 f1f2 	udiv	r1, r3, r2
 800772c:	fb02 3311 	mls	r3, r2, r1, r3
 8007730:	5cc3      	ldrb	r3, [r0, r3]
 8007732:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007736:	460b      	mov	r3, r1
 8007738:	2900      	cmp	r1, #0
 800773a:	d1f5      	bne.n	8007728 <_printf_i+0x16c>
 800773c:	e7b9      	b.n	80076b2 <_printf_i+0xf6>
 800773e:	6813      	ldr	r3, [r2, #0]
 8007740:	6825      	ldr	r5, [r4, #0]
 8007742:	6961      	ldr	r1, [r4, #20]
 8007744:	1d18      	adds	r0, r3, #4
 8007746:	6010      	str	r0, [r2, #0]
 8007748:	0628      	lsls	r0, r5, #24
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	d501      	bpl.n	8007752 <_printf_i+0x196>
 800774e:	6019      	str	r1, [r3, #0]
 8007750:	e002      	b.n	8007758 <_printf_i+0x19c>
 8007752:	066a      	lsls	r2, r5, #25
 8007754:	d5fb      	bpl.n	800774e <_printf_i+0x192>
 8007756:	8019      	strh	r1, [r3, #0]
 8007758:	2300      	movs	r3, #0
 800775a:	6123      	str	r3, [r4, #16]
 800775c:	4665      	mov	r5, ip
 800775e:	e7b9      	b.n	80076d4 <_printf_i+0x118>
 8007760:	6813      	ldr	r3, [r2, #0]
 8007762:	1d19      	adds	r1, r3, #4
 8007764:	6011      	str	r1, [r2, #0]
 8007766:	681d      	ldr	r5, [r3, #0]
 8007768:	6862      	ldr	r2, [r4, #4]
 800776a:	2100      	movs	r1, #0
 800776c:	4628      	mov	r0, r5
 800776e:	f7f8 fd57 	bl	8000220 <memchr>
 8007772:	b108      	cbz	r0, 8007778 <_printf_i+0x1bc>
 8007774:	1b40      	subs	r0, r0, r5
 8007776:	6060      	str	r0, [r4, #4]
 8007778:	6863      	ldr	r3, [r4, #4]
 800777a:	6123      	str	r3, [r4, #16]
 800777c:	2300      	movs	r3, #0
 800777e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007782:	e7a7      	b.n	80076d4 <_printf_i+0x118>
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	462a      	mov	r2, r5
 8007788:	4639      	mov	r1, r7
 800778a:	4630      	mov	r0, r6
 800778c:	47c0      	blx	r8
 800778e:	3001      	adds	r0, #1
 8007790:	d0aa      	beq.n	80076e8 <_printf_i+0x12c>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	079b      	lsls	r3, r3, #30
 8007796:	d413      	bmi.n	80077c0 <_printf_i+0x204>
 8007798:	68e0      	ldr	r0, [r4, #12]
 800779a:	9b03      	ldr	r3, [sp, #12]
 800779c:	4298      	cmp	r0, r3
 800779e:	bfb8      	it	lt
 80077a0:	4618      	movlt	r0, r3
 80077a2:	e7a3      	b.n	80076ec <_printf_i+0x130>
 80077a4:	2301      	movs	r3, #1
 80077a6:	464a      	mov	r2, r9
 80077a8:	4639      	mov	r1, r7
 80077aa:	4630      	mov	r0, r6
 80077ac:	47c0      	blx	r8
 80077ae:	3001      	adds	r0, #1
 80077b0:	d09a      	beq.n	80076e8 <_printf_i+0x12c>
 80077b2:	3501      	adds	r5, #1
 80077b4:	68e3      	ldr	r3, [r4, #12]
 80077b6:	9a03      	ldr	r2, [sp, #12]
 80077b8:	1a9b      	subs	r3, r3, r2
 80077ba:	42ab      	cmp	r3, r5
 80077bc:	dcf2      	bgt.n	80077a4 <_printf_i+0x1e8>
 80077be:	e7eb      	b.n	8007798 <_printf_i+0x1dc>
 80077c0:	2500      	movs	r5, #0
 80077c2:	f104 0919 	add.w	r9, r4, #25
 80077c6:	e7f5      	b.n	80077b4 <_printf_i+0x1f8>
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1ac      	bne.n	8007726 <_printf_i+0x16a>
 80077cc:	7803      	ldrb	r3, [r0, #0]
 80077ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d6:	e76c      	b.n	80076b2 <_printf_i+0xf6>
 80077d8:	08008ffe 	.word	0x08008ffe
 80077dc:	0800900f 	.word	0x0800900f

080077e0 <siprintf>:
 80077e0:	b40e      	push	{r1, r2, r3}
 80077e2:	b500      	push	{lr}
 80077e4:	b09c      	sub	sp, #112	; 0x70
 80077e6:	ab1d      	add	r3, sp, #116	; 0x74
 80077e8:	9002      	str	r0, [sp, #8]
 80077ea:	9006      	str	r0, [sp, #24]
 80077ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80077f0:	4809      	ldr	r0, [pc, #36]	; (8007818 <siprintf+0x38>)
 80077f2:	9107      	str	r1, [sp, #28]
 80077f4:	9104      	str	r1, [sp, #16]
 80077f6:	4909      	ldr	r1, [pc, #36]	; (800781c <siprintf+0x3c>)
 80077f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077fc:	9105      	str	r1, [sp, #20]
 80077fe:	6800      	ldr	r0, [r0, #0]
 8007800:	9301      	str	r3, [sp, #4]
 8007802:	a902      	add	r1, sp, #8
 8007804:	f001 fa5c 	bl	8008cc0 <_svfiprintf_r>
 8007808:	9b02      	ldr	r3, [sp, #8]
 800780a:	2200      	movs	r2, #0
 800780c:	701a      	strb	r2, [r3, #0]
 800780e:	b01c      	add	sp, #112	; 0x70
 8007810:	f85d eb04 	ldr.w	lr, [sp], #4
 8007814:	b003      	add	sp, #12
 8007816:	4770      	bx	lr
 8007818:	2000000c 	.word	0x2000000c
 800781c:	ffff0208 	.word	0xffff0208

08007820 <quorem>:
 8007820:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007824:	6903      	ldr	r3, [r0, #16]
 8007826:	690c      	ldr	r4, [r1, #16]
 8007828:	42a3      	cmp	r3, r4
 800782a:	4680      	mov	r8, r0
 800782c:	f2c0 8082 	blt.w	8007934 <quorem+0x114>
 8007830:	3c01      	subs	r4, #1
 8007832:	f101 0714 	add.w	r7, r1, #20
 8007836:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800783a:	f100 0614 	add.w	r6, r0, #20
 800783e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007842:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007846:	eb06 030c 	add.w	r3, r6, ip
 800784a:	3501      	adds	r5, #1
 800784c:	eb07 090c 	add.w	r9, r7, ip
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	fbb0 f5f5 	udiv	r5, r0, r5
 8007856:	b395      	cbz	r5, 80078be <quorem+0x9e>
 8007858:	f04f 0a00 	mov.w	sl, #0
 800785c:	4638      	mov	r0, r7
 800785e:	46b6      	mov	lr, r6
 8007860:	46d3      	mov	fp, sl
 8007862:	f850 2b04 	ldr.w	r2, [r0], #4
 8007866:	b293      	uxth	r3, r2
 8007868:	fb05 a303 	mla	r3, r5, r3, sl
 800786c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007870:	b29b      	uxth	r3, r3
 8007872:	ebab 0303 	sub.w	r3, fp, r3
 8007876:	0c12      	lsrs	r2, r2, #16
 8007878:	f8de b000 	ldr.w	fp, [lr]
 800787c:	fb05 a202 	mla	r2, r5, r2, sl
 8007880:	fa13 f38b 	uxtah	r3, r3, fp
 8007884:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007888:	fa1f fb82 	uxth.w	fp, r2
 800788c:	f8de 2000 	ldr.w	r2, [lr]
 8007890:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007894:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007898:	b29b      	uxth	r3, r3
 800789a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789e:	4581      	cmp	r9, r0
 80078a0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80078a4:	f84e 3b04 	str.w	r3, [lr], #4
 80078a8:	d2db      	bcs.n	8007862 <quorem+0x42>
 80078aa:	f856 300c 	ldr.w	r3, [r6, ip]
 80078ae:	b933      	cbnz	r3, 80078be <quorem+0x9e>
 80078b0:	9b01      	ldr	r3, [sp, #4]
 80078b2:	3b04      	subs	r3, #4
 80078b4:	429e      	cmp	r6, r3
 80078b6:	461a      	mov	r2, r3
 80078b8:	d330      	bcc.n	800791c <quorem+0xfc>
 80078ba:	f8c8 4010 	str.w	r4, [r8, #16]
 80078be:	4640      	mov	r0, r8
 80078c0:	f001 f828 	bl	8008914 <__mcmp>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	db25      	blt.n	8007914 <quorem+0xf4>
 80078c8:	3501      	adds	r5, #1
 80078ca:	4630      	mov	r0, r6
 80078cc:	f04f 0c00 	mov.w	ip, #0
 80078d0:	f857 2b04 	ldr.w	r2, [r7], #4
 80078d4:	f8d0 e000 	ldr.w	lr, [r0]
 80078d8:	b293      	uxth	r3, r2
 80078da:	ebac 0303 	sub.w	r3, ip, r3
 80078de:	0c12      	lsrs	r2, r2, #16
 80078e0:	fa13 f38e 	uxtah	r3, r3, lr
 80078e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078f2:	45b9      	cmp	r9, r7
 80078f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078f8:	f840 3b04 	str.w	r3, [r0], #4
 80078fc:	d2e8      	bcs.n	80078d0 <quorem+0xb0>
 80078fe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007902:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007906:	b92a      	cbnz	r2, 8007914 <quorem+0xf4>
 8007908:	3b04      	subs	r3, #4
 800790a:	429e      	cmp	r6, r3
 800790c:	461a      	mov	r2, r3
 800790e:	d30b      	bcc.n	8007928 <quorem+0x108>
 8007910:	f8c8 4010 	str.w	r4, [r8, #16]
 8007914:	4628      	mov	r0, r5
 8007916:	b003      	add	sp, #12
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	6812      	ldr	r2, [r2, #0]
 800791e:	3b04      	subs	r3, #4
 8007920:	2a00      	cmp	r2, #0
 8007922:	d1ca      	bne.n	80078ba <quorem+0x9a>
 8007924:	3c01      	subs	r4, #1
 8007926:	e7c5      	b.n	80078b4 <quorem+0x94>
 8007928:	6812      	ldr	r2, [r2, #0]
 800792a:	3b04      	subs	r3, #4
 800792c:	2a00      	cmp	r2, #0
 800792e:	d1ef      	bne.n	8007910 <quorem+0xf0>
 8007930:	3c01      	subs	r4, #1
 8007932:	e7ea      	b.n	800790a <quorem+0xea>
 8007934:	2000      	movs	r0, #0
 8007936:	e7ee      	b.n	8007916 <quorem+0xf6>

08007938 <_dtoa_r>:
 8007938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793c:	ec57 6b10 	vmov	r6, r7, d0
 8007940:	b097      	sub	sp, #92	; 0x5c
 8007942:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007944:	9106      	str	r1, [sp, #24]
 8007946:	4604      	mov	r4, r0
 8007948:	920b      	str	r2, [sp, #44]	; 0x2c
 800794a:	9312      	str	r3, [sp, #72]	; 0x48
 800794c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007950:	e9cd 6700 	strd	r6, r7, [sp]
 8007954:	b93d      	cbnz	r5, 8007966 <_dtoa_r+0x2e>
 8007956:	2010      	movs	r0, #16
 8007958:	f000 fdb4 	bl	80084c4 <malloc>
 800795c:	6260      	str	r0, [r4, #36]	; 0x24
 800795e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007962:	6005      	str	r5, [r0, #0]
 8007964:	60c5      	str	r5, [r0, #12]
 8007966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007968:	6819      	ldr	r1, [r3, #0]
 800796a:	b151      	cbz	r1, 8007982 <_dtoa_r+0x4a>
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	604a      	str	r2, [r1, #4]
 8007970:	2301      	movs	r3, #1
 8007972:	4093      	lsls	r3, r2
 8007974:	608b      	str	r3, [r1, #8]
 8007976:	4620      	mov	r0, r4
 8007978:	f000 fdeb 	bl	8008552 <_Bfree>
 800797c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800797e:	2200      	movs	r2, #0
 8007980:	601a      	str	r2, [r3, #0]
 8007982:	1e3b      	subs	r3, r7, #0
 8007984:	bfbb      	ittet	lt
 8007986:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800798a:	9301      	strlt	r3, [sp, #4]
 800798c:	2300      	movge	r3, #0
 800798e:	2201      	movlt	r2, #1
 8007990:	bfac      	ite	ge
 8007992:	f8c8 3000 	strge.w	r3, [r8]
 8007996:	f8c8 2000 	strlt.w	r2, [r8]
 800799a:	4baf      	ldr	r3, [pc, #700]	; (8007c58 <_dtoa_r+0x320>)
 800799c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80079a0:	ea33 0308 	bics.w	r3, r3, r8
 80079a4:	d114      	bne.n	80079d0 <_dtoa_r+0x98>
 80079a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80079ac:	6013      	str	r3, [r2, #0]
 80079ae:	9b00      	ldr	r3, [sp, #0]
 80079b0:	b923      	cbnz	r3, 80079bc <_dtoa_r+0x84>
 80079b2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80079b6:	2800      	cmp	r0, #0
 80079b8:	f000 8542 	beq.w	8008440 <_dtoa_r+0xb08>
 80079bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079be:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007c6c <_dtoa_r+0x334>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f000 8544 	beq.w	8008450 <_dtoa_r+0xb18>
 80079c8:	f10b 0303 	add.w	r3, fp, #3
 80079cc:	f000 bd3e 	b.w	800844c <_dtoa_r+0xb14>
 80079d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079d4:	2200      	movs	r2, #0
 80079d6:	2300      	movs	r3, #0
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f9 f894 	bl	8000b08 <__aeabi_dcmpeq>
 80079e0:	4681      	mov	r9, r0
 80079e2:	b168      	cbz	r0, 8007a00 <_dtoa_r+0xc8>
 80079e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80079e6:	2301      	movs	r3, #1
 80079e8:	6013      	str	r3, [r2, #0]
 80079ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8524 	beq.w	800843a <_dtoa_r+0xb02>
 80079f2:	4b9a      	ldr	r3, [pc, #616]	; (8007c5c <_dtoa_r+0x324>)
 80079f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079f6:	f103 3bff 	add.w	fp, r3, #4294967295
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	f000 bd28 	b.w	8008450 <_dtoa_r+0xb18>
 8007a00:	aa14      	add	r2, sp, #80	; 0x50
 8007a02:	a915      	add	r1, sp, #84	; 0x54
 8007a04:	ec47 6b10 	vmov	d0, r6, r7
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 fffa 	bl	8008a02 <__d2b>
 8007a0e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007a12:	9004      	str	r0, [sp, #16]
 8007a14:	2d00      	cmp	r5, #0
 8007a16:	d07c      	beq.n	8007b12 <_dtoa_r+0x1da>
 8007a18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a1c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007a20:	46b2      	mov	sl, r6
 8007a22:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007a26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007a2a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007a2e:	2200      	movs	r2, #0
 8007a30:	4b8b      	ldr	r3, [pc, #556]	; (8007c60 <_dtoa_r+0x328>)
 8007a32:	4650      	mov	r0, sl
 8007a34:	4659      	mov	r1, fp
 8007a36:	f7f8 fc47 	bl	80002c8 <__aeabi_dsub>
 8007a3a:	a381      	add	r3, pc, #516	; (adr r3, 8007c40 <_dtoa_r+0x308>)
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	f7f8 fdfa 	bl	8000638 <__aeabi_dmul>
 8007a44:	a380      	add	r3, pc, #512	; (adr r3, 8007c48 <_dtoa_r+0x310>)
 8007a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4a:	f7f8 fc3f 	bl	80002cc <__adddf3>
 8007a4e:	4606      	mov	r6, r0
 8007a50:	4628      	mov	r0, r5
 8007a52:	460f      	mov	r7, r1
 8007a54:	f7f8 fd86 	bl	8000564 <__aeabi_i2d>
 8007a58:	a37d      	add	r3, pc, #500	; (adr r3, 8007c50 <_dtoa_r+0x318>)
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	f7f8 fdeb 	bl	8000638 <__aeabi_dmul>
 8007a62:	4602      	mov	r2, r0
 8007a64:	460b      	mov	r3, r1
 8007a66:	4630      	mov	r0, r6
 8007a68:	4639      	mov	r1, r7
 8007a6a:	f7f8 fc2f 	bl	80002cc <__adddf3>
 8007a6e:	4606      	mov	r6, r0
 8007a70:	460f      	mov	r7, r1
 8007a72:	f7f9 f891 	bl	8000b98 <__aeabi_d2iz>
 8007a76:	2200      	movs	r2, #0
 8007a78:	4682      	mov	sl, r0
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	4639      	mov	r1, r7
 8007a80:	f7f9 f84c 	bl	8000b1c <__aeabi_dcmplt>
 8007a84:	b148      	cbz	r0, 8007a9a <_dtoa_r+0x162>
 8007a86:	4650      	mov	r0, sl
 8007a88:	f7f8 fd6c 	bl	8000564 <__aeabi_i2d>
 8007a8c:	4632      	mov	r2, r6
 8007a8e:	463b      	mov	r3, r7
 8007a90:	f7f9 f83a 	bl	8000b08 <__aeabi_dcmpeq>
 8007a94:	b908      	cbnz	r0, 8007a9a <_dtoa_r+0x162>
 8007a96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a9a:	f1ba 0f16 	cmp.w	sl, #22
 8007a9e:	d859      	bhi.n	8007b54 <_dtoa_r+0x21c>
 8007aa0:	4970      	ldr	r1, [pc, #448]	; (8007c64 <_dtoa_r+0x32c>)
 8007aa2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007aa6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aae:	f7f9 f853 	bl	8000b58 <__aeabi_dcmpgt>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d050      	beq.n	8007b58 <_dtoa_r+0x220>
 8007ab6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aba:	2300      	movs	r3, #0
 8007abc:	930f      	str	r3, [sp, #60]	; 0x3c
 8007abe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ac0:	1b5d      	subs	r5, r3, r5
 8007ac2:	f1b5 0801 	subs.w	r8, r5, #1
 8007ac6:	bf49      	itett	mi
 8007ac8:	f1c5 0301 	rsbmi	r3, r5, #1
 8007acc:	2300      	movpl	r3, #0
 8007ace:	9305      	strmi	r3, [sp, #20]
 8007ad0:	f04f 0800 	movmi.w	r8, #0
 8007ad4:	bf58      	it	pl
 8007ad6:	9305      	strpl	r3, [sp, #20]
 8007ad8:	f1ba 0f00 	cmp.w	sl, #0
 8007adc:	db3e      	blt.n	8007b5c <_dtoa_r+0x224>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	44d0      	add	r8, sl
 8007ae2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007ae6:	9307      	str	r3, [sp, #28]
 8007ae8:	9b06      	ldr	r3, [sp, #24]
 8007aea:	2b09      	cmp	r3, #9
 8007aec:	f200 8090 	bhi.w	8007c10 <_dtoa_r+0x2d8>
 8007af0:	2b05      	cmp	r3, #5
 8007af2:	bfc4      	itt	gt
 8007af4:	3b04      	subgt	r3, #4
 8007af6:	9306      	strgt	r3, [sp, #24]
 8007af8:	9b06      	ldr	r3, [sp, #24]
 8007afa:	f1a3 0302 	sub.w	r3, r3, #2
 8007afe:	bfcc      	ite	gt
 8007b00:	2500      	movgt	r5, #0
 8007b02:	2501      	movle	r5, #1
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	f200 808f 	bhi.w	8007c28 <_dtoa_r+0x2f0>
 8007b0a:	e8df f003 	tbb	[pc, r3]
 8007b0e:	7f7d      	.short	0x7f7d
 8007b10:	7131      	.short	0x7131
 8007b12:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007b16:	441d      	add	r5, r3
 8007b18:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007b1c:	2820      	cmp	r0, #32
 8007b1e:	dd13      	ble.n	8007b48 <_dtoa_r+0x210>
 8007b20:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007b24:	9b00      	ldr	r3, [sp, #0]
 8007b26:	fa08 f800 	lsl.w	r8, r8, r0
 8007b2a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007b2e:	fa23 f000 	lsr.w	r0, r3, r0
 8007b32:	ea48 0000 	orr.w	r0, r8, r0
 8007b36:	f7f8 fd05 	bl	8000544 <__aeabi_ui2d>
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	4682      	mov	sl, r0
 8007b3e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007b42:	3d01      	subs	r5, #1
 8007b44:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b46:	e772      	b.n	8007a2e <_dtoa_r+0xf6>
 8007b48:	9b00      	ldr	r3, [sp, #0]
 8007b4a:	f1c0 0020 	rsb	r0, r0, #32
 8007b4e:	fa03 f000 	lsl.w	r0, r3, r0
 8007b52:	e7f0      	b.n	8007b36 <_dtoa_r+0x1fe>
 8007b54:	2301      	movs	r3, #1
 8007b56:	e7b1      	b.n	8007abc <_dtoa_r+0x184>
 8007b58:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b5a:	e7b0      	b.n	8007abe <_dtoa_r+0x186>
 8007b5c:	9b05      	ldr	r3, [sp, #20]
 8007b5e:	eba3 030a 	sub.w	r3, r3, sl
 8007b62:	9305      	str	r3, [sp, #20]
 8007b64:	f1ca 0300 	rsb	r3, sl, #0
 8007b68:	9307      	str	r3, [sp, #28]
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b6e:	e7bb      	b.n	8007ae8 <_dtoa_r+0x1b0>
 8007b70:	2301      	movs	r3, #1
 8007b72:	930a      	str	r3, [sp, #40]	; 0x28
 8007b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	dd59      	ble.n	8007c2e <_dtoa_r+0x2f6>
 8007b7a:	9302      	str	r3, [sp, #8]
 8007b7c:	4699      	mov	r9, r3
 8007b7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b80:	2200      	movs	r2, #0
 8007b82:	6072      	str	r2, [r6, #4]
 8007b84:	2204      	movs	r2, #4
 8007b86:	f102 0014 	add.w	r0, r2, #20
 8007b8a:	4298      	cmp	r0, r3
 8007b8c:	6871      	ldr	r1, [r6, #4]
 8007b8e:	d953      	bls.n	8007c38 <_dtoa_r+0x300>
 8007b90:	4620      	mov	r0, r4
 8007b92:	f000 fcaa 	bl	80084ea <_Balloc>
 8007b96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b98:	6030      	str	r0, [r6, #0]
 8007b9a:	f1b9 0f0e 	cmp.w	r9, #14
 8007b9e:	f8d3 b000 	ldr.w	fp, [r3]
 8007ba2:	f200 80e6 	bhi.w	8007d72 <_dtoa_r+0x43a>
 8007ba6:	2d00      	cmp	r5, #0
 8007ba8:	f000 80e3 	beq.w	8007d72 <_dtoa_r+0x43a>
 8007bac:	ed9d 7b00 	vldr	d7, [sp]
 8007bb0:	f1ba 0f00 	cmp.w	sl, #0
 8007bb4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007bb8:	dd74      	ble.n	8007ca4 <_dtoa_r+0x36c>
 8007bba:	4a2a      	ldr	r2, [pc, #168]	; (8007c64 <_dtoa_r+0x32c>)
 8007bbc:	f00a 030f 	and.w	r3, sl, #15
 8007bc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bc4:	ed93 7b00 	vldr	d7, [r3]
 8007bc8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007bcc:	06f0      	lsls	r0, r6, #27
 8007bce:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007bd2:	d565      	bpl.n	8007ca0 <_dtoa_r+0x368>
 8007bd4:	4b24      	ldr	r3, [pc, #144]	; (8007c68 <_dtoa_r+0x330>)
 8007bd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bde:	f7f8 fe55 	bl	800088c <__aeabi_ddiv>
 8007be2:	e9cd 0100 	strd	r0, r1, [sp]
 8007be6:	f006 060f 	and.w	r6, r6, #15
 8007bea:	2503      	movs	r5, #3
 8007bec:	4f1e      	ldr	r7, [pc, #120]	; (8007c68 <_dtoa_r+0x330>)
 8007bee:	e04c      	b.n	8007c8a <_dtoa_r+0x352>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	930a      	str	r3, [sp, #40]	; 0x28
 8007bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bf6:	4453      	add	r3, sl
 8007bf8:	f103 0901 	add.w	r9, r3, #1
 8007bfc:	9302      	str	r3, [sp, #8]
 8007bfe:	464b      	mov	r3, r9
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	bfb8      	it	lt
 8007c04:	2301      	movlt	r3, #1
 8007c06:	e7ba      	b.n	8007b7e <_dtoa_r+0x246>
 8007c08:	2300      	movs	r3, #0
 8007c0a:	e7b2      	b.n	8007b72 <_dtoa_r+0x23a>
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e7f0      	b.n	8007bf2 <_dtoa_r+0x2ba>
 8007c10:	2501      	movs	r5, #1
 8007c12:	2300      	movs	r3, #0
 8007c14:	9306      	str	r3, [sp, #24]
 8007c16:	950a      	str	r5, [sp, #40]	; 0x28
 8007c18:	f04f 33ff 	mov.w	r3, #4294967295
 8007c1c:	9302      	str	r3, [sp, #8]
 8007c1e:	4699      	mov	r9, r3
 8007c20:	2200      	movs	r2, #0
 8007c22:	2312      	movs	r3, #18
 8007c24:	920b      	str	r2, [sp, #44]	; 0x2c
 8007c26:	e7aa      	b.n	8007b7e <_dtoa_r+0x246>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c2c:	e7f4      	b.n	8007c18 <_dtoa_r+0x2e0>
 8007c2e:	2301      	movs	r3, #1
 8007c30:	9302      	str	r3, [sp, #8]
 8007c32:	4699      	mov	r9, r3
 8007c34:	461a      	mov	r2, r3
 8007c36:	e7f5      	b.n	8007c24 <_dtoa_r+0x2ec>
 8007c38:	3101      	adds	r1, #1
 8007c3a:	6071      	str	r1, [r6, #4]
 8007c3c:	0052      	lsls	r2, r2, #1
 8007c3e:	e7a2      	b.n	8007b86 <_dtoa_r+0x24e>
 8007c40:	636f4361 	.word	0x636f4361
 8007c44:	3fd287a7 	.word	0x3fd287a7
 8007c48:	8b60c8b3 	.word	0x8b60c8b3
 8007c4c:	3fc68a28 	.word	0x3fc68a28
 8007c50:	509f79fb 	.word	0x509f79fb
 8007c54:	3fd34413 	.word	0x3fd34413
 8007c58:	7ff00000 	.word	0x7ff00000
 8007c5c:	08008ffd 	.word	0x08008ffd
 8007c60:	3ff80000 	.word	0x3ff80000
 8007c64:	08009058 	.word	0x08009058
 8007c68:	08009030 	.word	0x08009030
 8007c6c:	08009029 	.word	0x08009029
 8007c70:	07f1      	lsls	r1, r6, #31
 8007c72:	d508      	bpl.n	8007c86 <_dtoa_r+0x34e>
 8007c74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c7c:	f7f8 fcdc 	bl	8000638 <__aeabi_dmul>
 8007c80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c84:	3501      	adds	r5, #1
 8007c86:	1076      	asrs	r6, r6, #1
 8007c88:	3708      	adds	r7, #8
 8007c8a:	2e00      	cmp	r6, #0
 8007c8c:	d1f0      	bne.n	8007c70 <_dtoa_r+0x338>
 8007c8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c96:	f7f8 fdf9 	bl	800088c <__aeabi_ddiv>
 8007c9a:	e9cd 0100 	strd	r0, r1, [sp]
 8007c9e:	e01a      	b.n	8007cd6 <_dtoa_r+0x39e>
 8007ca0:	2502      	movs	r5, #2
 8007ca2:	e7a3      	b.n	8007bec <_dtoa_r+0x2b4>
 8007ca4:	f000 80a0 	beq.w	8007de8 <_dtoa_r+0x4b0>
 8007ca8:	f1ca 0600 	rsb	r6, sl, #0
 8007cac:	4b9f      	ldr	r3, [pc, #636]	; (8007f2c <_dtoa_r+0x5f4>)
 8007cae:	4fa0      	ldr	r7, [pc, #640]	; (8007f30 <_dtoa_r+0x5f8>)
 8007cb0:	f006 020f 	and.w	r2, r6, #15
 8007cb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cc0:	f7f8 fcba 	bl	8000638 <__aeabi_dmul>
 8007cc4:	e9cd 0100 	strd	r0, r1, [sp]
 8007cc8:	1136      	asrs	r6, r6, #4
 8007cca:	2300      	movs	r3, #0
 8007ccc:	2502      	movs	r5, #2
 8007cce:	2e00      	cmp	r6, #0
 8007cd0:	d17f      	bne.n	8007dd2 <_dtoa_r+0x49a>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e1      	bne.n	8007c9a <_dtoa_r+0x362>
 8007cd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 8087 	beq.w	8007dec <_dtoa_r+0x4b4>
 8007cde:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	4b93      	ldr	r3, [pc, #588]	; (8007f34 <_dtoa_r+0x5fc>)
 8007ce6:	4630      	mov	r0, r6
 8007ce8:	4639      	mov	r1, r7
 8007cea:	f7f8 ff17 	bl	8000b1c <__aeabi_dcmplt>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d07c      	beq.n	8007dec <_dtoa_r+0x4b4>
 8007cf2:	f1b9 0f00 	cmp.w	r9, #0
 8007cf6:	d079      	beq.n	8007dec <_dtoa_r+0x4b4>
 8007cf8:	9b02      	ldr	r3, [sp, #8]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	dd35      	ble.n	8007d6a <_dtoa_r+0x432>
 8007cfe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007d02:	9308      	str	r3, [sp, #32]
 8007d04:	4639      	mov	r1, r7
 8007d06:	2200      	movs	r2, #0
 8007d08:	4b8b      	ldr	r3, [pc, #556]	; (8007f38 <_dtoa_r+0x600>)
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f7f8 fc94 	bl	8000638 <__aeabi_dmul>
 8007d10:	e9cd 0100 	strd	r0, r1, [sp]
 8007d14:	9f02      	ldr	r7, [sp, #8]
 8007d16:	3501      	adds	r5, #1
 8007d18:	4628      	mov	r0, r5
 8007d1a:	f7f8 fc23 	bl	8000564 <__aeabi_i2d>
 8007d1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d22:	f7f8 fc89 	bl	8000638 <__aeabi_dmul>
 8007d26:	2200      	movs	r2, #0
 8007d28:	4b84      	ldr	r3, [pc, #528]	; (8007f3c <_dtoa_r+0x604>)
 8007d2a:	f7f8 facf 	bl	80002cc <__adddf3>
 8007d2e:	4605      	mov	r5, r0
 8007d30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007d34:	2f00      	cmp	r7, #0
 8007d36:	d15d      	bne.n	8007df4 <_dtoa_r+0x4bc>
 8007d38:	2200      	movs	r2, #0
 8007d3a:	4b81      	ldr	r3, [pc, #516]	; (8007f40 <_dtoa_r+0x608>)
 8007d3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d40:	f7f8 fac2 	bl	80002c8 <__aeabi_dsub>
 8007d44:	462a      	mov	r2, r5
 8007d46:	4633      	mov	r3, r6
 8007d48:	e9cd 0100 	strd	r0, r1, [sp]
 8007d4c:	f7f8 ff04 	bl	8000b58 <__aeabi_dcmpgt>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	f040 8288 	bne.w	8008266 <_dtoa_r+0x92e>
 8007d56:	462a      	mov	r2, r5
 8007d58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d60:	f7f8 fedc 	bl	8000b1c <__aeabi_dcmplt>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	f040 827c 	bne.w	8008262 <_dtoa_r+0x92a>
 8007d6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d6e:	e9cd 2300 	strd	r2, r3, [sp]
 8007d72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f2c0 8150 	blt.w	800801a <_dtoa_r+0x6e2>
 8007d7a:	f1ba 0f0e 	cmp.w	sl, #14
 8007d7e:	f300 814c 	bgt.w	800801a <_dtoa_r+0x6e2>
 8007d82:	4b6a      	ldr	r3, [pc, #424]	; (8007f2c <_dtoa_r+0x5f4>)
 8007d84:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d88:	ed93 7b00 	vldr	d7, [r3]
 8007d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d94:	f280 80d8 	bge.w	8007f48 <_dtoa_r+0x610>
 8007d98:	f1b9 0f00 	cmp.w	r9, #0
 8007d9c:	f300 80d4 	bgt.w	8007f48 <_dtoa_r+0x610>
 8007da0:	f040 825e 	bne.w	8008260 <_dtoa_r+0x928>
 8007da4:	2200      	movs	r2, #0
 8007da6:	4b66      	ldr	r3, [pc, #408]	; (8007f40 <_dtoa_r+0x608>)
 8007da8:	ec51 0b17 	vmov	r0, r1, d7
 8007dac:	f7f8 fc44 	bl	8000638 <__aeabi_dmul>
 8007db0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007db4:	f7f8 fec6 	bl	8000b44 <__aeabi_dcmpge>
 8007db8:	464f      	mov	r7, r9
 8007dba:	464e      	mov	r6, r9
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	f040 8234 	bne.w	800822a <_dtoa_r+0x8f2>
 8007dc2:	2331      	movs	r3, #49	; 0x31
 8007dc4:	f10b 0501 	add.w	r5, fp, #1
 8007dc8:	f88b 3000 	strb.w	r3, [fp]
 8007dcc:	f10a 0a01 	add.w	sl, sl, #1
 8007dd0:	e22f      	b.n	8008232 <_dtoa_r+0x8fa>
 8007dd2:	07f2      	lsls	r2, r6, #31
 8007dd4:	d505      	bpl.n	8007de2 <_dtoa_r+0x4aa>
 8007dd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dda:	f7f8 fc2d 	bl	8000638 <__aeabi_dmul>
 8007dde:	3501      	adds	r5, #1
 8007de0:	2301      	movs	r3, #1
 8007de2:	1076      	asrs	r6, r6, #1
 8007de4:	3708      	adds	r7, #8
 8007de6:	e772      	b.n	8007cce <_dtoa_r+0x396>
 8007de8:	2502      	movs	r5, #2
 8007dea:	e774      	b.n	8007cd6 <_dtoa_r+0x39e>
 8007dec:	f8cd a020 	str.w	sl, [sp, #32]
 8007df0:	464f      	mov	r7, r9
 8007df2:	e791      	b.n	8007d18 <_dtoa_r+0x3e0>
 8007df4:	4b4d      	ldr	r3, [pc, #308]	; (8007f2c <_dtoa_r+0x5f4>)
 8007df6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007dfa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d047      	beq.n	8007e94 <_dtoa_r+0x55c>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	2000      	movs	r0, #0
 8007e0a:	494e      	ldr	r1, [pc, #312]	; (8007f44 <_dtoa_r+0x60c>)
 8007e0c:	f7f8 fd3e 	bl	800088c <__aeabi_ddiv>
 8007e10:	462a      	mov	r2, r5
 8007e12:	4633      	mov	r3, r6
 8007e14:	f7f8 fa58 	bl	80002c8 <__aeabi_dsub>
 8007e18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e1c:	465d      	mov	r5, fp
 8007e1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e22:	f7f8 feb9 	bl	8000b98 <__aeabi_d2iz>
 8007e26:	4606      	mov	r6, r0
 8007e28:	f7f8 fb9c 	bl	8000564 <__aeabi_i2d>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e34:	f7f8 fa48 	bl	80002c8 <__aeabi_dsub>
 8007e38:	3630      	adds	r6, #48	; 0x30
 8007e3a:	f805 6b01 	strb.w	r6, [r5], #1
 8007e3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e42:	e9cd 0100 	strd	r0, r1, [sp]
 8007e46:	f7f8 fe69 	bl	8000b1c <__aeabi_dcmplt>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	d163      	bne.n	8007f16 <_dtoa_r+0x5de>
 8007e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e52:	2000      	movs	r0, #0
 8007e54:	4937      	ldr	r1, [pc, #220]	; (8007f34 <_dtoa_r+0x5fc>)
 8007e56:	f7f8 fa37 	bl	80002c8 <__aeabi_dsub>
 8007e5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e5e:	f7f8 fe5d 	bl	8000b1c <__aeabi_dcmplt>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f040 80b7 	bne.w	8007fd6 <_dtoa_r+0x69e>
 8007e68:	eba5 030b 	sub.w	r3, r5, fp
 8007e6c:	429f      	cmp	r7, r3
 8007e6e:	f77f af7c 	ble.w	8007d6a <_dtoa_r+0x432>
 8007e72:	2200      	movs	r2, #0
 8007e74:	4b30      	ldr	r3, [pc, #192]	; (8007f38 <_dtoa_r+0x600>)
 8007e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e7a:	f7f8 fbdd 	bl	8000638 <__aeabi_dmul>
 8007e7e:	2200      	movs	r2, #0
 8007e80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e84:	4b2c      	ldr	r3, [pc, #176]	; (8007f38 <_dtoa_r+0x600>)
 8007e86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e8a:	f7f8 fbd5 	bl	8000638 <__aeabi_dmul>
 8007e8e:	e9cd 0100 	strd	r0, r1, [sp]
 8007e92:	e7c4      	b.n	8007e1e <_dtoa_r+0x4e6>
 8007e94:	462a      	mov	r2, r5
 8007e96:	4633      	mov	r3, r6
 8007e98:	f7f8 fbce 	bl	8000638 <__aeabi_dmul>
 8007e9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ea0:	eb0b 0507 	add.w	r5, fp, r7
 8007ea4:	465e      	mov	r6, fp
 8007ea6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007eaa:	f7f8 fe75 	bl	8000b98 <__aeabi_d2iz>
 8007eae:	4607      	mov	r7, r0
 8007eb0:	f7f8 fb58 	bl	8000564 <__aeabi_i2d>
 8007eb4:	3730      	adds	r7, #48	; 0x30
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ebe:	f7f8 fa03 	bl	80002c8 <__aeabi_dsub>
 8007ec2:	f806 7b01 	strb.w	r7, [r6], #1
 8007ec6:	42ae      	cmp	r6, r5
 8007ec8:	e9cd 0100 	strd	r0, r1, [sp]
 8007ecc:	f04f 0200 	mov.w	r2, #0
 8007ed0:	d126      	bne.n	8007f20 <_dtoa_r+0x5e8>
 8007ed2:	4b1c      	ldr	r3, [pc, #112]	; (8007f44 <_dtoa_r+0x60c>)
 8007ed4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ed8:	f7f8 f9f8 	bl	80002cc <__adddf3>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ee4:	f7f8 fe38 	bl	8000b58 <__aeabi_dcmpgt>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d174      	bne.n	8007fd6 <_dtoa_r+0x69e>
 8007eec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ef0:	2000      	movs	r0, #0
 8007ef2:	4914      	ldr	r1, [pc, #80]	; (8007f44 <_dtoa_r+0x60c>)
 8007ef4:	f7f8 f9e8 	bl	80002c8 <__aeabi_dsub>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f00:	f7f8 fe0c 	bl	8000b1c <__aeabi_dcmplt>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	f43f af30 	beq.w	8007d6a <_dtoa_r+0x432>
 8007f0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007f0e:	2b30      	cmp	r3, #48	; 0x30
 8007f10:	f105 32ff 	add.w	r2, r5, #4294967295
 8007f14:	d002      	beq.n	8007f1c <_dtoa_r+0x5e4>
 8007f16:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f1a:	e04a      	b.n	8007fb2 <_dtoa_r+0x67a>
 8007f1c:	4615      	mov	r5, r2
 8007f1e:	e7f4      	b.n	8007f0a <_dtoa_r+0x5d2>
 8007f20:	4b05      	ldr	r3, [pc, #20]	; (8007f38 <_dtoa_r+0x600>)
 8007f22:	f7f8 fb89 	bl	8000638 <__aeabi_dmul>
 8007f26:	e9cd 0100 	strd	r0, r1, [sp]
 8007f2a:	e7bc      	b.n	8007ea6 <_dtoa_r+0x56e>
 8007f2c:	08009058 	.word	0x08009058
 8007f30:	08009030 	.word	0x08009030
 8007f34:	3ff00000 	.word	0x3ff00000
 8007f38:	40240000 	.word	0x40240000
 8007f3c:	401c0000 	.word	0x401c0000
 8007f40:	40140000 	.word	0x40140000
 8007f44:	3fe00000 	.word	0x3fe00000
 8007f48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007f4c:	465d      	mov	r5, fp
 8007f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	f7f8 fc99 	bl	800088c <__aeabi_ddiv>
 8007f5a:	f7f8 fe1d 	bl	8000b98 <__aeabi_d2iz>
 8007f5e:	4680      	mov	r8, r0
 8007f60:	f7f8 fb00 	bl	8000564 <__aeabi_i2d>
 8007f64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f68:	f7f8 fb66 	bl	8000638 <__aeabi_dmul>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	4630      	mov	r0, r6
 8007f72:	4639      	mov	r1, r7
 8007f74:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f78:	f7f8 f9a6 	bl	80002c8 <__aeabi_dsub>
 8007f7c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f80:	eba5 060b 	sub.w	r6, r5, fp
 8007f84:	45b1      	cmp	r9, r6
 8007f86:	4602      	mov	r2, r0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	d139      	bne.n	8008000 <_dtoa_r+0x6c8>
 8007f8c:	f7f8 f99e 	bl	80002cc <__adddf3>
 8007f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f94:	4606      	mov	r6, r0
 8007f96:	460f      	mov	r7, r1
 8007f98:	f7f8 fdde 	bl	8000b58 <__aeabi_dcmpgt>
 8007f9c:	b9c8      	cbnz	r0, 8007fd2 <_dtoa_r+0x69a>
 8007f9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	f7f8 fdaf 	bl	8000b08 <__aeabi_dcmpeq>
 8007faa:	b110      	cbz	r0, 8007fb2 <_dtoa_r+0x67a>
 8007fac:	f018 0f01 	tst.w	r8, #1
 8007fb0:	d10f      	bne.n	8007fd2 <_dtoa_r+0x69a>
 8007fb2:	9904      	ldr	r1, [sp, #16]
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	f000 facc 	bl	8008552 <_Bfree>
 8007fba:	2300      	movs	r3, #0
 8007fbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fbe:	702b      	strb	r3, [r5, #0]
 8007fc0:	f10a 0301 	add.w	r3, sl, #1
 8007fc4:	6013      	str	r3, [r2, #0]
 8007fc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f000 8241 	beq.w	8008450 <_dtoa_r+0xb18>
 8007fce:	601d      	str	r5, [r3, #0]
 8007fd0:	e23e      	b.n	8008450 <_dtoa_r+0xb18>
 8007fd2:	f8cd a020 	str.w	sl, [sp, #32]
 8007fd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fda:	2a39      	cmp	r2, #57	; 0x39
 8007fdc:	f105 33ff 	add.w	r3, r5, #4294967295
 8007fe0:	d108      	bne.n	8007ff4 <_dtoa_r+0x6bc>
 8007fe2:	459b      	cmp	fp, r3
 8007fe4:	d10a      	bne.n	8007ffc <_dtoa_r+0x6c4>
 8007fe6:	9b08      	ldr	r3, [sp, #32]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	9308      	str	r3, [sp, #32]
 8007fec:	2330      	movs	r3, #48	; 0x30
 8007fee:	f88b 3000 	strb.w	r3, [fp]
 8007ff2:	465b      	mov	r3, fp
 8007ff4:	781a      	ldrb	r2, [r3, #0]
 8007ff6:	3201      	adds	r2, #1
 8007ff8:	701a      	strb	r2, [r3, #0]
 8007ffa:	e78c      	b.n	8007f16 <_dtoa_r+0x5de>
 8007ffc:	461d      	mov	r5, r3
 8007ffe:	e7ea      	b.n	8007fd6 <_dtoa_r+0x69e>
 8008000:	2200      	movs	r2, #0
 8008002:	4b9b      	ldr	r3, [pc, #620]	; (8008270 <_dtoa_r+0x938>)
 8008004:	f7f8 fb18 	bl	8000638 <__aeabi_dmul>
 8008008:	2200      	movs	r2, #0
 800800a:	2300      	movs	r3, #0
 800800c:	4606      	mov	r6, r0
 800800e:	460f      	mov	r7, r1
 8008010:	f7f8 fd7a 	bl	8000b08 <__aeabi_dcmpeq>
 8008014:	2800      	cmp	r0, #0
 8008016:	d09a      	beq.n	8007f4e <_dtoa_r+0x616>
 8008018:	e7cb      	b.n	8007fb2 <_dtoa_r+0x67a>
 800801a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800801c:	2a00      	cmp	r2, #0
 800801e:	f000 808b 	beq.w	8008138 <_dtoa_r+0x800>
 8008022:	9a06      	ldr	r2, [sp, #24]
 8008024:	2a01      	cmp	r2, #1
 8008026:	dc6e      	bgt.n	8008106 <_dtoa_r+0x7ce>
 8008028:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800802a:	2a00      	cmp	r2, #0
 800802c:	d067      	beq.n	80080fe <_dtoa_r+0x7c6>
 800802e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008032:	9f07      	ldr	r7, [sp, #28]
 8008034:	9d05      	ldr	r5, [sp, #20]
 8008036:	9a05      	ldr	r2, [sp, #20]
 8008038:	2101      	movs	r1, #1
 800803a:	441a      	add	r2, r3
 800803c:	4620      	mov	r0, r4
 800803e:	9205      	str	r2, [sp, #20]
 8008040:	4498      	add	r8, r3
 8008042:	f000 fb26 	bl	8008692 <__i2b>
 8008046:	4606      	mov	r6, r0
 8008048:	2d00      	cmp	r5, #0
 800804a:	dd0c      	ble.n	8008066 <_dtoa_r+0x72e>
 800804c:	f1b8 0f00 	cmp.w	r8, #0
 8008050:	dd09      	ble.n	8008066 <_dtoa_r+0x72e>
 8008052:	4545      	cmp	r5, r8
 8008054:	9a05      	ldr	r2, [sp, #20]
 8008056:	462b      	mov	r3, r5
 8008058:	bfa8      	it	ge
 800805a:	4643      	movge	r3, r8
 800805c:	1ad2      	subs	r2, r2, r3
 800805e:	9205      	str	r2, [sp, #20]
 8008060:	1aed      	subs	r5, r5, r3
 8008062:	eba8 0803 	sub.w	r8, r8, r3
 8008066:	9b07      	ldr	r3, [sp, #28]
 8008068:	b1eb      	cbz	r3, 80080a6 <_dtoa_r+0x76e>
 800806a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800806c:	2b00      	cmp	r3, #0
 800806e:	d067      	beq.n	8008140 <_dtoa_r+0x808>
 8008070:	b18f      	cbz	r7, 8008096 <_dtoa_r+0x75e>
 8008072:	4631      	mov	r1, r6
 8008074:	463a      	mov	r2, r7
 8008076:	4620      	mov	r0, r4
 8008078:	f000 fbaa 	bl	80087d0 <__pow5mult>
 800807c:	9a04      	ldr	r2, [sp, #16]
 800807e:	4601      	mov	r1, r0
 8008080:	4606      	mov	r6, r0
 8008082:	4620      	mov	r0, r4
 8008084:	f000 fb0e 	bl	80086a4 <__multiply>
 8008088:	9904      	ldr	r1, [sp, #16]
 800808a:	9008      	str	r0, [sp, #32]
 800808c:	4620      	mov	r0, r4
 800808e:	f000 fa60 	bl	8008552 <_Bfree>
 8008092:	9b08      	ldr	r3, [sp, #32]
 8008094:	9304      	str	r3, [sp, #16]
 8008096:	9b07      	ldr	r3, [sp, #28]
 8008098:	1bda      	subs	r2, r3, r7
 800809a:	d004      	beq.n	80080a6 <_dtoa_r+0x76e>
 800809c:	9904      	ldr	r1, [sp, #16]
 800809e:	4620      	mov	r0, r4
 80080a0:	f000 fb96 	bl	80087d0 <__pow5mult>
 80080a4:	9004      	str	r0, [sp, #16]
 80080a6:	2101      	movs	r1, #1
 80080a8:	4620      	mov	r0, r4
 80080aa:	f000 faf2 	bl	8008692 <__i2b>
 80080ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080b0:	4607      	mov	r7, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 81d0 	beq.w	8008458 <_dtoa_r+0xb20>
 80080b8:	461a      	mov	r2, r3
 80080ba:	4601      	mov	r1, r0
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 fb87 	bl	80087d0 <__pow5mult>
 80080c2:	9b06      	ldr	r3, [sp, #24]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	4607      	mov	r7, r0
 80080c8:	dc40      	bgt.n	800814c <_dtoa_r+0x814>
 80080ca:	9b00      	ldr	r3, [sp, #0]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d139      	bne.n	8008144 <_dtoa_r+0x80c>
 80080d0:	9b01      	ldr	r3, [sp, #4]
 80080d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d136      	bne.n	8008148 <_dtoa_r+0x810>
 80080da:	9b01      	ldr	r3, [sp, #4]
 80080dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080e0:	0d1b      	lsrs	r3, r3, #20
 80080e2:	051b      	lsls	r3, r3, #20
 80080e4:	b12b      	cbz	r3, 80080f2 <_dtoa_r+0x7ba>
 80080e6:	9b05      	ldr	r3, [sp, #20]
 80080e8:	3301      	adds	r3, #1
 80080ea:	9305      	str	r3, [sp, #20]
 80080ec:	f108 0801 	add.w	r8, r8, #1
 80080f0:	2301      	movs	r3, #1
 80080f2:	9307      	str	r3, [sp, #28]
 80080f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d12a      	bne.n	8008150 <_dtoa_r+0x818>
 80080fa:	2001      	movs	r0, #1
 80080fc:	e030      	b.n	8008160 <_dtoa_r+0x828>
 80080fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008100:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008104:	e795      	b.n	8008032 <_dtoa_r+0x6fa>
 8008106:	9b07      	ldr	r3, [sp, #28]
 8008108:	f109 37ff 	add.w	r7, r9, #4294967295
 800810c:	42bb      	cmp	r3, r7
 800810e:	bfbf      	itttt	lt
 8008110:	9b07      	ldrlt	r3, [sp, #28]
 8008112:	9707      	strlt	r7, [sp, #28]
 8008114:	1afa      	sublt	r2, r7, r3
 8008116:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008118:	bfbb      	ittet	lt
 800811a:	189b      	addlt	r3, r3, r2
 800811c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800811e:	1bdf      	subge	r7, r3, r7
 8008120:	2700      	movlt	r7, #0
 8008122:	f1b9 0f00 	cmp.w	r9, #0
 8008126:	bfb5      	itete	lt
 8008128:	9b05      	ldrlt	r3, [sp, #20]
 800812a:	9d05      	ldrge	r5, [sp, #20]
 800812c:	eba3 0509 	sublt.w	r5, r3, r9
 8008130:	464b      	movge	r3, r9
 8008132:	bfb8      	it	lt
 8008134:	2300      	movlt	r3, #0
 8008136:	e77e      	b.n	8008036 <_dtoa_r+0x6fe>
 8008138:	9f07      	ldr	r7, [sp, #28]
 800813a:	9d05      	ldr	r5, [sp, #20]
 800813c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800813e:	e783      	b.n	8008048 <_dtoa_r+0x710>
 8008140:	9a07      	ldr	r2, [sp, #28]
 8008142:	e7ab      	b.n	800809c <_dtoa_r+0x764>
 8008144:	2300      	movs	r3, #0
 8008146:	e7d4      	b.n	80080f2 <_dtoa_r+0x7ba>
 8008148:	9b00      	ldr	r3, [sp, #0]
 800814a:	e7d2      	b.n	80080f2 <_dtoa_r+0x7ba>
 800814c:	2300      	movs	r3, #0
 800814e:	9307      	str	r3, [sp, #28]
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008156:	6918      	ldr	r0, [r3, #16]
 8008158:	f000 fa4d 	bl	80085f6 <__hi0bits>
 800815c:	f1c0 0020 	rsb	r0, r0, #32
 8008160:	4440      	add	r0, r8
 8008162:	f010 001f 	ands.w	r0, r0, #31
 8008166:	d047      	beq.n	80081f8 <_dtoa_r+0x8c0>
 8008168:	f1c0 0320 	rsb	r3, r0, #32
 800816c:	2b04      	cmp	r3, #4
 800816e:	dd3b      	ble.n	80081e8 <_dtoa_r+0x8b0>
 8008170:	9b05      	ldr	r3, [sp, #20]
 8008172:	f1c0 001c 	rsb	r0, r0, #28
 8008176:	4403      	add	r3, r0
 8008178:	9305      	str	r3, [sp, #20]
 800817a:	4405      	add	r5, r0
 800817c:	4480      	add	r8, r0
 800817e:	9b05      	ldr	r3, [sp, #20]
 8008180:	2b00      	cmp	r3, #0
 8008182:	dd05      	ble.n	8008190 <_dtoa_r+0x858>
 8008184:	461a      	mov	r2, r3
 8008186:	9904      	ldr	r1, [sp, #16]
 8008188:	4620      	mov	r0, r4
 800818a:	f000 fb6f 	bl	800886c <__lshift>
 800818e:	9004      	str	r0, [sp, #16]
 8008190:	f1b8 0f00 	cmp.w	r8, #0
 8008194:	dd05      	ble.n	80081a2 <_dtoa_r+0x86a>
 8008196:	4639      	mov	r1, r7
 8008198:	4642      	mov	r2, r8
 800819a:	4620      	mov	r0, r4
 800819c:	f000 fb66 	bl	800886c <__lshift>
 80081a0:	4607      	mov	r7, r0
 80081a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081a4:	b353      	cbz	r3, 80081fc <_dtoa_r+0x8c4>
 80081a6:	4639      	mov	r1, r7
 80081a8:	9804      	ldr	r0, [sp, #16]
 80081aa:	f000 fbb3 	bl	8008914 <__mcmp>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	da24      	bge.n	80081fc <_dtoa_r+0x8c4>
 80081b2:	2300      	movs	r3, #0
 80081b4:	220a      	movs	r2, #10
 80081b6:	9904      	ldr	r1, [sp, #16]
 80081b8:	4620      	mov	r0, r4
 80081ba:	f000 f9e1 	bl	8008580 <__multadd>
 80081be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081c0:	9004      	str	r0, [sp, #16]
 80081c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 814d 	beq.w	8008466 <_dtoa_r+0xb2e>
 80081cc:	2300      	movs	r3, #0
 80081ce:	4631      	mov	r1, r6
 80081d0:	220a      	movs	r2, #10
 80081d2:	4620      	mov	r0, r4
 80081d4:	f000 f9d4 	bl	8008580 <__multadd>
 80081d8:	9b02      	ldr	r3, [sp, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	4606      	mov	r6, r0
 80081de:	dc4f      	bgt.n	8008280 <_dtoa_r+0x948>
 80081e0:	9b06      	ldr	r3, [sp, #24]
 80081e2:	2b02      	cmp	r3, #2
 80081e4:	dd4c      	ble.n	8008280 <_dtoa_r+0x948>
 80081e6:	e011      	b.n	800820c <_dtoa_r+0x8d4>
 80081e8:	d0c9      	beq.n	800817e <_dtoa_r+0x846>
 80081ea:	9a05      	ldr	r2, [sp, #20]
 80081ec:	331c      	adds	r3, #28
 80081ee:	441a      	add	r2, r3
 80081f0:	9205      	str	r2, [sp, #20]
 80081f2:	441d      	add	r5, r3
 80081f4:	4498      	add	r8, r3
 80081f6:	e7c2      	b.n	800817e <_dtoa_r+0x846>
 80081f8:	4603      	mov	r3, r0
 80081fa:	e7f6      	b.n	80081ea <_dtoa_r+0x8b2>
 80081fc:	f1b9 0f00 	cmp.w	r9, #0
 8008200:	dc38      	bgt.n	8008274 <_dtoa_r+0x93c>
 8008202:	9b06      	ldr	r3, [sp, #24]
 8008204:	2b02      	cmp	r3, #2
 8008206:	dd35      	ble.n	8008274 <_dtoa_r+0x93c>
 8008208:	f8cd 9008 	str.w	r9, [sp, #8]
 800820c:	9b02      	ldr	r3, [sp, #8]
 800820e:	b963      	cbnz	r3, 800822a <_dtoa_r+0x8f2>
 8008210:	4639      	mov	r1, r7
 8008212:	2205      	movs	r2, #5
 8008214:	4620      	mov	r0, r4
 8008216:	f000 f9b3 	bl	8008580 <__multadd>
 800821a:	4601      	mov	r1, r0
 800821c:	4607      	mov	r7, r0
 800821e:	9804      	ldr	r0, [sp, #16]
 8008220:	f000 fb78 	bl	8008914 <__mcmp>
 8008224:	2800      	cmp	r0, #0
 8008226:	f73f adcc 	bgt.w	8007dc2 <_dtoa_r+0x48a>
 800822a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800822c:	465d      	mov	r5, fp
 800822e:	ea6f 0a03 	mvn.w	sl, r3
 8008232:	f04f 0900 	mov.w	r9, #0
 8008236:	4639      	mov	r1, r7
 8008238:	4620      	mov	r0, r4
 800823a:	f000 f98a 	bl	8008552 <_Bfree>
 800823e:	2e00      	cmp	r6, #0
 8008240:	f43f aeb7 	beq.w	8007fb2 <_dtoa_r+0x67a>
 8008244:	f1b9 0f00 	cmp.w	r9, #0
 8008248:	d005      	beq.n	8008256 <_dtoa_r+0x91e>
 800824a:	45b1      	cmp	r9, r6
 800824c:	d003      	beq.n	8008256 <_dtoa_r+0x91e>
 800824e:	4649      	mov	r1, r9
 8008250:	4620      	mov	r0, r4
 8008252:	f000 f97e 	bl	8008552 <_Bfree>
 8008256:	4631      	mov	r1, r6
 8008258:	4620      	mov	r0, r4
 800825a:	f000 f97a 	bl	8008552 <_Bfree>
 800825e:	e6a8      	b.n	8007fb2 <_dtoa_r+0x67a>
 8008260:	2700      	movs	r7, #0
 8008262:	463e      	mov	r6, r7
 8008264:	e7e1      	b.n	800822a <_dtoa_r+0x8f2>
 8008266:	f8dd a020 	ldr.w	sl, [sp, #32]
 800826a:	463e      	mov	r6, r7
 800826c:	e5a9      	b.n	8007dc2 <_dtoa_r+0x48a>
 800826e:	bf00      	nop
 8008270:	40240000 	.word	0x40240000
 8008274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008276:	f8cd 9008 	str.w	r9, [sp, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f000 80fa 	beq.w	8008474 <_dtoa_r+0xb3c>
 8008280:	2d00      	cmp	r5, #0
 8008282:	dd05      	ble.n	8008290 <_dtoa_r+0x958>
 8008284:	4631      	mov	r1, r6
 8008286:	462a      	mov	r2, r5
 8008288:	4620      	mov	r0, r4
 800828a:	f000 faef 	bl	800886c <__lshift>
 800828e:	4606      	mov	r6, r0
 8008290:	9b07      	ldr	r3, [sp, #28]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d04c      	beq.n	8008330 <_dtoa_r+0x9f8>
 8008296:	6871      	ldr	r1, [r6, #4]
 8008298:	4620      	mov	r0, r4
 800829a:	f000 f926 	bl	80084ea <_Balloc>
 800829e:	6932      	ldr	r2, [r6, #16]
 80082a0:	3202      	adds	r2, #2
 80082a2:	4605      	mov	r5, r0
 80082a4:	0092      	lsls	r2, r2, #2
 80082a6:	f106 010c 	add.w	r1, r6, #12
 80082aa:	300c      	adds	r0, #12
 80082ac:	f000 f912 	bl	80084d4 <memcpy>
 80082b0:	2201      	movs	r2, #1
 80082b2:	4629      	mov	r1, r5
 80082b4:	4620      	mov	r0, r4
 80082b6:	f000 fad9 	bl	800886c <__lshift>
 80082ba:	9b00      	ldr	r3, [sp, #0]
 80082bc:	f8cd b014 	str.w	fp, [sp, #20]
 80082c0:	f003 0301 	and.w	r3, r3, #1
 80082c4:	46b1      	mov	r9, r6
 80082c6:	9307      	str	r3, [sp, #28]
 80082c8:	4606      	mov	r6, r0
 80082ca:	4639      	mov	r1, r7
 80082cc:	9804      	ldr	r0, [sp, #16]
 80082ce:	f7ff faa7 	bl	8007820 <quorem>
 80082d2:	4649      	mov	r1, r9
 80082d4:	4605      	mov	r5, r0
 80082d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80082da:	9804      	ldr	r0, [sp, #16]
 80082dc:	f000 fb1a 	bl	8008914 <__mcmp>
 80082e0:	4632      	mov	r2, r6
 80082e2:	9000      	str	r0, [sp, #0]
 80082e4:	4639      	mov	r1, r7
 80082e6:	4620      	mov	r0, r4
 80082e8:	f000 fb2e 	bl	8008948 <__mdiff>
 80082ec:	68c3      	ldr	r3, [r0, #12]
 80082ee:	4602      	mov	r2, r0
 80082f0:	bb03      	cbnz	r3, 8008334 <_dtoa_r+0x9fc>
 80082f2:	4601      	mov	r1, r0
 80082f4:	9008      	str	r0, [sp, #32]
 80082f6:	9804      	ldr	r0, [sp, #16]
 80082f8:	f000 fb0c 	bl	8008914 <__mcmp>
 80082fc:	9a08      	ldr	r2, [sp, #32]
 80082fe:	4603      	mov	r3, r0
 8008300:	4611      	mov	r1, r2
 8008302:	4620      	mov	r0, r4
 8008304:	9308      	str	r3, [sp, #32]
 8008306:	f000 f924 	bl	8008552 <_Bfree>
 800830a:	9b08      	ldr	r3, [sp, #32]
 800830c:	b9a3      	cbnz	r3, 8008338 <_dtoa_r+0xa00>
 800830e:	9a06      	ldr	r2, [sp, #24]
 8008310:	b992      	cbnz	r2, 8008338 <_dtoa_r+0xa00>
 8008312:	9a07      	ldr	r2, [sp, #28]
 8008314:	b982      	cbnz	r2, 8008338 <_dtoa_r+0xa00>
 8008316:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800831a:	d029      	beq.n	8008370 <_dtoa_r+0xa38>
 800831c:	9b00      	ldr	r3, [sp, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	dd01      	ble.n	8008326 <_dtoa_r+0x9ee>
 8008322:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008326:	9b05      	ldr	r3, [sp, #20]
 8008328:	1c5d      	adds	r5, r3, #1
 800832a:	f883 8000 	strb.w	r8, [r3]
 800832e:	e782      	b.n	8008236 <_dtoa_r+0x8fe>
 8008330:	4630      	mov	r0, r6
 8008332:	e7c2      	b.n	80082ba <_dtoa_r+0x982>
 8008334:	2301      	movs	r3, #1
 8008336:	e7e3      	b.n	8008300 <_dtoa_r+0x9c8>
 8008338:	9a00      	ldr	r2, [sp, #0]
 800833a:	2a00      	cmp	r2, #0
 800833c:	db04      	blt.n	8008348 <_dtoa_r+0xa10>
 800833e:	d125      	bne.n	800838c <_dtoa_r+0xa54>
 8008340:	9a06      	ldr	r2, [sp, #24]
 8008342:	bb1a      	cbnz	r2, 800838c <_dtoa_r+0xa54>
 8008344:	9a07      	ldr	r2, [sp, #28]
 8008346:	bb0a      	cbnz	r2, 800838c <_dtoa_r+0xa54>
 8008348:	2b00      	cmp	r3, #0
 800834a:	ddec      	ble.n	8008326 <_dtoa_r+0x9ee>
 800834c:	2201      	movs	r2, #1
 800834e:	9904      	ldr	r1, [sp, #16]
 8008350:	4620      	mov	r0, r4
 8008352:	f000 fa8b 	bl	800886c <__lshift>
 8008356:	4639      	mov	r1, r7
 8008358:	9004      	str	r0, [sp, #16]
 800835a:	f000 fadb 	bl	8008914 <__mcmp>
 800835e:	2800      	cmp	r0, #0
 8008360:	dc03      	bgt.n	800836a <_dtoa_r+0xa32>
 8008362:	d1e0      	bne.n	8008326 <_dtoa_r+0x9ee>
 8008364:	f018 0f01 	tst.w	r8, #1
 8008368:	d0dd      	beq.n	8008326 <_dtoa_r+0x9ee>
 800836a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800836e:	d1d8      	bne.n	8008322 <_dtoa_r+0x9ea>
 8008370:	9b05      	ldr	r3, [sp, #20]
 8008372:	9a05      	ldr	r2, [sp, #20]
 8008374:	1c5d      	adds	r5, r3, #1
 8008376:	2339      	movs	r3, #57	; 0x39
 8008378:	7013      	strb	r3, [r2, #0]
 800837a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800837e:	2b39      	cmp	r3, #57	; 0x39
 8008380:	f105 32ff 	add.w	r2, r5, #4294967295
 8008384:	d04f      	beq.n	8008426 <_dtoa_r+0xaee>
 8008386:	3301      	adds	r3, #1
 8008388:	7013      	strb	r3, [r2, #0]
 800838a:	e754      	b.n	8008236 <_dtoa_r+0x8fe>
 800838c:	9a05      	ldr	r2, [sp, #20]
 800838e:	2b00      	cmp	r3, #0
 8008390:	f102 0501 	add.w	r5, r2, #1
 8008394:	dd06      	ble.n	80083a4 <_dtoa_r+0xa6c>
 8008396:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800839a:	d0e9      	beq.n	8008370 <_dtoa_r+0xa38>
 800839c:	f108 0801 	add.w	r8, r8, #1
 80083a0:	9b05      	ldr	r3, [sp, #20]
 80083a2:	e7c2      	b.n	800832a <_dtoa_r+0x9f2>
 80083a4:	9a02      	ldr	r2, [sp, #8]
 80083a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80083aa:	eba5 030b 	sub.w	r3, r5, fp
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d021      	beq.n	80083f6 <_dtoa_r+0xabe>
 80083b2:	2300      	movs	r3, #0
 80083b4:	220a      	movs	r2, #10
 80083b6:	9904      	ldr	r1, [sp, #16]
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 f8e1 	bl	8008580 <__multadd>
 80083be:	45b1      	cmp	r9, r6
 80083c0:	9004      	str	r0, [sp, #16]
 80083c2:	f04f 0300 	mov.w	r3, #0
 80083c6:	f04f 020a 	mov.w	r2, #10
 80083ca:	4649      	mov	r1, r9
 80083cc:	4620      	mov	r0, r4
 80083ce:	d105      	bne.n	80083dc <_dtoa_r+0xaa4>
 80083d0:	f000 f8d6 	bl	8008580 <__multadd>
 80083d4:	4681      	mov	r9, r0
 80083d6:	4606      	mov	r6, r0
 80083d8:	9505      	str	r5, [sp, #20]
 80083da:	e776      	b.n	80082ca <_dtoa_r+0x992>
 80083dc:	f000 f8d0 	bl	8008580 <__multadd>
 80083e0:	4631      	mov	r1, r6
 80083e2:	4681      	mov	r9, r0
 80083e4:	2300      	movs	r3, #0
 80083e6:	220a      	movs	r2, #10
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 f8c9 	bl	8008580 <__multadd>
 80083ee:	4606      	mov	r6, r0
 80083f0:	e7f2      	b.n	80083d8 <_dtoa_r+0xaa0>
 80083f2:	f04f 0900 	mov.w	r9, #0
 80083f6:	2201      	movs	r2, #1
 80083f8:	9904      	ldr	r1, [sp, #16]
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 fa36 	bl	800886c <__lshift>
 8008400:	4639      	mov	r1, r7
 8008402:	9004      	str	r0, [sp, #16]
 8008404:	f000 fa86 	bl	8008914 <__mcmp>
 8008408:	2800      	cmp	r0, #0
 800840a:	dcb6      	bgt.n	800837a <_dtoa_r+0xa42>
 800840c:	d102      	bne.n	8008414 <_dtoa_r+0xadc>
 800840e:	f018 0f01 	tst.w	r8, #1
 8008412:	d1b2      	bne.n	800837a <_dtoa_r+0xa42>
 8008414:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008418:	2b30      	cmp	r3, #48	; 0x30
 800841a:	f105 32ff 	add.w	r2, r5, #4294967295
 800841e:	f47f af0a 	bne.w	8008236 <_dtoa_r+0x8fe>
 8008422:	4615      	mov	r5, r2
 8008424:	e7f6      	b.n	8008414 <_dtoa_r+0xadc>
 8008426:	4593      	cmp	fp, r2
 8008428:	d105      	bne.n	8008436 <_dtoa_r+0xafe>
 800842a:	2331      	movs	r3, #49	; 0x31
 800842c:	f10a 0a01 	add.w	sl, sl, #1
 8008430:	f88b 3000 	strb.w	r3, [fp]
 8008434:	e6ff      	b.n	8008236 <_dtoa_r+0x8fe>
 8008436:	4615      	mov	r5, r2
 8008438:	e79f      	b.n	800837a <_dtoa_r+0xa42>
 800843a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80084a0 <_dtoa_r+0xb68>
 800843e:	e007      	b.n	8008450 <_dtoa_r+0xb18>
 8008440:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008442:	f8df b060 	ldr.w	fp, [pc, #96]	; 80084a4 <_dtoa_r+0xb6c>
 8008446:	b11b      	cbz	r3, 8008450 <_dtoa_r+0xb18>
 8008448:	f10b 0308 	add.w	r3, fp, #8
 800844c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	4658      	mov	r0, fp
 8008452:	b017      	add	sp, #92	; 0x5c
 8008454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008458:	9b06      	ldr	r3, [sp, #24]
 800845a:	2b01      	cmp	r3, #1
 800845c:	f77f ae35 	ble.w	80080ca <_dtoa_r+0x792>
 8008460:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008462:	9307      	str	r3, [sp, #28]
 8008464:	e649      	b.n	80080fa <_dtoa_r+0x7c2>
 8008466:	9b02      	ldr	r3, [sp, #8]
 8008468:	2b00      	cmp	r3, #0
 800846a:	dc03      	bgt.n	8008474 <_dtoa_r+0xb3c>
 800846c:	9b06      	ldr	r3, [sp, #24]
 800846e:	2b02      	cmp	r3, #2
 8008470:	f73f aecc 	bgt.w	800820c <_dtoa_r+0x8d4>
 8008474:	465d      	mov	r5, fp
 8008476:	4639      	mov	r1, r7
 8008478:	9804      	ldr	r0, [sp, #16]
 800847a:	f7ff f9d1 	bl	8007820 <quorem>
 800847e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008482:	f805 8b01 	strb.w	r8, [r5], #1
 8008486:	9a02      	ldr	r2, [sp, #8]
 8008488:	eba5 030b 	sub.w	r3, r5, fp
 800848c:	429a      	cmp	r2, r3
 800848e:	ddb0      	ble.n	80083f2 <_dtoa_r+0xaba>
 8008490:	2300      	movs	r3, #0
 8008492:	220a      	movs	r2, #10
 8008494:	9904      	ldr	r1, [sp, #16]
 8008496:	4620      	mov	r0, r4
 8008498:	f000 f872 	bl	8008580 <__multadd>
 800849c:	9004      	str	r0, [sp, #16]
 800849e:	e7ea      	b.n	8008476 <_dtoa_r+0xb3e>
 80084a0:	08008ffc 	.word	0x08008ffc
 80084a4:	08009020 	.word	0x08009020

080084a8 <_localeconv_r>:
 80084a8:	4b04      	ldr	r3, [pc, #16]	; (80084bc <_localeconv_r+0x14>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	6a18      	ldr	r0, [r3, #32]
 80084ae:	4b04      	ldr	r3, [pc, #16]	; (80084c0 <_localeconv_r+0x18>)
 80084b0:	2800      	cmp	r0, #0
 80084b2:	bf08      	it	eq
 80084b4:	4618      	moveq	r0, r3
 80084b6:	30f0      	adds	r0, #240	; 0xf0
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	2000000c 	.word	0x2000000c
 80084c0:	20000070 	.word	0x20000070

080084c4 <malloc>:
 80084c4:	4b02      	ldr	r3, [pc, #8]	; (80084d0 <malloc+0xc>)
 80084c6:	4601      	mov	r1, r0
 80084c8:	6818      	ldr	r0, [r3, #0]
 80084ca:	f000 bb45 	b.w	8008b58 <_malloc_r>
 80084ce:	bf00      	nop
 80084d0:	2000000c 	.word	0x2000000c

080084d4 <memcpy>:
 80084d4:	b510      	push	{r4, lr}
 80084d6:	1e43      	subs	r3, r0, #1
 80084d8:	440a      	add	r2, r1
 80084da:	4291      	cmp	r1, r2
 80084dc:	d100      	bne.n	80084e0 <memcpy+0xc>
 80084de:	bd10      	pop	{r4, pc}
 80084e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084e8:	e7f7      	b.n	80084da <memcpy+0x6>

080084ea <_Balloc>:
 80084ea:	b570      	push	{r4, r5, r6, lr}
 80084ec:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80084ee:	4604      	mov	r4, r0
 80084f0:	460e      	mov	r6, r1
 80084f2:	b93d      	cbnz	r5, 8008504 <_Balloc+0x1a>
 80084f4:	2010      	movs	r0, #16
 80084f6:	f7ff ffe5 	bl	80084c4 <malloc>
 80084fa:	6260      	str	r0, [r4, #36]	; 0x24
 80084fc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008500:	6005      	str	r5, [r0, #0]
 8008502:	60c5      	str	r5, [r0, #12]
 8008504:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008506:	68eb      	ldr	r3, [r5, #12]
 8008508:	b183      	cbz	r3, 800852c <_Balloc+0x42>
 800850a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800850c:	68db      	ldr	r3, [r3, #12]
 800850e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008512:	b9b8      	cbnz	r0, 8008544 <_Balloc+0x5a>
 8008514:	2101      	movs	r1, #1
 8008516:	fa01 f506 	lsl.w	r5, r1, r6
 800851a:	1d6a      	adds	r2, r5, #5
 800851c:	0092      	lsls	r2, r2, #2
 800851e:	4620      	mov	r0, r4
 8008520:	f000 fabe 	bl	8008aa0 <_calloc_r>
 8008524:	b160      	cbz	r0, 8008540 <_Balloc+0x56>
 8008526:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800852a:	e00e      	b.n	800854a <_Balloc+0x60>
 800852c:	2221      	movs	r2, #33	; 0x21
 800852e:	2104      	movs	r1, #4
 8008530:	4620      	mov	r0, r4
 8008532:	f000 fab5 	bl	8008aa0 <_calloc_r>
 8008536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008538:	60e8      	str	r0, [r5, #12]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e4      	bne.n	800850a <_Balloc+0x20>
 8008540:	2000      	movs	r0, #0
 8008542:	bd70      	pop	{r4, r5, r6, pc}
 8008544:	6802      	ldr	r2, [r0, #0]
 8008546:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800854a:	2300      	movs	r3, #0
 800854c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008550:	e7f7      	b.n	8008542 <_Balloc+0x58>

08008552 <_Bfree>:
 8008552:	b570      	push	{r4, r5, r6, lr}
 8008554:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008556:	4606      	mov	r6, r0
 8008558:	460d      	mov	r5, r1
 800855a:	b93c      	cbnz	r4, 800856c <_Bfree+0x1a>
 800855c:	2010      	movs	r0, #16
 800855e:	f7ff ffb1 	bl	80084c4 <malloc>
 8008562:	6270      	str	r0, [r6, #36]	; 0x24
 8008564:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008568:	6004      	str	r4, [r0, #0]
 800856a:	60c4      	str	r4, [r0, #12]
 800856c:	b13d      	cbz	r5, 800857e <_Bfree+0x2c>
 800856e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008570:	686a      	ldr	r2, [r5, #4]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008578:	6029      	str	r1, [r5, #0]
 800857a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800857e:	bd70      	pop	{r4, r5, r6, pc}

08008580 <__multadd>:
 8008580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008584:	690d      	ldr	r5, [r1, #16]
 8008586:	461f      	mov	r7, r3
 8008588:	4606      	mov	r6, r0
 800858a:	460c      	mov	r4, r1
 800858c:	f101 0c14 	add.w	ip, r1, #20
 8008590:	2300      	movs	r3, #0
 8008592:	f8dc 0000 	ldr.w	r0, [ip]
 8008596:	b281      	uxth	r1, r0
 8008598:	fb02 7101 	mla	r1, r2, r1, r7
 800859c:	0c0f      	lsrs	r7, r1, #16
 800859e:	0c00      	lsrs	r0, r0, #16
 80085a0:	fb02 7000 	mla	r0, r2, r0, r7
 80085a4:	b289      	uxth	r1, r1
 80085a6:	3301      	adds	r3, #1
 80085a8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80085ac:	429d      	cmp	r5, r3
 80085ae:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80085b2:	f84c 1b04 	str.w	r1, [ip], #4
 80085b6:	dcec      	bgt.n	8008592 <__multadd+0x12>
 80085b8:	b1d7      	cbz	r7, 80085f0 <__multadd+0x70>
 80085ba:	68a3      	ldr	r3, [r4, #8]
 80085bc:	42ab      	cmp	r3, r5
 80085be:	dc12      	bgt.n	80085e6 <__multadd+0x66>
 80085c0:	6861      	ldr	r1, [r4, #4]
 80085c2:	4630      	mov	r0, r6
 80085c4:	3101      	adds	r1, #1
 80085c6:	f7ff ff90 	bl	80084ea <_Balloc>
 80085ca:	6922      	ldr	r2, [r4, #16]
 80085cc:	3202      	adds	r2, #2
 80085ce:	f104 010c 	add.w	r1, r4, #12
 80085d2:	4680      	mov	r8, r0
 80085d4:	0092      	lsls	r2, r2, #2
 80085d6:	300c      	adds	r0, #12
 80085d8:	f7ff ff7c 	bl	80084d4 <memcpy>
 80085dc:	4621      	mov	r1, r4
 80085de:	4630      	mov	r0, r6
 80085e0:	f7ff ffb7 	bl	8008552 <_Bfree>
 80085e4:	4644      	mov	r4, r8
 80085e6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085ea:	3501      	adds	r5, #1
 80085ec:	615f      	str	r7, [r3, #20]
 80085ee:	6125      	str	r5, [r4, #16]
 80085f0:	4620      	mov	r0, r4
 80085f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080085f6 <__hi0bits>:
 80085f6:	0c02      	lsrs	r2, r0, #16
 80085f8:	0412      	lsls	r2, r2, #16
 80085fa:	4603      	mov	r3, r0
 80085fc:	b9b2      	cbnz	r2, 800862c <__hi0bits+0x36>
 80085fe:	0403      	lsls	r3, r0, #16
 8008600:	2010      	movs	r0, #16
 8008602:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008606:	bf04      	itt	eq
 8008608:	021b      	lsleq	r3, r3, #8
 800860a:	3008      	addeq	r0, #8
 800860c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008610:	bf04      	itt	eq
 8008612:	011b      	lsleq	r3, r3, #4
 8008614:	3004      	addeq	r0, #4
 8008616:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800861a:	bf04      	itt	eq
 800861c:	009b      	lsleq	r3, r3, #2
 800861e:	3002      	addeq	r0, #2
 8008620:	2b00      	cmp	r3, #0
 8008622:	db06      	blt.n	8008632 <__hi0bits+0x3c>
 8008624:	005b      	lsls	r3, r3, #1
 8008626:	d503      	bpl.n	8008630 <__hi0bits+0x3a>
 8008628:	3001      	adds	r0, #1
 800862a:	4770      	bx	lr
 800862c:	2000      	movs	r0, #0
 800862e:	e7e8      	b.n	8008602 <__hi0bits+0xc>
 8008630:	2020      	movs	r0, #32
 8008632:	4770      	bx	lr

08008634 <__lo0bits>:
 8008634:	6803      	ldr	r3, [r0, #0]
 8008636:	f013 0207 	ands.w	r2, r3, #7
 800863a:	4601      	mov	r1, r0
 800863c:	d00b      	beq.n	8008656 <__lo0bits+0x22>
 800863e:	07da      	lsls	r2, r3, #31
 8008640:	d423      	bmi.n	800868a <__lo0bits+0x56>
 8008642:	0798      	lsls	r0, r3, #30
 8008644:	bf49      	itett	mi
 8008646:	085b      	lsrmi	r3, r3, #1
 8008648:	089b      	lsrpl	r3, r3, #2
 800864a:	2001      	movmi	r0, #1
 800864c:	600b      	strmi	r3, [r1, #0]
 800864e:	bf5c      	itt	pl
 8008650:	600b      	strpl	r3, [r1, #0]
 8008652:	2002      	movpl	r0, #2
 8008654:	4770      	bx	lr
 8008656:	b298      	uxth	r0, r3
 8008658:	b9a8      	cbnz	r0, 8008686 <__lo0bits+0x52>
 800865a:	0c1b      	lsrs	r3, r3, #16
 800865c:	2010      	movs	r0, #16
 800865e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008662:	bf04      	itt	eq
 8008664:	0a1b      	lsreq	r3, r3, #8
 8008666:	3008      	addeq	r0, #8
 8008668:	071a      	lsls	r2, r3, #28
 800866a:	bf04      	itt	eq
 800866c:	091b      	lsreq	r3, r3, #4
 800866e:	3004      	addeq	r0, #4
 8008670:	079a      	lsls	r2, r3, #30
 8008672:	bf04      	itt	eq
 8008674:	089b      	lsreq	r3, r3, #2
 8008676:	3002      	addeq	r0, #2
 8008678:	07da      	lsls	r2, r3, #31
 800867a:	d402      	bmi.n	8008682 <__lo0bits+0x4e>
 800867c:	085b      	lsrs	r3, r3, #1
 800867e:	d006      	beq.n	800868e <__lo0bits+0x5a>
 8008680:	3001      	adds	r0, #1
 8008682:	600b      	str	r3, [r1, #0]
 8008684:	4770      	bx	lr
 8008686:	4610      	mov	r0, r2
 8008688:	e7e9      	b.n	800865e <__lo0bits+0x2a>
 800868a:	2000      	movs	r0, #0
 800868c:	4770      	bx	lr
 800868e:	2020      	movs	r0, #32
 8008690:	4770      	bx	lr

08008692 <__i2b>:
 8008692:	b510      	push	{r4, lr}
 8008694:	460c      	mov	r4, r1
 8008696:	2101      	movs	r1, #1
 8008698:	f7ff ff27 	bl	80084ea <_Balloc>
 800869c:	2201      	movs	r2, #1
 800869e:	6144      	str	r4, [r0, #20]
 80086a0:	6102      	str	r2, [r0, #16]
 80086a2:	bd10      	pop	{r4, pc}

080086a4 <__multiply>:
 80086a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	4614      	mov	r4, r2
 80086aa:	690a      	ldr	r2, [r1, #16]
 80086ac:	6923      	ldr	r3, [r4, #16]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	bfb8      	it	lt
 80086b2:	460b      	movlt	r3, r1
 80086b4:	4688      	mov	r8, r1
 80086b6:	bfbc      	itt	lt
 80086b8:	46a0      	movlt	r8, r4
 80086ba:	461c      	movlt	r4, r3
 80086bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80086c0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80086c4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80086cc:	eb07 0609 	add.w	r6, r7, r9
 80086d0:	42b3      	cmp	r3, r6
 80086d2:	bfb8      	it	lt
 80086d4:	3101      	addlt	r1, #1
 80086d6:	f7ff ff08 	bl	80084ea <_Balloc>
 80086da:	f100 0514 	add.w	r5, r0, #20
 80086de:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80086e2:	462b      	mov	r3, r5
 80086e4:	2200      	movs	r2, #0
 80086e6:	4573      	cmp	r3, lr
 80086e8:	d316      	bcc.n	8008718 <__multiply+0x74>
 80086ea:	f104 0214 	add.w	r2, r4, #20
 80086ee:	f108 0114 	add.w	r1, r8, #20
 80086f2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80086f6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	9b00      	ldr	r3, [sp, #0]
 80086fe:	9201      	str	r2, [sp, #4]
 8008700:	4293      	cmp	r3, r2
 8008702:	d80c      	bhi.n	800871e <__multiply+0x7a>
 8008704:	2e00      	cmp	r6, #0
 8008706:	dd03      	ble.n	8008710 <__multiply+0x6c>
 8008708:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800870c:	2b00      	cmp	r3, #0
 800870e:	d05d      	beq.n	80087cc <__multiply+0x128>
 8008710:	6106      	str	r6, [r0, #16]
 8008712:	b003      	add	sp, #12
 8008714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008718:	f843 2b04 	str.w	r2, [r3], #4
 800871c:	e7e3      	b.n	80086e6 <__multiply+0x42>
 800871e:	f8b2 b000 	ldrh.w	fp, [r2]
 8008722:	f1bb 0f00 	cmp.w	fp, #0
 8008726:	d023      	beq.n	8008770 <__multiply+0xcc>
 8008728:	4689      	mov	r9, r1
 800872a:	46ac      	mov	ip, r5
 800872c:	f04f 0800 	mov.w	r8, #0
 8008730:	f859 4b04 	ldr.w	r4, [r9], #4
 8008734:	f8dc a000 	ldr.w	sl, [ip]
 8008738:	b2a3      	uxth	r3, r4
 800873a:	fa1f fa8a 	uxth.w	sl, sl
 800873e:	fb0b a303 	mla	r3, fp, r3, sl
 8008742:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008746:	f8dc 4000 	ldr.w	r4, [ip]
 800874a:	4443      	add	r3, r8
 800874c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008750:	fb0b 840a 	mla	r4, fp, sl, r8
 8008754:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008758:	46e2      	mov	sl, ip
 800875a:	b29b      	uxth	r3, r3
 800875c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008760:	454f      	cmp	r7, r9
 8008762:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008766:	f84a 3b04 	str.w	r3, [sl], #4
 800876a:	d82b      	bhi.n	80087c4 <__multiply+0x120>
 800876c:	f8cc 8004 	str.w	r8, [ip, #4]
 8008770:	9b01      	ldr	r3, [sp, #4]
 8008772:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008776:	3204      	adds	r2, #4
 8008778:	f1ba 0f00 	cmp.w	sl, #0
 800877c:	d020      	beq.n	80087c0 <__multiply+0x11c>
 800877e:	682b      	ldr	r3, [r5, #0]
 8008780:	4689      	mov	r9, r1
 8008782:	46a8      	mov	r8, r5
 8008784:	f04f 0b00 	mov.w	fp, #0
 8008788:	f8b9 c000 	ldrh.w	ip, [r9]
 800878c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008790:	fb0a 440c 	mla	r4, sl, ip, r4
 8008794:	445c      	add	r4, fp
 8008796:	46c4      	mov	ip, r8
 8008798:	b29b      	uxth	r3, r3
 800879a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800879e:	f84c 3b04 	str.w	r3, [ip], #4
 80087a2:	f859 3b04 	ldr.w	r3, [r9], #4
 80087a6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80087aa:	0c1b      	lsrs	r3, r3, #16
 80087ac:	fb0a b303 	mla	r3, sl, r3, fp
 80087b0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80087b4:	454f      	cmp	r7, r9
 80087b6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80087ba:	d805      	bhi.n	80087c8 <__multiply+0x124>
 80087bc:	f8c8 3004 	str.w	r3, [r8, #4]
 80087c0:	3504      	adds	r5, #4
 80087c2:	e79b      	b.n	80086fc <__multiply+0x58>
 80087c4:	46d4      	mov	ip, sl
 80087c6:	e7b3      	b.n	8008730 <__multiply+0x8c>
 80087c8:	46e0      	mov	r8, ip
 80087ca:	e7dd      	b.n	8008788 <__multiply+0xe4>
 80087cc:	3e01      	subs	r6, #1
 80087ce:	e799      	b.n	8008704 <__multiply+0x60>

080087d0 <__pow5mult>:
 80087d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d4:	4615      	mov	r5, r2
 80087d6:	f012 0203 	ands.w	r2, r2, #3
 80087da:	4606      	mov	r6, r0
 80087dc:	460f      	mov	r7, r1
 80087de:	d007      	beq.n	80087f0 <__pow5mult+0x20>
 80087e0:	3a01      	subs	r2, #1
 80087e2:	4c21      	ldr	r4, [pc, #132]	; (8008868 <__pow5mult+0x98>)
 80087e4:	2300      	movs	r3, #0
 80087e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087ea:	f7ff fec9 	bl	8008580 <__multadd>
 80087ee:	4607      	mov	r7, r0
 80087f0:	10ad      	asrs	r5, r5, #2
 80087f2:	d035      	beq.n	8008860 <__pow5mult+0x90>
 80087f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80087f6:	b93c      	cbnz	r4, 8008808 <__pow5mult+0x38>
 80087f8:	2010      	movs	r0, #16
 80087fa:	f7ff fe63 	bl	80084c4 <malloc>
 80087fe:	6270      	str	r0, [r6, #36]	; 0x24
 8008800:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008804:	6004      	str	r4, [r0, #0]
 8008806:	60c4      	str	r4, [r0, #12]
 8008808:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800880c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008810:	b94c      	cbnz	r4, 8008826 <__pow5mult+0x56>
 8008812:	f240 2171 	movw	r1, #625	; 0x271
 8008816:	4630      	mov	r0, r6
 8008818:	f7ff ff3b 	bl	8008692 <__i2b>
 800881c:	2300      	movs	r3, #0
 800881e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008822:	4604      	mov	r4, r0
 8008824:	6003      	str	r3, [r0, #0]
 8008826:	f04f 0800 	mov.w	r8, #0
 800882a:	07eb      	lsls	r3, r5, #31
 800882c:	d50a      	bpl.n	8008844 <__pow5mult+0x74>
 800882e:	4639      	mov	r1, r7
 8008830:	4622      	mov	r2, r4
 8008832:	4630      	mov	r0, r6
 8008834:	f7ff ff36 	bl	80086a4 <__multiply>
 8008838:	4639      	mov	r1, r7
 800883a:	4681      	mov	r9, r0
 800883c:	4630      	mov	r0, r6
 800883e:	f7ff fe88 	bl	8008552 <_Bfree>
 8008842:	464f      	mov	r7, r9
 8008844:	106d      	asrs	r5, r5, #1
 8008846:	d00b      	beq.n	8008860 <__pow5mult+0x90>
 8008848:	6820      	ldr	r0, [r4, #0]
 800884a:	b938      	cbnz	r0, 800885c <__pow5mult+0x8c>
 800884c:	4622      	mov	r2, r4
 800884e:	4621      	mov	r1, r4
 8008850:	4630      	mov	r0, r6
 8008852:	f7ff ff27 	bl	80086a4 <__multiply>
 8008856:	6020      	str	r0, [r4, #0]
 8008858:	f8c0 8000 	str.w	r8, [r0]
 800885c:	4604      	mov	r4, r0
 800885e:	e7e4      	b.n	800882a <__pow5mult+0x5a>
 8008860:	4638      	mov	r0, r7
 8008862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008866:	bf00      	nop
 8008868:	08009120 	.word	0x08009120

0800886c <__lshift>:
 800886c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008870:	460c      	mov	r4, r1
 8008872:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008876:	6923      	ldr	r3, [r4, #16]
 8008878:	6849      	ldr	r1, [r1, #4]
 800887a:	eb0a 0903 	add.w	r9, sl, r3
 800887e:	68a3      	ldr	r3, [r4, #8]
 8008880:	4607      	mov	r7, r0
 8008882:	4616      	mov	r6, r2
 8008884:	f109 0501 	add.w	r5, r9, #1
 8008888:	42ab      	cmp	r3, r5
 800888a:	db32      	blt.n	80088f2 <__lshift+0x86>
 800888c:	4638      	mov	r0, r7
 800888e:	f7ff fe2c 	bl	80084ea <_Balloc>
 8008892:	2300      	movs	r3, #0
 8008894:	4680      	mov	r8, r0
 8008896:	f100 0114 	add.w	r1, r0, #20
 800889a:	461a      	mov	r2, r3
 800889c:	4553      	cmp	r3, sl
 800889e:	db2b      	blt.n	80088f8 <__lshift+0x8c>
 80088a0:	6920      	ldr	r0, [r4, #16]
 80088a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088a6:	f104 0314 	add.w	r3, r4, #20
 80088aa:	f016 021f 	ands.w	r2, r6, #31
 80088ae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088b2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088b6:	d025      	beq.n	8008904 <__lshift+0x98>
 80088b8:	f1c2 0e20 	rsb	lr, r2, #32
 80088bc:	2000      	movs	r0, #0
 80088be:	681e      	ldr	r6, [r3, #0]
 80088c0:	468a      	mov	sl, r1
 80088c2:	4096      	lsls	r6, r2
 80088c4:	4330      	orrs	r0, r6
 80088c6:	f84a 0b04 	str.w	r0, [sl], #4
 80088ca:	f853 0b04 	ldr.w	r0, [r3], #4
 80088ce:	459c      	cmp	ip, r3
 80088d0:	fa20 f00e 	lsr.w	r0, r0, lr
 80088d4:	d814      	bhi.n	8008900 <__lshift+0x94>
 80088d6:	6048      	str	r0, [r1, #4]
 80088d8:	b108      	cbz	r0, 80088de <__lshift+0x72>
 80088da:	f109 0502 	add.w	r5, r9, #2
 80088de:	3d01      	subs	r5, #1
 80088e0:	4638      	mov	r0, r7
 80088e2:	f8c8 5010 	str.w	r5, [r8, #16]
 80088e6:	4621      	mov	r1, r4
 80088e8:	f7ff fe33 	bl	8008552 <_Bfree>
 80088ec:	4640      	mov	r0, r8
 80088ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f2:	3101      	adds	r1, #1
 80088f4:	005b      	lsls	r3, r3, #1
 80088f6:	e7c7      	b.n	8008888 <__lshift+0x1c>
 80088f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80088fc:	3301      	adds	r3, #1
 80088fe:	e7cd      	b.n	800889c <__lshift+0x30>
 8008900:	4651      	mov	r1, sl
 8008902:	e7dc      	b.n	80088be <__lshift+0x52>
 8008904:	3904      	subs	r1, #4
 8008906:	f853 2b04 	ldr.w	r2, [r3], #4
 800890a:	f841 2f04 	str.w	r2, [r1, #4]!
 800890e:	459c      	cmp	ip, r3
 8008910:	d8f9      	bhi.n	8008906 <__lshift+0x9a>
 8008912:	e7e4      	b.n	80088de <__lshift+0x72>

08008914 <__mcmp>:
 8008914:	6903      	ldr	r3, [r0, #16]
 8008916:	690a      	ldr	r2, [r1, #16]
 8008918:	1a9b      	subs	r3, r3, r2
 800891a:	b530      	push	{r4, r5, lr}
 800891c:	d10c      	bne.n	8008938 <__mcmp+0x24>
 800891e:	0092      	lsls	r2, r2, #2
 8008920:	3014      	adds	r0, #20
 8008922:	3114      	adds	r1, #20
 8008924:	1884      	adds	r4, r0, r2
 8008926:	4411      	add	r1, r2
 8008928:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800892c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008930:	4295      	cmp	r5, r2
 8008932:	d003      	beq.n	800893c <__mcmp+0x28>
 8008934:	d305      	bcc.n	8008942 <__mcmp+0x2e>
 8008936:	2301      	movs	r3, #1
 8008938:	4618      	mov	r0, r3
 800893a:	bd30      	pop	{r4, r5, pc}
 800893c:	42a0      	cmp	r0, r4
 800893e:	d3f3      	bcc.n	8008928 <__mcmp+0x14>
 8008940:	e7fa      	b.n	8008938 <__mcmp+0x24>
 8008942:	f04f 33ff 	mov.w	r3, #4294967295
 8008946:	e7f7      	b.n	8008938 <__mcmp+0x24>

08008948 <__mdiff>:
 8008948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800894c:	460d      	mov	r5, r1
 800894e:	4607      	mov	r7, r0
 8008950:	4611      	mov	r1, r2
 8008952:	4628      	mov	r0, r5
 8008954:	4614      	mov	r4, r2
 8008956:	f7ff ffdd 	bl	8008914 <__mcmp>
 800895a:	1e06      	subs	r6, r0, #0
 800895c:	d108      	bne.n	8008970 <__mdiff+0x28>
 800895e:	4631      	mov	r1, r6
 8008960:	4638      	mov	r0, r7
 8008962:	f7ff fdc2 	bl	80084ea <_Balloc>
 8008966:	2301      	movs	r3, #1
 8008968:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800896c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008970:	bfa4      	itt	ge
 8008972:	4623      	movge	r3, r4
 8008974:	462c      	movge	r4, r5
 8008976:	4638      	mov	r0, r7
 8008978:	6861      	ldr	r1, [r4, #4]
 800897a:	bfa6      	itte	ge
 800897c:	461d      	movge	r5, r3
 800897e:	2600      	movge	r6, #0
 8008980:	2601      	movlt	r6, #1
 8008982:	f7ff fdb2 	bl	80084ea <_Balloc>
 8008986:	692b      	ldr	r3, [r5, #16]
 8008988:	60c6      	str	r6, [r0, #12]
 800898a:	6926      	ldr	r6, [r4, #16]
 800898c:	f105 0914 	add.w	r9, r5, #20
 8008990:	f104 0214 	add.w	r2, r4, #20
 8008994:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008998:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800899c:	f100 0514 	add.w	r5, r0, #20
 80089a0:	f04f 0e00 	mov.w	lr, #0
 80089a4:	f852 ab04 	ldr.w	sl, [r2], #4
 80089a8:	f859 4b04 	ldr.w	r4, [r9], #4
 80089ac:	fa1e f18a 	uxtah	r1, lr, sl
 80089b0:	b2a3      	uxth	r3, r4
 80089b2:	1ac9      	subs	r1, r1, r3
 80089b4:	0c23      	lsrs	r3, r4, #16
 80089b6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80089ba:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80089be:	b289      	uxth	r1, r1
 80089c0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80089c4:	45c8      	cmp	r8, r9
 80089c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80089ca:	4694      	mov	ip, r2
 80089cc:	f845 3b04 	str.w	r3, [r5], #4
 80089d0:	d8e8      	bhi.n	80089a4 <__mdiff+0x5c>
 80089d2:	45bc      	cmp	ip, r7
 80089d4:	d304      	bcc.n	80089e0 <__mdiff+0x98>
 80089d6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80089da:	b183      	cbz	r3, 80089fe <__mdiff+0xb6>
 80089dc:	6106      	str	r6, [r0, #16]
 80089de:	e7c5      	b.n	800896c <__mdiff+0x24>
 80089e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80089e4:	fa1e f381 	uxtah	r3, lr, r1
 80089e8:	141a      	asrs	r2, r3, #16
 80089ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089f4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80089f8:	f845 3b04 	str.w	r3, [r5], #4
 80089fc:	e7e9      	b.n	80089d2 <__mdiff+0x8a>
 80089fe:	3e01      	subs	r6, #1
 8008a00:	e7e9      	b.n	80089d6 <__mdiff+0x8e>

08008a02 <__d2b>:
 8008a02:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a06:	460e      	mov	r6, r1
 8008a08:	2101      	movs	r1, #1
 8008a0a:	ec59 8b10 	vmov	r8, r9, d0
 8008a0e:	4615      	mov	r5, r2
 8008a10:	f7ff fd6b 	bl	80084ea <_Balloc>
 8008a14:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008a18:	4607      	mov	r7, r0
 8008a1a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a1e:	bb34      	cbnz	r4, 8008a6e <__d2b+0x6c>
 8008a20:	9301      	str	r3, [sp, #4]
 8008a22:	f1b8 0300 	subs.w	r3, r8, #0
 8008a26:	d027      	beq.n	8008a78 <__d2b+0x76>
 8008a28:	a802      	add	r0, sp, #8
 8008a2a:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008a2e:	f7ff fe01 	bl	8008634 <__lo0bits>
 8008a32:	9900      	ldr	r1, [sp, #0]
 8008a34:	b1f0      	cbz	r0, 8008a74 <__d2b+0x72>
 8008a36:	9a01      	ldr	r2, [sp, #4]
 8008a38:	f1c0 0320 	rsb	r3, r0, #32
 8008a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a40:	430b      	orrs	r3, r1
 8008a42:	40c2      	lsrs	r2, r0
 8008a44:	617b      	str	r3, [r7, #20]
 8008a46:	9201      	str	r2, [sp, #4]
 8008a48:	9b01      	ldr	r3, [sp, #4]
 8008a4a:	61bb      	str	r3, [r7, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	bf14      	ite	ne
 8008a50:	2102      	movne	r1, #2
 8008a52:	2101      	moveq	r1, #1
 8008a54:	6139      	str	r1, [r7, #16]
 8008a56:	b1c4      	cbz	r4, 8008a8a <__d2b+0x88>
 8008a58:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008a5c:	4404      	add	r4, r0
 8008a5e:	6034      	str	r4, [r6, #0]
 8008a60:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a64:	6028      	str	r0, [r5, #0]
 8008a66:	4638      	mov	r0, r7
 8008a68:	b003      	add	sp, #12
 8008a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a72:	e7d5      	b.n	8008a20 <__d2b+0x1e>
 8008a74:	6179      	str	r1, [r7, #20]
 8008a76:	e7e7      	b.n	8008a48 <__d2b+0x46>
 8008a78:	a801      	add	r0, sp, #4
 8008a7a:	f7ff fddb 	bl	8008634 <__lo0bits>
 8008a7e:	9b01      	ldr	r3, [sp, #4]
 8008a80:	617b      	str	r3, [r7, #20]
 8008a82:	2101      	movs	r1, #1
 8008a84:	6139      	str	r1, [r7, #16]
 8008a86:	3020      	adds	r0, #32
 8008a88:	e7e5      	b.n	8008a56 <__d2b+0x54>
 8008a8a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008a8e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a92:	6030      	str	r0, [r6, #0]
 8008a94:	6918      	ldr	r0, [r3, #16]
 8008a96:	f7ff fdae 	bl	80085f6 <__hi0bits>
 8008a9a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008a9e:	e7e1      	b.n	8008a64 <__d2b+0x62>

08008aa0 <_calloc_r>:
 8008aa0:	b538      	push	{r3, r4, r5, lr}
 8008aa2:	fb02 f401 	mul.w	r4, r2, r1
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	f000 f856 	bl	8008b58 <_malloc_r>
 8008aac:	4605      	mov	r5, r0
 8008aae:	b118      	cbz	r0, 8008ab8 <_calloc_r+0x18>
 8008ab0:	4622      	mov	r2, r4
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	f7fe fa30 	bl	8006f18 <memset>
 8008ab8:	4628      	mov	r0, r5
 8008aba:	bd38      	pop	{r3, r4, r5, pc}

08008abc <_free_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4605      	mov	r5, r0
 8008ac0:	2900      	cmp	r1, #0
 8008ac2:	d045      	beq.n	8008b50 <_free_r+0x94>
 8008ac4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac8:	1f0c      	subs	r4, r1, #4
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	bfb8      	it	lt
 8008ace:	18e4      	addlt	r4, r4, r3
 8008ad0:	f000 fa29 	bl	8008f26 <__malloc_lock>
 8008ad4:	4a1f      	ldr	r2, [pc, #124]	; (8008b54 <_free_r+0x98>)
 8008ad6:	6813      	ldr	r3, [r2, #0]
 8008ad8:	4610      	mov	r0, r2
 8008ada:	b933      	cbnz	r3, 8008aea <_free_r+0x2e>
 8008adc:	6063      	str	r3, [r4, #4]
 8008ade:	6014      	str	r4, [r2, #0]
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ae6:	f000 ba1f 	b.w	8008f28 <__malloc_unlock>
 8008aea:	42a3      	cmp	r3, r4
 8008aec:	d90c      	bls.n	8008b08 <_free_r+0x4c>
 8008aee:	6821      	ldr	r1, [r4, #0]
 8008af0:	1862      	adds	r2, r4, r1
 8008af2:	4293      	cmp	r3, r2
 8008af4:	bf04      	itt	eq
 8008af6:	681a      	ldreq	r2, [r3, #0]
 8008af8:	685b      	ldreq	r3, [r3, #4]
 8008afa:	6063      	str	r3, [r4, #4]
 8008afc:	bf04      	itt	eq
 8008afe:	1852      	addeq	r2, r2, r1
 8008b00:	6022      	streq	r2, [r4, #0]
 8008b02:	6004      	str	r4, [r0, #0]
 8008b04:	e7ec      	b.n	8008ae0 <_free_r+0x24>
 8008b06:	4613      	mov	r3, r2
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	b10a      	cbz	r2, 8008b10 <_free_r+0x54>
 8008b0c:	42a2      	cmp	r2, r4
 8008b0e:	d9fa      	bls.n	8008b06 <_free_r+0x4a>
 8008b10:	6819      	ldr	r1, [r3, #0]
 8008b12:	1858      	adds	r0, r3, r1
 8008b14:	42a0      	cmp	r0, r4
 8008b16:	d10b      	bne.n	8008b30 <_free_r+0x74>
 8008b18:	6820      	ldr	r0, [r4, #0]
 8008b1a:	4401      	add	r1, r0
 8008b1c:	1858      	adds	r0, r3, r1
 8008b1e:	4282      	cmp	r2, r0
 8008b20:	6019      	str	r1, [r3, #0]
 8008b22:	d1dd      	bne.n	8008ae0 <_free_r+0x24>
 8008b24:	6810      	ldr	r0, [r2, #0]
 8008b26:	6852      	ldr	r2, [r2, #4]
 8008b28:	605a      	str	r2, [r3, #4]
 8008b2a:	4401      	add	r1, r0
 8008b2c:	6019      	str	r1, [r3, #0]
 8008b2e:	e7d7      	b.n	8008ae0 <_free_r+0x24>
 8008b30:	d902      	bls.n	8008b38 <_free_r+0x7c>
 8008b32:	230c      	movs	r3, #12
 8008b34:	602b      	str	r3, [r5, #0]
 8008b36:	e7d3      	b.n	8008ae0 <_free_r+0x24>
 8008b38:	6820      	ldr	r0, [r4, #0]
 8008b3a:	1821      	adds	r1, r4, r0
 8008b3c:	428a      	cmp	r2, r1
 8008b3e:	bf04      	itt	eq
 8008b40:	6811      	ldreq	r1, [r2, #0]
 8008b42:	6852      	ldreq	r2, [r2, #4]
 8008b44:	6062      	str	r2, [r4, #4]
 8008b46:	bf04      	itt	eq
 8008b48:	1809      	addeq	r1, r1, r0
 8008b4a:	6021      	streq	r1, [r4, #0]
 8008b4c:	605c      	str	r4, [r3, #4]
 8008b4e:	e7c7      	b.n	8008ae0 <_free_r+0x24>
 8008b50:	bd38      	pop	{r3, r4, r5, pc}
 8008b52:	bf00      	nop
 8008b54:	20000208 	.word	0x20000208

08008b58 <_malloc_r>:
 8008b58:	b570      	push	{r4, r5, r6, lr}
 8008b5a:	1ccd      	adds	r5, r1, #3
 8008b5c:	f025 0503 	bic.w	r5, r5, #3
 8008b60:	3508      	adds	r5, #8
 8008b62:	2d0c      	cmp	r5, #12
 8008b64:	bf38      	it	cc
 8008b66:	250c      	movcc	r5, #12
 8008b68:	2d00      	cmp	r5, #0
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	db01      	blt.n	8008b72 <_malloc_r+0x1a>
 8008b6e:	42a9      	cmp	r1, r5
 8008b70:	d903      	bls.n	8008b7a <_malloc_r+0x22>
 8008b72:	230c      	movs	r3, #12
 8008b74:	6033      	str	r3, [r6, #0]
 8008b76:	2000      	movs	r0, #0
 8008b78:	bd70      	pop	{r4, r5, r6, pc}
 8008b7a:	f000 f9d4 	bl	8008f26 <__malloc_lock>
 8008b7e:	4a21      	ldr	r2, [pc, #132]	; (8008c04 <_malloc_r+0xac>)
 8008b80:	6814      	ldr	r4, [r2, #0]
 8008b82:	4621      	mov	r1, r4
 8008b84:	b991      	cbnz	r1, 8008bac <_malloc_r+0x54>
 8008b86:	4c20      	ldr	r4, [pc, #128]	; (8008c08 <_malloc_r+0xb0>)
 8008b88:	6823      	ldr	r3, [r4, #0]
 8008b8a:	b91b      	cbnz	r3, 8008b94 <_malloc_r+0x3c>
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f000 f98f 	bl	8008eb0 <_sbrk_r>
 8008b92:	6020      	str	r0, [r4, #0]
 8008b94:	4629      	mov	r1, r5
 8008b96:	4630      	mov	r0, r6
 8008b98:	f000 f98a 	bl	8008eb0 <_sbrk_r>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d124      	bne.n	8008bea <_malloc_r+0x92>
 8008ba0:	230c      	movs	r3, #12
 8008ba2:	6033      	str	r3, [r6, #0]
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f000 f9bf 	bl	8008f28 <__malloc_unlock>
 8008baa:	e7e4      	b.n	8008b76 <_malloc_r+0x1e>
 8008bac:	680b      	ldr	r3, [r1, #0]
 8008bae:	1b5b      	subs	r3, r3, r5
 8008bb0:	d418      	bmi.n	8008be4 <_malloc_r+0x8c>
 8008bb2:	2b0b      	cmp	r3, #11
 8008bb4:	d90f      	bls.n	8008bd6 <_malloc_r+0x7e>
 8008bb6:	600b      	str	r3, [r1, #0]
 8008bb8:	50cd      	str	r5, [r1, r3]
 8008bba:	18cc      	adds	r4, r1, r3
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f000 f9b3 	bl	8008f28 <__malloc_unlock>
 8008bc2:	f104 000b 	add.w	r0, r4, #11
 8008bc6:	1d23      	adds	r3, r4, #4
 8008bc8:	f020 0007 	bic.w	r0, r0, #7
 8008bcc:	1ac3      	subs	r3, r0, r3
 8008bce:	d0d3      	beq.n	8008b78 <_malloc_r+0x20>
 8008bd0:	425a      	negs	r2, r3
 8008bd2:	50e2      	str	r2, [r4, r3]
 8008bd4:	e7d0      	b.n	8008b78 <_malloc_r+0x20>
 8008bd6:	428c      	cmp	r4, r1
 8008bd8:	684b      	ldr	r3, [r1, #4]
 8008bda:	bf16      	itet	ne
 8008bdc:	6063      	strne	r3, [r4, #4]
 8008bde:	6013      	streq	r3, [r2, #0]
 8008be0:	460c      	movne	r4, r1
 8008be2:	e7eb      	b.n	8008bbc <_malloc_r+0x64>
 8008be4:	460c      	mov	r4, r1
 8008be6:	6849      	ldr	r1, [r1, #4]
 8008be8:	e7cc      	b.n	8008b84 <_malloc_r+0x2c>
 8008bea:	1cc4      	adds	r4, r0, #3
 8008bec:	f024 0403 	bic.w	r4, r4, #3
 8008bf0:	42a0      	cmp	r0, r4
 8008bf2:	d005      	beq.n	8008c00 <_malloc_r+0xa8>
 8008bf4:	1a21      	subs	r1, r4, r0
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	f000 f95a 	bl	8008eb0 <_sbrk_r>
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	d0cf      	beq.n	8008ba0 <_malloc_r+0x48>
 8008c00:	6025      	str	r5, [r4, #0]
 8008c02:	e7db      	b.n	8008bbc <_malloc_r+0x64>
 8008c04:	20000208 	.word	0x20000208
 8008c08:	2000020c 	.word	0x2000020c

08008c0c <__ssputs_r>:
 8008c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c10:	688e      	ldr	r6, [r1, #8]
 8008c12:	429e      	cmp	r6, r3
 8008c14:	4682      	mov	sl, r0
 8008c16:	460c      	mov	r4, r1
 8008c18:	4690      	mov	r8, r2
 8008c1a:	4699      	mov	r9, r3
 8008c1c:	d837      	bhi.n	8008c8e <__ssputs_r+0x82>
 8008c1e:	898a      	ldrh	r2, [r1, #12]
 8008c20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c24:	d031      	beq.n	8008c8a <__ssputs_r+0x7e>
 8008c26:	6825      	ldr	r5, [r4, #0]
 8008c28:	6909      	ldr	r1, [r1, #16]
 8008c2a:	1a6f      	subs	r7, r5, r1
 8008c2c:	6965      	ldr	r5, [r4, #20]
 8008c2e:	2302      	movs	r3, #2
 8008c30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c34:	fb95 f5f3 	sdiv	r5, r5, r3
 8008c38:	f109 0301 	add.w	r3, r9, #1
 8008c3c:	443b      	add	r3, r7
 8008c3e:	429d      	cmp	r5, r3
 8008c40:	bf38      	it	cc
 8008c42:	461d      	movcc	r5, r3
 8008c44:	0553      	lsls	r3, r2, #21
 8008c46:	d530      	bpl.n	8008caa <__ssputs_r+0x9e>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	f7ff ff85 	bl	8008b58 <_malloc_r>
 8008c4e:	4606      	mov	r6, r0
 8008c50:	b950      	cbnz	r0, 8008c68 <__ssputs_r+0x5c>
 8008c52:	230c      	movs	r3, #12
 8008c54:	f8ca 3000 	str.w	r3, [sl]
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c5e:	81a3      	strh	r3, [r4, #12]
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c68:	463a      	mov	r2, r7
 8008c6a:	6921      	ldr	r1, [r4, #16]
 8008c6c:	f7ff fc32 	bl	80084d4 <memcpy>
 8008c70:	89a3      	ldrh	r3, [r4, #12]
 8008c72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7a:	81a3      	strh	r3, [r4, #12]
 8008c7c:	6126      	str	r6, [r4, #16]
 8008c7e:	6165      	str	r5, [r4, #20]
 8008c80:	443e      	add	r6, r7
 8008c82:	1bed      	subs	r5, r5, r7
 8008c84:	6026      	str	r6, [r4, #0]
 8008c86:	60a5      	str	r5, [r4, #8]
 8008c88:	464e      	mov	r6, r9
 8008c8a:	454e      	cmp	r6, r9
 8008c8c:	d900      	bls.n	8008c90 <__ssputs_r+0x84>
 8008c8e:	464e      	mov	r6, r9
 8008c90:	4632      	mov	r2, r6
 8008c92:	4641      	mov	r1, r8
 8008c94:	6820      	ldr	r0, [r4, #0]
 8008c96:	f000 f92d 	bl	8008ef4 <memmove>
 8008c9a:	68a3      	ldr	r3, [r4, #8]
 8008c9c:	1b9b      	subs	r3, r3, r6
 8008c9e:	60a3      	str	r3, [r4, #8]
 8008ca0:	6823      	ldr	r3, [r4, #0]
 8008ca2:	441e      	add	r6, r3
 8008ca4:	6026      	str	r6, [r4, #0]
 8008ca6:	2000      	movs	r0, #0
 8008ca8:	e7dc      	b.n	8008c64 <__ssputs_r+0x58>
 8008caa:	462a      	mov	r2, r5
 8008cac:	f000 f93d 	bl	8008f2a <_realloc_r>
 8008cb0:	4606      	mov	r6, r0
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	d1e2      	bne.n	8008c7c <__ssputs_r+0x70>
 8008cb6:	6921      	ldr	r1, [r4, #16]
 8008cb8:	4650      	mov	r0, sl
 8008cba:	f7ff feff 	bl	8008abc <_free_r>
 8008cbe:	e7c8      	b.n	8008c52 <__ssputs_r+0x46>

08008cc0 <_svfiprintf_r>:
 8008cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc4:	461d      	mov	r5, r3
 8008cc6:	898b      	ldrh	r3, [r1, #12]
 8008cc8:	061f      	lsls	r7, r3, #24
 8008cca:	b09d      	sub	sp, #116	; 0x74
 8008ccc:	4680      	mov	r8, r0
 8008cce:	460c      	mov	r4, r1
 8008cd0:	4616      	mov	r6, r2
 8008cd2:	d50f      	bpl.n	8008cf4 <_svfiprintf_r+0x34>
 8008cd4:	690b      	ldr	r3, [r1, #16]
 8008cd6:	b96b      	cbnz	r3, 8008cf4 <_svfiprintf_r+0x34>
 8008cd8:	2140      	movs	r1, #64	; 0x40
 8008cda:	f7ff ff3d 	bl	8008b58 <_malloc_r>
 8008cde:	6020      	str	r0, [r4, #0]
 8008ce0:	6120      	str	r0, [r4, #16]
 8008ce2:	b928      	cbnz	r0, 8008cf0 <_svfiprintf_r+0x30>
 8008ce4:	230c      	movs	r3, #12
 8008ce6:	f8c8 3000 	str.w	r3, [r8]
 8008cea:	f04f 30ff 	mov.w	r0, #4294967295
 8008cee:	e0c8      	b.n	8008e82 <_svfiprintf_r+0x1c2>
 8008cf0:	2340      	movs	r3, #64	; 0x40
 8008cf2:	6163      	str	r3, [r4, #20]
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cf8:	2320      	movs	r3, #32
 8008cfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cfe:	2330      	movs	r3, #48	; 0x30
 8008d00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d04:	9503      	str	r5, [sp, #12]
 8008d06:	f04f 0b01 	mov.w	fp, #1
 8008d0a:	4637      	mov	r7, r6
 8008d0c:	463d      	mov	r5, r7
 8008d0e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008d12:	b10b      	cbz	r3, 8008d18 <_svfiprintf_r+0x58>
 8008d14:	2b25      	cmp	r3, #37	; 0x25
 8008d16:	d13e      	bne.n	8008d96 <_svfiprintf_r+0xd6>
 8008d18:	ebb7 0a06 	subs.w	sl, r7, r6
 8008d1c:	d00b      	beq.n	8008d36 <_svfiprintf_r+0x76>
 8008d1e:	4653      	mov	r3, sl
 8008d20:	4632      	mov	r2, r6
 8008d22:	4621      	mov	r1, r4
 8008d24:	4640      	mov	r0, r8
 8008d26:	f7ff ff71 	bl	8008c0c <__ssputs_r>
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	f000 80a4 	beq.w	8008e78 <_svfiprintf_r+0x1b8>
 8008d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d32:	4453      	add	r3, sl
 8008d34:	9309      	str	r3, [sp, #36]	; 0x24
 8008d36:	783b      	ldrb	r3, [r7, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 809d 	beq.w	8008e78 <_svfiprintf_r+0x1b8>
 8008d3e:	2300      	movs	r3, #0
 8008d40:	f04f 32ff 	mov.w	r2, #4294967295
 8008d44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d48:	9304      	str	r3, [sp, #16]
 8008d4a:	9307      	str	r3, [sp, #28]
 8008d4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d50:	931a      	str	r3, [sp, #104]	; 0x68
 8008d52:	462f      	mov	r7, r5
 8008d54:	2205      	movs	r2, #5
 8008d56:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008d5a:	4850      	ldr	r0, [pc, #320]	; (8008e9c <_svfiprintf_r+0x1dc>)
 8008d5c:	f7f7 fa60 	bl	8000220 <memchr>
 8008d60:	9b04      	ldr	r3, [sp, #16]
 8008d62:	b9d0      	cbnz	r0, 8008d9a <_svfiprintf_r+0xda>
 8008d64:	06d9      	lsls	r1, r3, #27
 8008d66:	bf44      	itt	mi
 8008d68:	2220      	movmi	r2, #32
 8008d6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d6e:	071a      	lsls	r2, r3, #28
 8008d70:	bf44      	itt	mi
 8008d72:	222b      	movmi	r2, #43	; 0x2b
 8008d74:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d78:	782a      	ldrb	r2, [r5, #0]
 8008d7a:	2a2a      	cmp	r2, #42	; 0x2a
 8008d7c:	d015      	beq.n	8008daa <_svfiprintf_r+0xea>
 8008d7e:	9a07      	ldr	r2, [sp, #28]
 8008d80:	462f      	mov	r7, r5
 8008d82:	2000      	movs	r0, #0
 8008d84:	250a      	movs	r5, #10
 8008d86:	4639      	mov	r1, r7
 8008d88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d8c:	3b30      	subs	r3, #48	; 0x30
 8008d8e:	2b09      	cmp	r3, #9
 8008d90:	d94d      	bls.n	8008e2e <_svfiprintf_r+0x16e>
 8008d92:	b1b8      	cbz	r0, 8008dc4 <_svfiprintf_r+0x104>
 8008d94:	e00f      	b.n	8008db6 <_svfiprintf_r+0xf6>
 8008d96:	462f      	mov	r7, r5
 8008d98:	e7b8      	b.n	8008d0c <_svfiprintf_r+0x4c>
 8008d9a:	4a40      	ldr	r2, [pc, #256]	; (8008e9c <_svfiprintf_r+0x1dc>)
 8008d9c:	1a80      	subs	r0, r0, r2
 8008d9e:	fa0b f000 	lsl.w	r0, fp, r0
 8008da2:	4318      	orrs	r0, r3
 8008da4:	9004      	str	r0, [sp, #16]
 8008da6:	463d      	mov	r5, r7
 8008da8:	e7d3      	b.n	8008d52 <_svfiprintf_r+0x92>
 8008daa:	9a03      	ldr	r2, [sp, #12]
 8008dac:	1d11      	adds	r1, r2, #4
 8008dae:	6812      	ldr	r2, [r2, #0]
 8008db0:	9103      	str	r1, [sp, #12]
 8008db2:	2a00      	cmp	r2, #0
 8008db4:	db01      	blt.n	8008dba <_svfiprintf_r+0xfa>
 8008db6:	9207      	str	r2, [sp, #28]
 8008db8:	e004      	b.n	8008dc4 <_svfiprintf_r+0x104>
 8008dba:	4252      	negs	r2, r2
 8008dbc:	f043 0302 	orr.w	r3, r3, #2
 8008dc0:	9207      	str	r2, [sp, #28]
 8008dc2:	9304      	str	r3, [sp, #16]
 8008dc4:	783b      	ldrb	r3, [r7, #0]
 8008dc6:	2b2e      	cmp	r3, #46	; 0x2e
 8008dc8:	d10c      	bne.n	8008de4 <_svfiprintf_r+0x124>
 8008dca:	787b      	ldrb	r3, [r7, #1]
 8008dcc:	2b2a      	cmp	r3, #42	; 0x2a
 8008dce:	d133      	bne.n	8008e38 <_svfiprintf_r+0x178>
 8008dd0:	9b03      	ldr	r3, [sp, #12]
 8008dd2:	1d1a      	adds	r2, r3, #4
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	9203      	str	r2, [sp, #12]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	bfb8      	it	lt
 8008ddc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008de0:	3702      	adds	r7, #2
 8008de2:	9305      	str	r3, [sp, #20]
 8008de4:	4d2e      	ldr	r5, [pc, #184]	; (8008ea0 <_svfiprintf_r+0x1e0>)
 8008de6:	7839      	ldrb	r1, [r7, #0]
 8008de8:	2203      	movs	r2, #3
 8008dea:	4628      	mov	r0, r5
 8008dec:	f7f7 fa18 	bl	8000220 <memchr>
 8008df0:	b138      	cbz	r0, 8008e02 <_svfiprintf_r+0x142>
 8008df2:	2340      	movs	r3, #64	; 0x40
 8008df4:	1b40      	subs	r0, r0, r5
 8008df6:	fa03 f000 	lsl.w	r0, r3, r0
 8008dfa:	9b04      	ldr	r3, [sp, #16]
 8008dfc:	4303      	orrs	r3, r0
 8008dfe:	3701      	adds	r7, #1
 8008e00:	9304      	str	r3, [sp, #16]
 8008e02:	7839      	ldrb	r1, [r7, #0]
 8008e04:	4827      	ldr	r0, [pc, #156]	; (8008ea4 <_svfiprintf_r+0x1e4>)
 8008e06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e0a:	2206      	movs	r2, #6
 8008e0c:	1c7e      	adds	r6, r7, #1
 8008e0e:	f7f7 fa07 	bl	8000220 <memchr>
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d038      	beq.n	8008e88 <_svfiprintf_r+0x1c8>
 8008e16:	4b24      	ldr	r3, [pc, #144]	; (8008ea8 <_svfiprintf_r+0x1e8>)
 8008e18:	bb13      	cbnz	r3, 8008e60 <_svfiprintf_r+0x1a0>
 8008e1a:	9b03      	ldr	r3, [sp, #12]
 8008e1c:	3307      	adds	r3, #7
 8008e1e:	f023 0307 	bic.w	r3, r3, #7
 8008e22:	3308      	adds	r3, #8
 8008e24:	9303      	str	r3, [sp, #12]
 8008e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e28:	444b      	add	r3, r9
 8008e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e2c:	e76d      	b.n	8008d0a <_svfiprintf_r+0x4a>
 8008e2e:	fb05 3202 	mla	r2, r5, r2, r3
 8008e32:	2001      	movs	r0, #1
 8008e34:	460f      	mov	r7, r1
 8008e36:	e7a6      	b.n	8008d86 <_svfiprintf_r+0xc6>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	3701      	adds	r7, #1
 8008e3c:	9305      	str	r3, [sp, #20]
 8008e3e:	4619      	mov	r1, r3
 8008e40:	250a      	movs	r5, #10
 8008e42:	4638      	mov	r0, r7
 8008e44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e48:	3a30      	subs	r2, #48	; 0x30
 8008e4a:	2a09      	cmp	r2, #9
 8008e4c:	d903      	bls.n	8008e56 <_svfiprintf_r+0x196>
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d0c8      	beq.n	8008de4 <_svfiprintf_r+0x124>
 8008e52:	9105      	str	r1, [sp, #20]
 8008e54:	e7c6      	b.n	8008de4 <_svfiprintf_r+0x124>
 8008e56:	fb05 2101 	mla	r1, r5, r1, r2
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	4607      	mov	r7, r0
 8008e5e:	e7f0      	b.n	8008e42 <_svfiprintf_r+0x182>
 8008e60:	ab03      	add	r3, sp, #12
 8008e62:	9300      	str	r3, [sp, #0]
 8008e64:	4622      	mov	r2, r4
 8008e66:	4b11      	ldr	r3, [pc, #68]	; (8008eac <_svfiprintf_r+0x1ec>)
 8008e68:	a904      	add	r1, sp, #16
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	f7fe f8f0 	bl	8007050 <_printf_float>
 8008e70:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e74:	4681      	mov	r9, r0
 8008e76:	d1d6      	bne.n	8008e26 <_svfiprintf_r+0x166>
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	065b      	lsls	r3, r3, #25
 8008e7c:	f53f af35 	bmi.w	8008cea <_svfiprintf_r+0x2a>
 8008e80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e82:	b01d      	add	sp, #116	; 0x74
 8008e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e88:	ab03      	add	r3, sp, #12
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	4622      	mov	r2, r4
 8008e8e:	4b07      	ldr	r3, [pc, #28]	; (8008eac <_svfiprintf_r+0x1ec>)
 8008e90:	a904      	add	r1, sp, #16
 8008e92:	4640      	mov	r0, r8
 8008e94:	f7fe fb92 	bl	80075bc <_printf_i>
 8008e98:	e7ea      	b.n	8008e70 <_svfiprintf_r+0x1b0>
 8008e9a:	bf00      	nop
 8008e9c:	0800912c 	.word	0x0800912c
 8008ea0:	08009132 	.word	0x08009132
 8008ea4:	08009136 	.word	0x08009136
 8008ea8:	08007051 	.word	0x08007051
 8008eac:	08008c0d 	.word	0x08008c0d

08008eb0 <_sbrk_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	4c06      	ldr	r4, [pc, #24]	; (8008ecc <_sbrk_r+0x1c>)
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	4608      	mov	r0, r1
 8008eba:	6023      	str	r3, [r4, #0]
 8008ebc:	f7f8 ff70 	bl	8001da0 <_sbrk>
 8008ec0:	1c43      	adds	r3, r0, #1
 8008ec2:	d102      	bne.n	8008eca <_sbrk_r+0x1a>
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	b103      	cbz	r3, 8008eca <_sbrk_r+0x1a>
 8008ec8:	602b      	str	r3, [r5, #0]
 8008eca:	bd38      	pop	{r3, r4, r5, pc}
 8008ecc:	200007ec 	.word	0x200007ec

08008ed0 <__ascii_mbtowc>:
 8008ed0:	b082      	sub	sp, #8
 8008ed2:	b901      	cbnz	r1, 8008ed6 <__ascii_mbtowc+0x6>
 8008ed4:	a901      	add	r1, sp, #4
 8008ed6:	b142      	cbz	r2, 8008eea <__ascii_mbtowc+0x1a>
 8008ed8:	b14b      	cbz	r3, 8008eee <__ascii_mbtowc+0x1e>
 8008eda:	7813      	ldrb	r3, [r2, #0]
 8008edc:	600b      	str	r3, [r1, #0]
 8008ede:	7812      	ldrb	r2, [r2, #0]
 8008ee0:	1c10      	adds	r0, r2, #0
 8008ee2:	bf18      	it	ne
 8008ee4:	2001      	movne	r0, #1
 8008ee6:	b002      	add	sp, #8
 8008ee8:	4770      	bx	lr
 8008eea:	4610      	mov	r0, r2
 8008eec:	e7fb      	b.n	8008ee6 <__ascii_mbtowc+0x16>
 8008eee:	f06f 0001 	mvn.w	r0, #1
 8008ef2:	e7f8      	b.n	8008ee6 <__ascii_mbtowc+0x16>

08008ef4 <memmove>:
 8008ef4:	4288      	cmp	r0, r1
 8008ef6:	b510      	push	{r4, lr}
 8008ef8:	eb01 0302 	add.w	r3, r1, r2
 8008efc:	d807      	bhi.n	8008f0e <memmove+0x1a>
 8008efe:	1e42      	subs	r2, r0, #1
 8008f00:	4299      	cmp	r1, r3
 8008f02:	d00a      	beq.n	8008f1a <memmove+0x26>
 8008f04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f08:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008f0c:	e7f8      	b.n	8008f00 <memmove+0xc>
 8008f0e:	4283      	cmp	r3, r0
 8008f10:	d9f5      	bls.n	8008efe <memmove+0xa>
 8008f12:	1881      	adds	r1, r0, r2
 8008f14:	1ad2      	subs	r2, r2, r3
 8008f16:	42d3      	cmn	r3, r2
 8008f18:	d100      	bne.n	8008f1c <memmove+0x28>
 8008f1a:	bd10      	pop	{r4, pc}
 8008f1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f20:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008f24:	e7f7      	b.n	8008f16 <memmove+0x22>

08008f26 <__malloc_lock>:
 8008f26:	4770      	bx	lr

08008f28 <__malloc_unlock>:
 8008f28:	4770      	bx	lr

08008f2a <_realloc_r>:
 8008f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2c:	4607      	mov	r7, r0
 8008f2e:	4614      	mov	r4, r2
 8008f30:	460e      	mov	r6, r1
 8008f32:	b921      	cbnz	r1, 8008f3e <_realloc_r+0x14>
 8008f34:	4611      	mov	r1, r2
 8008f36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008f3a:	f7ff be0d 	b.w	8008b58 <_malloc_r>
 8008f3e:	b922      	cbnz	r2, 8008f4a <_realloc_r+0x20>
 8008f40:	f7ff fdbc 	bl	8008abc <_free_r>
 8008f44:	4625      	mov	r5, r4
 8008f46:	4628      	mov	r0, r5
 8008f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f4a:	f000 f821 	bl	8008f90 <_malloc_usable_size_r>
 8008f4e:	42a0      	cmp	r0, r4
 8008f50:	d20f      	bcs.n	8008f72 <_realloc_r+0x48>
 8008f52:	4621      	mov	r1, r4
 8008f54:	4638      	mov	r0, r7
 8008f56:	f7ff fdff 	bl	8008b58 <_malloc_r>
 8008f5a:	4605      	mov	r5, r0
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	d0f2      	beq.n	8008f46 <_realloc_r+0x1c>
 8008f60:	4631      	mov	r1, r6
 8008f62:	4622      	mov	r2, r4
 8008f64:	f7ff fab6 	bl	80084d4 <memcpy>
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4638      	mov	r0, r7
 8008f6c:	f7ff fda6 	bl	8008abc <_free_r>
 8008f70:	e7e9      	b.n	8008f46 <_realloc_r+0x1c>
 8008f72:	4635      	mov	r5, r6
 8008f74:	e7e7      	b.n	8008f46 <_realloc_r+0x1c>

08008f76 <__ascii_wctomb>:
 8008f76:	b149      	cbz	r1, 8008f8c <__ascii_wctomb+0x16>
 8008f78:	2aff      	cmp	r2, #255	; 0xff
 8008f7a:	bf85      	ittet	hi
 8008f7c:	238a      	movhi	r3, #138	; 0x8a
 8008f7e:	6003      	strhi	r3, [r0, #0]
 8008f80:	700a      	strbls	r2, [r1, #0]
 8008f82:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f86:	bf98      	it	ls
 8008f88:	2001      	movls	r0, #1
 8008f8a:	4770      	bx	lr
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	4770      	bx	lr

08008f90 <_malloc_usable_size_r>:
 8008f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f94:	1f18      	subs	r0, r3, #4
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	bfbc      	itt	lt
 8008f9a:	580b      	ldrlt	r3, [r1, r0]
 8008f9c:	18c0      	addlt	r0, r0, r3
 8008f9e:	4770      	bx	lr

08008fa0 <_init>:
 8008fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa2:	bf00      	nop
 8008fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fa6:	bc08      	pop	{r3}
 8008fa8:	469e      	mov	lr, r3
 8008faa:	4770      	bx	lr

08008fac <_fini>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	bf00      	nop
 8008fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fb2:	bc08      	pop	{r3}
 8008fb4:	469e      	mov	lr, r3
 8008fb6:	4770      	bx	lr
