# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../numarator_updown9.srcs/sources_1/new/count_updown9.vhd" \
"../../../../numarator_updown9.srcs/sim_1/new/sim_counter9.vhd" \

# Do not sort compile order
nosort
