

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Sun Feb 26 11:27:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.999 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      117|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|        2|      117|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sin_lut_samples_V_U  |operator_s_sin_lut_samples_V  |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                              |        1|  0|   0|    0|  1024|   11|     1|        11264|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ret_V_2_fu_109_p2            |     +    |      0|  0|  21|           1|          14|
    |ret_V_fu_63_p2               |     +    |      0|  0|  24|          14|          17|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_153_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln851_fu_103_p2         |   icmp   |      0|  0|  13|          14|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln55_fu_173_p2            |    or    |      0|  0|   2|           1|           1|
    |select_ln55_1_fu_179_p3      |  select  |      0|  0|  10|           1|          10|
    |select_ln55_fu_165_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln850_fu_123_p3       |  select  |      0|  0|  14|           1|          14|
    |select_ln851_fu_115_p3       |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln55_fu_159_p2           |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 117|          42|          80|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_return  | out |   11| ap_ctrl_hs |  operator()  | return value |
|n_V        |  in |   16|   ap_none  |      n_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%n_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_V)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 3 'read' 'n_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %n_V_read to i17" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 4 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.78ns)   --->   "%ret_V = add i17 8192, %lhs_V" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %ret_V, i32 4, i32 16)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 6 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i13 %tmp to i14" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 7 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 8 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i17 %ret_V to i4" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 9 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_2 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %trunc_ln851, i10 0)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 10 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln851 = icmp eq i14 %p_Result_2, 0" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 11 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%ret_V_2 = add i14 1, %sext_ln835" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 12 'add' 'ret_V_2' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i14 %sext_ln835, i14 %ret_V_2" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 13 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_4, i14 %select_ln851, i14 %sext_ln835" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 14 'select' 'select_ln850' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%trunc_ln54 = trunc i14 %select_ln850 to i10" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 15 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln850, i32 13)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 16 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln850, i32 10, i32 13)" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 17 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp ne i4 %tmp_6, 0" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 18 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%xor_ln55 = xor i1 %tmp_5, true" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 19 'xor' 'xor_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%select_ln55 = select i1 %xor_ln55, i10 -1, i10 0" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 20 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%or_ln55 = or i1 %tmp_5, %icmp_ln56" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 21 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %or_ln55, i10 %select_ln55, i10 %trunc_ln54" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 22 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %select_ln55_1 to i64" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 23 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr = getelementptr [1024 x i11]* @sin_lut_samples_V, i64 0, i64 %zext_ln57" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 24 'getelementptr' 'sin_lut_samples_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i11* %sin_lut_samples_V_addr, align 2" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 25 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 26 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i11* %sin_lut_samples_V_addr, align 2" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 26 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret i11 %sin_lut_samples_V_load" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_V_read               (read          ) [ 000]
lhs_V                  (sext          ) [ 000]
ret_V                  (add           ) [ 000]
tmp                    (partselect    ) [ 000]
sext_ln835             (sext          ) [ 000]
tmp_4                  (bitselect     ) [ 000]
trunc_ln851            (trunc         ) [ 000]
p_Result_2             (bitconcatenate) [ 000]
icmp_ln851             (icmp          ) [ 000]
ret_V_2                (add           ) [ 000]
select_ln851           (select        ) [ 000]
select_ln850           (select        ) [ 000]
trunc_ln54             (trunc         ) [ 000]
tmp_5                  (bitselect     ) [ 000]
tmp_6                  (partselect    ) [ 000]
icmp_ln56              (icmp          ) [ 000]
xor_ln55               (xor           ) [ 000]
select_ln55            (select        ) [ 000]
or_ln55                (or            ) [ 000]
select_ln55_1          (select        ) [ 000]
zext_ln57              (zext          ) [ 000]
sin_lut_samples_V_addr (getelementptr ) [ 011]
sin_lut_samples_V_load (load          ) [ 000]
ret_ln57               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="n_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sin_lut_samples_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="11" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="10" slack="0"/>
<pin id="50" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_lut_samples_V_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_lut_samples_V_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="lhs_V_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="ret_V_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="15" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="13" slack="0"/>
<pin id="71" dir="0" index="1" bw="17" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="0" index="3" bw="6" slack="0"/>
<pin id="74" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln835_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln835/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_4_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="17" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln851_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="0"/>
<pin id="93" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_Result_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln851_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="ret_V_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="13" slack="0"/>
<pin id="112" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="select_ln851_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="14" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="select_ln850_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="14" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln54_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="14" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_6_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln56_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln55_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln55_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln55_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln55_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln57_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="sin_lut_samples_V_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sin_lut_samples_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="40" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="59" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="63" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="82"><net_src comp="69" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="63" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="63" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="79" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="103" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="79" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="83" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="79" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="123" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="123" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="135" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="135" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="153" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="165" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="131" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="195"><net_src comp="46" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_V | {}
	Port: sin_lut_samples_V | {}
 - Input state : 
	Port: operator() : n_V | {1 }
	Port: operator() : sin_lut_samples_V | {1 2 }
  - Chain level:
	State 1
		ret_V : 1
		tmp : 2
		sext_ln835 : 3
		tmp_4 : 2
		trunc_ln851 : 2
		p_Result_2 : 3
		icmp_ln851 : 4
		ret_V_2 : 4
		select_ln851 : 5
		select_ln850 : 6
		trunc_ln54 : 7
		tmp_5 : 7
		tmp_6 : 7
		icmp_ln56 : 8
		xor_ln55 : 8
		select_ln55 : 8
		or_ln55 : 9
		select_ln55_1 : 9
		zext_ln57 : 10
		sin_lut_samples_V_addr : 11
		sin_lut_samples_V_load : 12
	State 2
		ret_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln851_fu_115 |    0    |    14   |
|  select  |  select_ln850_fu_123 |    0    |    14   |
|          |  select_ln55_fu_165  |    0    |    10   |
|          | select_ln55_1_fu_179 |    0    |    10   |
|----------|----------------------|---------|---------|
|    add   |      ret_V_fu_63     |    0    |    23   |
|          |    ret_V_2_fu_109    |    0    |    20   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln851_fu_103  |    0    |    13   |
|          |   icmp_ln56_fu_153   |    0    |    9    |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln55_fu_159   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln55_fu_173    |    0    |    2    |
|----------|----------------------|---------|---------|
|   read   |  n_V_read_read_fu_40 |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |      lhs_V_fu_59     |    0    |    0    |
|          |   sext_ln835_fu_79   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|       tmp_fu_69      |    0    |    0    |
|          |     tmp_6_fu_143     |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_4_fu_83     |    0    |    0    |
|          |     tmp_5_fu_135     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln851_fu_91  |    0    |    0    |
|          |   trunc_ln54_fu_131  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   p_Result_2_fu_95   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln57_fu_187   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   117   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|sin_lut_samples_V_addr_reg_192|   10   |
+------------------------------+--------+
|             Total            |   10   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   117  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |   126  |
+-----------+--------+--------+--------+
