INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/sim/counter_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_imp_KIICIG
INFO: [VRFC 10-311] analyzing module JK_FF_imp_12BQQ8E
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module nand_3_0_imp_17H4RY0
INFO: [VRFC 10-311] analyzing module nand_3_1_imp_W16JBA
INFO: [VRFC 10-311] analyzing module nand_3_2_imp_168ZU4L
INFO: [VRFC 10-311] analyzing module nand_3_3_imp_X5XG1N
INFO: [VRFC 10-311] analyzing module nand_3_4_imp_15FVCAQ
INFO: [VRFC 10-311] analyzing module nand_3_5_imp_Y0LY64
INFO: [VRFC 10-311] analyzing module nand_3_6_imp_14F6P1B
INFO: [VRFC 10-311] analyzing module nand_3_7_imp_Z2TJWH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_33/sim/counter_4_util_vector_logic_0_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_33
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_30/sim/counter_4_util_vector_logic_2_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_30
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_34/sim/counter_4_util_vector_logic_0_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_34
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_31/sim/counter_4_util_vector_logic_2_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_not_0_1/sim/counter_4_not_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_not_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_35/sim/counter_4_util_vector_logic_0_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_35
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_32/sim/counter_4_util_vector_logic_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_36/sim/counter_4_util_vector_logic_0_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_36
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_33/sim/counter_4_util_vector_logic_2_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_33
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_37/sim/counter_4_util_vector_logic_0_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_37
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_34/sim/counter_4_util_vector_logic_2_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_34
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_38/sim/counter_4_util_vector_logic_0_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_38
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_35/sim/counter_4_util_vector_logic_2_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_35
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_39/sim/counter_4_util_vector_logic_0_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_39
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_36/sim/counter_4_util_vector_logic_2_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_36
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_40/sim/counter_4_util_vector_logic_0_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_40
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_37/sim/counter_4_util_vector_logic_2_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_37
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_not_1_1/sim/counter_4_not_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_not_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_41/sim/counter_4_util_vector_logic_0_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_41
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_42/sim/counter_4_util_vector_logic_0_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_42
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_43/sim/counter_4_util_vector_logic_0_43.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_43
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_and_0_0/sim/counter_4_and_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_and_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
