{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489019365137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489019365157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 16:29:24 2017 " "Processing started: Wed Mar 08 16:29:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489019365157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489019365157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489019365157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489019366097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/Lab8/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376217 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/Lab8/DE1_SoC.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_10.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_10 " "Found entity 1: LFSR_10" {  } { { "LFSR_10.sv" "" { Text "U:/ee271labs/Lab8/LFSR_10.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376337 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_10_testbench " "Found entity 2: LFSR_10_testbench" {  } { { "LFSR_10.sv" "" { Text "U:/ee271labs/Lab8/LFSR_10.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyber_player.sv 2 2 " "Found 2 design units, including 2 entities, in source file cyber_player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyber_player " "Found entity 1: cyber_player" {  } { { "cyber_player.sv" "" { Text "U:/ee271labs/Lab8/cyber_player.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376487 ""} { "Info" "ISGN_ENTITY_NAME" "2 cyber_player_testbench " "Found entity 2: cyber_player_testbench" {  } { { "cyber_player.sv" "" { Text "U:/ee271labs/Lab8/cyber_player.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "U:/ee271labs/Lab8/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376627 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "U:/ee271labs/Lab8/counter.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greaterthan.sv 2 2 " "Found 2 design units, including 2 entities, in source file greaterthan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greaterThan " "Found entity 1: greaterThan" {  } { { "greaterThan.sv" "" { Text "U:/ee271labs/Lab8/greaterThan.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376757 ""} { "Info" "ISGN_ENTITY_NAME" "2 greaterThan_testbench " "Found entity 2: greaterThan_testbench" {  } { { "greaterThan.sv" "" { Text "U:/ee271labs/Lab8/greaterThan.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "U:/ee271labs/Lab8/fullAdder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376877 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "U:/ee271labs/Lab8/fullAdder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.sv 1 1 " "Found 1 design units, including 1 entities, in source file increment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment " "Found entity 1: increment" {  } { { "increment.sv" "" { Text "U:/ee271labs/Lab8/increment.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019376987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019376987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "U:/ee271labs/Lab8/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "U:/ee271labs/Lab8/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_driver " "Found entity 1: led_matrix_driver" {  } { { "led_matrix_driver.sv" "" { Text "U:/ee271labs/Lab8/led_matrix_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.sv" "" { Text "U:/ee271labs/Lab8/led_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "U:/ee271labs/Lab8/decoder3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix8x8_vc.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix8x8_vc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix8x8_vc " "Found entity 1: matrix8x8_vc" {  } { { "matrix8x8_vc.sv" "" { Text "U:/ee271labs/Lab8/matrix8x8_vc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019377917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019377917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetrimino_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetrimino_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetrimino_manager " "Found entity 1: tetrimino_manager" {  } { { "tetrimino_manager.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetrimino_creator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetrimino_creator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetrimino_creator " "Found entity 1: tetrimino_creator" {  } { { "tetrimino_creator.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_creator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tetrimino_spinner.sv(287) " "Verilog HDL information at tetrimino_spinner.sv(287): always construct contains both blocking and non-blocking assignments" {  } { { "tetrimino_spinner.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_spinner.sv" 287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1489019378297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetrimino_spinner.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetrimino_spinner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetrimino_spinner " "Found entity 1: tetrimino_spinner" {  } { { "tetrimino_spinner.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_spinner.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetrimino_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetrimino_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetrimino_encoder " "Found entity 1: tetrimino_encoder" {  } { { "tetrimino_encoder.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_encoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix8x8_vs.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix8x8_vs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix8x8_vs " "Found entity 1: matrix8x8_vs" {  } { { "matrix8x8_vs.sv" "" { Text "U:/ee271labs/Lab8/matrix8x8_vs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378577 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spinPlacer.sv(186) " "Verilog HDL information at spinPlacer.sv(186): always construct contains both blocking and non-blocking assignments" {  } { { "spinPlacer.sv" "" { Text "U:/ee271labs/Lab8/spinPlacer.sv" 186 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1489019378707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spinplacer.sv 1 1 " "Found 1 design units, including 1 entities, in source file spinplacer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spinPlacer " "Found entity 1: spinPlacer" {  } { { "spinPlacer.sv" "" { Text "U:/ee271labs/Lab8/spinPlacer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris_device.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris_device.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris_device " "Found entity 1: tetris_device" {  } { { "tetris_device.sv" "" { Text "U:/ee271labs/Lab8/tetris_device.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489019378857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489019378857 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "left tetrimino_manager.sv(14) " "Verilog HDL Module Declaration error at tetrimino_manager.sv(14): top module port \"left\" is not found in the port list" {  } { { "tetrimino_manager.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_manager.sv" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1489019378857 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "right tetrimino_manager.sv(14) " "Verilog HDL Module Declaration error at tetrimino_manager.sv(14): top module port \"right\" is not found in the port list" {  } { { "tetrimino_manager.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_manager.sv" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1489019378857 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "down tetrimino_manager.sv(14) " "Verilog HDL Module Declaration error at tetrimino_manager.sv(14): top module port \"down\" is not found in the port list" {  } { { "tetrimino_manager.sv" "" { Text "U:/ee271labs/Lab8/tetrimino_manager.sv" 14 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1489019378857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ee271labs/Lab8/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/ee271labs/Lab8/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1489019378987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489019379557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 08 16:29:39 2017 " "Processing ended: Wed Mar 08 16:29:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489019379557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489019379557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489019379557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489019379557 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489019380677 ""}
