#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 29 05:04:30 2020
# Process ID: 5692
# Current directory: F:/6526 CIA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1180 F:\6526 CIA\6526 CIA.xpr
# Log file: F:/6526 CIA/vivado.log
# Journal file: F:/6526 CIA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/6526 CIA/6526 CIA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 968.953 ; gain = 105.113
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:104]
ERROR: [VRFC 10-2939] 'int' is an unknown type [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:104]
ERROR: [VRFC 10-2865] module 'CIA_tb' ignored due to previous errors [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:107]
ERROR: [VRFC 10-2939] 'int' is an unknown type [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:107]
ERROR: [VRFC 10-2865] module 'CIA_tb' ignored due to previous errors [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/tod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOD
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.CIA
Compiling module xil_defaultlib.CIA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIA_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/6526 -notrace
couldn't read file "F:/6526": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 29 05:07:10 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 969.949 ; gain = 0.000
run 1000 us
$finish called at time : 39700 ns : File "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" Line 114
run 1000 us
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {F:/6526 CIA/6526 CIA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Jan 29 05:14:19 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jan 31 20:07:38 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Jan 31 20:16:21 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Fri Jan 31 20:16:21 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jan 31 20:17:20 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jan 31 20:18:01 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Jan 31 20:19:22 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Fri Jan 31 20:19:22 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TOD
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.CIA
Compiling module xil_defaultlib.CIA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIA_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/6526 -notrace
couldn't read file "F:/6526": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  2 02:16:20 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 969.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tod' on this module [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:52]
ERROR: [VRFC 10-3180] cannot find port 'pb_out' on this module [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:50]
ERROR: [VRFC 10-3180] cannot find port 'pb_in' on this module [F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CIA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 969.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 969.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/6526 CIA/6526 CIA.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIA_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CIA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CIA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 969.949 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Feb  2 02:30:28 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb  2 02:31:15 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
set_property top CIA [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 02:35:15 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 02:35:16 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 02:38:18 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 02:38:18 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 02:40:32 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
close [ open {F:/6526 CIA/6526 CIA.srcs/constrs_1/new/constraints.xdc} w ]
add_files -fileset constrs_1 {{F:/6526 CIA/6526 CIA.srcs/constrs_1/new/constraints.xdc}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 02:50:19 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 02:50:19 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 02:52:32 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 02:58:38 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 02:58:38 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:00:54 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:03:48 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:08:31 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:08:31 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:13:29 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:17:15 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:17:15 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Feb  2 03:18:10 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb  2 03:19:09 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.535 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1971.320 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1971.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2091.313 ; gain = 481.316
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:23:43 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:26:31 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:26:31 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:30:15 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:34:18 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:34:19 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:41:18 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.828 ; gain = 1.375
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4318A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3818.691 ; gain = 1208.863
set_property PROGRAM.FILE {F:/6526 CIA/6526 CIA.runs/impl_1/CIA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/6526 CIA/6526 CIA.runs/impl_1/CIA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3824.527 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:49:31 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:49:31 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Feb  2 03:51:39 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:51:39 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 03:56:47 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 03:56:47 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4318A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4318A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {F:/6526 CIA/6526 CIA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Feb  2 08:46:28 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Sun Feb  2 08:46:28 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.527 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3824.527 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3824.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb  2 08:48:49 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Feb  3 04:36:17 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Mon Feb  3 04:36:17 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.527 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3824.527 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3824.527 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3824.527 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb  3 04:40:44 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Feb  3 04:41:46 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb  3 04:42:44 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CIA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CIA_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
"xelab -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 966b36d7101249d7aeda1152f892f2be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CIA_tb_behav xil_defaultlib.CIA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/6526 CIA/6526 CIA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CIA_tb_behav -key {Behavioral:sim_1:Functional:CIA_tb} -tclbatch {CIA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source CIA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CIA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3824.527 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Feb  3 04:45:31 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb  3 04:46:34 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Feb  3 04:49:17 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Mon Feb  3 04:49:17 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Feb  3 04:57:47 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Mon Feb  3 04:57:47 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/6526 CIA/6526 CIA.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Feb  3 05:04:16 2020] Launched synth_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/synth_1/runme.log
[Mon Feb  3 05:04:16 2020] Launched impl_1...
Run output will be captured here: F:/6526 CIA/6526 CIA.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 05:08:54 2020...
