\hypertarget{union__hw__cmp__cr1}{}\section{\+\_\+hw\+\_\+cmp\+\_\+cr1 Union Reference}
\label{union__hw__cmp__cr1}\index{\+\_\+hw\+\_\+cmp\+\_\+cr1@{\+\_\+hw\+\_\+cmp\+\_\+cr1}}


H\+W\+\_\+\+C\+M\+P\+\_\+\+C\+R1 -\/ C\+MP Control Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmp.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+cr1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmp__cr1_a1cd6337c3de3c19944203cd13c3959a8}{}\label{union__hw__cmp__cr1_a1cd6337c3de3c19944203cd13c3959a8}

\item 
struct \hyperlink{struct__hw__cmp__cr1_1_1__hw__cmp__cr1__bitfields}{\+\_\+hw\+\_\+cmp\+\_\+cr1\+::\+\_\+hw\+\_\+cmp\+\_\+cr1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmp__cr1_ab09e2c04b5b623cdc6de820dcdd9b27f}{}\label{union__hw__cmp__cr1_ab09e2c04b5b623cdc6de820dcdd9b27f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+P\+\_\+\+C\+R1 -\/ C\+MP Control Register 1 (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmp.\+h\end{DoxyCompactItemize}
