# verilog-fifo-sync
Synchronous FIFO implemented in Verilog HDL with testbench, RTL diagram, simulation waveform, and monitor log.
