Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  4 12:27:00 2024
| Host         : ENG23A-ECE02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_top_timing_summary_routed.rpt -pb snake_top_timing_summary_routed.pb -rpx snake_top_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     51          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (501)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (8)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (501)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/hc_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U2/vc_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[33]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[34]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[35]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[36]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[57]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[58]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[59]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[60]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[61]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[62]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[63]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[64]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[65]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[66]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[67]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[68]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[69]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[70]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[71]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[72]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[73]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[74]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[75]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[76]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[77]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[78]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[79]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[80]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[81]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[82]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[83]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[84]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[85]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[86]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[87]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[88]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[89]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[90]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[91]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[92]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[93]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[94]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[95]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[96]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[97]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[98]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[99]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/h_all_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[1]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[1]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[1]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[2]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[2]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[3]_rep/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[3]_rep__0/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/num_reg[3]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[33]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[34]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[35]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[36]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[47]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[48]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[49]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[50]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[51]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[52]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[53]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[54]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[55]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[56]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[57]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[58]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[59]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[60]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[61]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[62]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[63]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[64]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[65]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[66]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[67]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[68]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[69]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[70]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[71]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[72]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[73]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[74]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[75]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[76]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[77]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[78]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[79]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[80]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[81]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[82]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[83]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[84]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[85]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[86]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[87]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[88]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[89]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[90]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[91]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[92]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[93]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[94]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[95]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[96]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[97]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[98]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[99]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U3/v_all_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U5/DIR1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U5/PS2Cf_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U6/DIR2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.947        0.000                      0                  942        0.169        0.000                      0                  942        4.500        0.000                       0                   405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.947        0.000                      0                  926        0.169        0.000                      0                  926        4.500        0.000                       0                   405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.075        0.000                      0                   16        1.290        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 2.018ns (22.398%)  route 6.992ns (77.602%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 r  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.982    10.045    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.153    10.198 r  U3/h_all[98]_i_15/O
                         net (fo=2, routed)           0.422    10.620    U3/h_all[98]_i_15_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.331    10.951 f  U3/h_all[96]_i_14/O
                         net (fo=2, routed)           0.958    11.909    U3/h_all[96]_i_14_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.150    12.059 f  U3/h_all[96]_i_10/O
                         net (fo=7, routed)           0.993    13.051    U3/h_all[96]_i_10_n_0
    SLICE_X14Y126        LUT3 (Prop_lut3_I0_O)        0.326    13.377 f  U3/h_all[72]_i_4/O
                         net (fo=1, routed)           0.724    14.101    U3/h_all[72]_i_4_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I4_O)        0.124    14.225 r  U3/h_all[72]_i_1/O
                         net (fo=1, routed)           0.000    14.225    U3/h_all[72]_i_1_n_0
    SLICE_X15Y120        FDRE                                         r  U3/h_all_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.497    14.919    U3/clk_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  U3/h_all_reg[72]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y120        FDRE (Setup_fdre_C_D)        0.029    15.172    U3/h_all_reg[72]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.464ns (27.429%)  route 6.519ns (72.571%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 f  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 f  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 f  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.770     9.833    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.150     9.983 r  U3/h_all[95]_i_15/O
                         net (fo=3, routed)           0.888    10.871    U3/h_all[95]_i_15_n_0
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.374    11.245 f  U3/h_all[95]_i_9/O
                         net (fo=4, routed)           0.465    11.710    U3/h_all[95]_i_9_n_0
    SLICE_X7Y119         LUT5 (Prop_lut5_I3_O)        0.355    12.065 f  U3/h_all[99]_i_8/O
                         net (fo=4, routed)           0.755    12.819    U3/h_all[99]_i_8_n_0
    SLICE_X6Y123         LUT4 (Prop_lut4_I1_O)        0.320    13.139 f  U3/h_all[99]_i_5/O
                         net (fo=2, routed)           0.728    13.867    U3/h_all[99]_i_5_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.331    14.198 r  U3/h_all[67]_i_1/O
                         net (fo=1, routed)           0.000    14.198    U3/h_all[67]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  U3/h_all_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.491    14.913    U3/clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  U3/h_all_reg[67]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.077    15.214    U3/h_all_reg[67]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 2.018ns (22.651%)  route 6.891ns (77.349%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 r  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.982    10.045    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.153    10.198 r  U3/h_all[98]_i_15/O
                         net (fo=2, routed)           0.422    10.620    U3/h_all[98]_i_15_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.331    10.951 f  U3/h_all[96]_i_14/O
                         net (fo=2, routed)           0.958    11.909    U3/h_all[96]_i_14_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.150    12.059 f  U3/h_all[96]_i_10/O
                         net (fo=7, routed)           0.983    13.041    U3/h_all[96]_i_10_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I2_O)        0.326    13.367 f  U3/h_all[24]_i_6/O
                         net (fo=1, routed)           0.633    14.001    U3/h_all[24]_i_6_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124    14.125 r  U3/h_all[24]_i_1/O
                         net (fo=1, routed)           0.000    14.125    U3/h_all[24]_i_1_n_0
    SLICE_X4Y122         FDSE                                         r  U3/h_all_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    14.995    U3/clk_IBUF_BUFG
    SLICE_X4Y122         FDSE                                         r  U3/h_all_reg[24]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y122         FDSE (Setup_fdse_C_D)        0.029    15.248    U3/h_all_reg[24]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.018ns (22.668%)  route 6.884ns (77.332%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 r  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.982    10.045    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.153    10.198 r  U3/h_all[98]_i_15/O
                         net (fo=2, routed)           0.422    10.620    U3/h_all[98]_i_15_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.331    10.951 f  U3/h_all[96]_i_14/O
                         net (fo=2, routed)           0.958    11.909    U3/h_all[96]_i_14_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.150    12.059 f  U3/h_all[96]_i_10/O
                         net (fo=7, routed)           1.157    13.216    U3/h_all[96]_i_10_n_0
    SLICE_X6Y122         LUT4 (Prop_lut4_I2_O)        0.326    13.542 f  U3/h_all[56]_i_5/O
                         net (fo=1, routed)           0.452    13.994    U3/h_all[56]_i_5_n_0
    SLICE_X6Y122         LUT6 (Prop_lut6_I4_O)        0.124    14.118 r  U3/h_all[56]_i_1/O
                         net (fo=1, routed)           0.000    14.118    U3/h_all[56]_i_1_n_0
    SLICE_X6Y122         FDRE                                         r  U3/h_all_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573    14.995    U3/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  U3/h_all_reg[56]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.077    15.296    U3/h_all_reg[56]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/v_all_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 2.136ns (24.658%)  route 6.527ns (75.342%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.610     5.212    U3/clk_IBUF_BUFG
    SLICE_X15Y124        FDCE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  U3/num_reg[0]/Q
                         net (fo=580, routed)         1.822     7.490    U3/num_reg__0[0]
    SLICE_X44Y132        LUT4 (Prop_lut4_I1_O)        0.152     7.642 f  U3/v_all[97]_i_43/O
                         net (fo=1, routed)           0.851     8.493    U3/v_all[97]_i_43_n_0
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.326     8.819 f  U3/v_all[97]_i_22/O
                         net (fo=7, routed)           0.644     9.463    U3/v_all[97]_i_22_n_0
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     9.587 f  U3/v_all[70]_i_7/O
                         net (fo=3, routed)           0.446    10.033    U3/v_all[70]_i_7_n_0
    SLICE_X45Y125        LUT3 (Prop_lut3_I2_O)        0.124    10.157 r  U3/v_all[97]_i_17/O
                         net (fo=5, routed)           0.465    10.622    U3/v_all[97]_i_17_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.124    10.746 f  U3/v_all[96]_i_9/O
                         net (fo=2, routed)           0.975    11.721    U3/v_all[96]_i_9_n_0
    SLICE_X30Y120        LUT2 (Prop_lut2_I0_O)        0.150    11.871 f  U3/v_all[92]_i_12/O
                         net (fo=5, routed)           0.855    12.726    U3/v_all[92]_i_12_n_0
    SLICE_X30Y122        LUT4 (Prop_lut4_I0_O)        0.352    13.078 f  U3/v_all[12]_i_5/O
                         net (fo=1, routed)           0.469    13.547    U3/v_all[12]_i_5_n_0
    SLICE_X31Y125        LUT6 (Prop_lut6_I4_O)        0.328    13.875 r  U3/v_all[12]_i_1/O
                         net (fo=1, routed)           0.000    13.875    U3/v_all[12]_i_1_n_0
    SLICE_X31Y125        FDSE                                         r  U3/v_all_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.487    14.909    U3/clk_IBUF_BUFG
    SLICE_X31Y125        FDSE                                         r  U3/v_all_reg[12]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X31Y125        FDSE (Setup_fdse_C_D)        0.029    15.162    U3/v_all_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.552ns (17.913%)  route 7.112ns (82.087%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.610     5.212    U3/clk_IBUF_BUFG
    SLICE_X15Y124        FDCE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  U3/num_reg[0]/Q
                         net (fo=580, routed)         1.902     7.570    U3/num_reg__0[0]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.124     7.694 f  U3/h_all[99]_i_4/O
                         net (fo=14, routed)          1.465     9.159    U3/h_all[99]_i_4_n_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I2_O)        0.124     9.283 r  U3/h_all[95]_i_23/O
                         net (fo=1, routed)           0.445     9.728    U3/h_all[95]_i_23_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I5_O)        0.124     9.852 f  U3/h_all[95]_i_13/O
                         net (fo=5, routed)           0.818    10.670    U3/h_all[95]_i_13_n_0
    SLICE_X6Y119         LUT5 (Prop_lut5_I4_O)        0.124    10.794 f  U3/h_all[99]_i_10/O
                         net (fo=6, routed)           0.676    11.469    U3/h_all[99]_i_10_n_0
    SLICE_X5Y119         LUT4 (Prop_lut4_I0_O)        0.150    11.619 r  U3/h_all[93]_i_7/O
                         net (fo=5, routed)           1.054    12.673    U3/h_all[93]_i_7_n_0
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.326    12.999 f  U3/h_all[93]_i_4/O
                         net (fo=2, routed)           0.753    13.752    U3/h_all[93]_i_4_n_0
    SLICE_X28Y117        LUT6 (Prop_lut6_I2_O)        0.124    13.876 r  U3/h_all[29]_i_1/O
                         net (fo=1, routed)           0.000    13.876    U3/h_all[29]_i_1_n_0
    SLICE_X28Y117        FDRE                                         r  U3/h_all_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.497    14.919    U3/clk_IBUF_BUFG
    SLICE_X28Y117        FDRE                                         r  U3/h_all_reg[29]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X28Y117        FDRE (Setup_fdre_C_D)        0.029    15.172    U3/h_all_reg[29]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.018ns (23.111%)  route 6.714ns (76.889%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 r  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.982    10.045    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.153    10.198 r  U3/h_all[98]_i_15/O
                         net (fo=2, routed)           0.422    10.620    U3/h_all[98]_i_15_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.331    10.951 f  U3/h_all[96]_i_14/O
                         net (fo=2, routed)           0.958    11.909    U3/h_all[96]_i_14_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.150    12.059 f  U3/h_all[96]_i_10/O
                         net (fo=7, routed)           1.022    13.081    U3/h_all[96]_i_10_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I3_O)        0.326    13.407 r  U3/h_all[16]_i_3/O
                         net (fo=1, routed)           0.416    13.823    U3/h_all[16]_i_3_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I2_O)        0.124    13.947 r  U3/h_all[16]_i_1/O
                         net (fo=1, routed)           0.000    13.947    U3/h_all[16]_i_1_n_0
    SLICE_X4Y123         FDRE                                         r  U3/h_all_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572    14.994    U3/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  U3/h_all_reg[16]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X4Y123         FDRE (Setup_fdre_C_D)        0.029    15.247    U3/h_all_reg[16]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/v_all_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 2.551ns (29.609%)  route 6.064ns (70.391%))
  Logic Levels:           8  (LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.610     5.212    U3/clk_IBUF_BUFG
    SLICE_X15Y124        FDCE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  U3/num_reg[0]/Q
                         net (fo=580, routed)         1.822     7.490    U3/num_reg__0[0]
    SLICE_X44Y132        LUT4 (Prop_lut4_I1_O)        0.152     7.642 f  U3/v_all[97]_i_43/O
                         net (fo=1, routed)           0.851     8.493    U3/v_all[97]_i_43_n_0
    SLICE_X44Y132        LUT6 (Prop_lut6_I0_O)        0.326     8.819 f  U3/v_all[97]_i_22/O
                         net (fo=7, routed)           0.644     9.463    U3/v_all[97]_i_22_n_0
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.120     9.583 r  U3/v_all[98]_i_25/O
                         net (fo=3, routed)           0.280     9.863    U3/v_all[98]_i_25_n_0
    SLICE_X45Y125        LUT2 (Prop_lut2_I1_O)        0.321    10.184 r  U3/v_all[99]_i_17/O
                         net (fo=1, routed)           0.471    10.655    U3/v_all[99]_i_17_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I3_O)        0.326    10.981 f  U3/v_all[99]_i_15/O
                         net (fo=3, routed)           0.740    11.721    U3/v_all[99]_i_15_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.150    11.871 f  U3/v_all[95]_i_9/O
                         net (fo=8, routed)           0.849    12.721    U3/v_all[95]_i_9_n_0
    SLICE_X42Y127        LUT4 (Prop_lut4_I1_O)        0.352    13.073 f  U3/v_all[55]_i_5/O
                         net (fo=1, routed)           0.407    13.480    U3/v_all[55]_i_5_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.348    13.828 r  U3/v_all[55]_i_1/O
                         net (fo=1, routed)           0.000    13.828    U3/v_all[55]_i_1_n_0
    SLICE_X43Y127        FDRE                                         r  U3/v_all_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.485    14.907    U3/clk_IBUF_BUFG
    SLICE_X43Y127        FDRE                                         r  U3/v_all_reg[55]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X43Y127        FDRE (Setup_fdre_C_D)        0.029    15.160    U3/v_all_reg[55]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 2.464ns (28.350%)  route 6.227ns (71.650%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 f  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 f  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 f  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.770     9.833    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.150     9.983 r  U3/h_all[95]_i_15/O
                         net (fo=3, routed)           0.888    10.871    U3/h_all[95]_i_15_n_0
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.374    11.245 f  U3/h_all[95]_i_9/O
                         net (fo=4, routed)           0.465    11.710    U3/h_all[95]_i_9_n_0
    SLICE_X7Y119         LUT5 (Prop_lut5_I3_O)        0.355    12.065 f  U3/h_all[99]_i_8/O
                         net (fo=4, routed)           0.755    12.819    U3/h_all[99]_i_8_n_0
    SLICE_X6Y123         LUT4 (Prop_lut4_I1_O)        0.320    13.139 f  U3/h_all[99]_i_5/O
                         net (fo=2, routed)           0.436    13.576    U3/h_all[99]_i_5_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.331    13.907 r  U3/h_all[99]_i_1/O
                         net (fo=1, routed)           0.000    13.907    U3/h_all[99]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  U3/h_all_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.570    14.992    U3/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  U3/h_all_reg[99]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.077    15.293    U3/h_all_reg[99]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -13.907    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 U3/num_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 2.018ns (23.413%)  route 6.601ns (76.587%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.613     5.215    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDCE (Prop_fdce_C_Q)         0.456     5.671 r  U3/num_reg[1]_rep__3/Q
                         net (fo=119, routed)         1.765     7.436    U3/num_reg[1]_rep__3_n_0
    SLICE_X7Y124         LUT4 (Prop_lut4_I3_O)        0.152     7.588 r  U3/h_all[71]_i_11/O
                         net (fo=1, routed)           1.148     8.737    U3/h_all[71]_i_11_n_0
    SLICE_X8Y120         LUT6 (Prop_lut6_I0_O)        0.326     9.063 r  U3/h_all[71]_i_6/O
                         net (fo=10, routed)          0.982    10.045    U3/h_all[71]_i_6_n_0
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.153    10.198 r  U3/h_all[98]_i_15/O
                         net (fo=2, routed)           0.422    10.620    U3/h_all[98]_i_15_n_0
    SLICE_X9Y117         LUT6 (Prop_lut6_I3_O)        0.331    10.951 f  U3/h_all[96]_i_14/O
                         net (fo=2, routed)           0.958    11.909    U3/h_all[96]_i_14_n_0
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.150    12.059 f  U3/h_all[96]_i_10/O
                         net (fo=7, routed)           1.022    13.081    U3/h_all[96]_i_10_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.326    13.407 f  U3/h_all[48]_i_3/O
                         net (fo=1, routed)           0.303    13.711    U3/h_all[48]_i_3_n_0
    SLICE_X3Y124         LUT6 (Prop_lut6_I1_O)        0.124    13.835 r  U3/h_all[48]_i_1/O
                         net (fo=1, routed)           0.000    13.835    U3/h_all[48]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  U3/h_all_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572    14.994    U3/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  U3/h_all_reg[48]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X3Y124         FDRE (Setup_fdre_C_D)        0.029    15.247    U3/h_all_reg[48]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U6/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/seg_data0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X7Y110         FDRE                                         r  U6/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  U6/num_reg[2]/Q
                         net (fo=7, routed)           0.124     1.780    U6/num[2]
    SLICE_X6Y110         LUT4 (Prop_lut4_I2_O)        0.048     1.828 r  U6/seg_data0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U6/seg_data0[2]
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.866     2.031    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[2]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.131     1.658    U6/seg_data0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U6/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/seg_data0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X7Y110         FDRE                                         r  U6/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U6/num_reg[2]/Q
                         net (fo=7, routed)           0.120     1.776    U6/num[2]
    SLICE_X6Y110         LUT4 (Prop_lut4_I2_O)        0.045     1.821 r  U6/seg_data0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U6/seg_data0[0]
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.866     2.031    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.120     1.647    U6/seg_data0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U6/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U6/seg_data0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X7Y110         FDRE                                         r  U6/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  U6/num_reg[2]/Q
                         net (fo=7, routed)           0.124     1.780    U6/num[2]
    SLICE_X6Y110         LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  U6/seg_data0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U6/seg_data0[1]
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.866     2.031    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.121     1.648    U6/seg_data0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U5/key_pass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/kb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.555     1.474    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y118        FDRE (Prop_fdre_C_Q)         0.148     1.622 r  U5/key_pass_reg[0]/Q
                         net (fo=2, routed)           0.075     1.697    U5/key_pass[0]
    SLICE_X42Y118        LUT5 (Prop_lut5_I1_O)        0.098     1.795 r  U5/kb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U5/kb_out[0]_i_1_n_0
    SLICE_X42Y118        FDRE                                         r  U5/kb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.822     1.988    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/kb_out_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X42Y118        FDRE (Hold_fdre_C_D)         0.120     1.594    U5/kb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/rand_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/rand_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.565     1.484    U3/clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  U3/rand_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U3/rand_x_reg[1]/Q
                         net (fo=11, routed)          0.117     1.765    U3/rand_x[1]
    SLICE_X15Y134        LUT5 (Prop_lut5_I2_O)        0.048     1.813 r  U3/rand_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U3/rand_x[4]_i_1_n_0
    SLICE_X15Y134        FDCE                                         r  U3/rand_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.834     1.999    U3/clk_IBUF_BUFG
    SLICE_X15Y134        FDCE                                         r  U3/rand_x_reg[4]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X15Y134        FDCE (Hold_fdce_C_D)         0.107     1.604    U3/rand_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U3/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.560     1.479    U3/clk_IBUF_BUFG
    SLICE_X29Y132        FDRE                                         r  U3/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  U3/cs_reg[1]/Q
                         net (fo=2, routed)           0.114     1.735    U3/cs[1]
    SLICE_X29Y132        LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  U3/cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U3/cs[1]_i_1_n_0
    SLICE_X29Y132        FDRE                                         r  U3/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.827     1.993    U3/clk_IBUF_BUFG
    SLICE_X29Y132        FDRE                                         r  U3/cs_reg[1]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X29Y132        FDRE (Hold_fdre_C_D)         0.091     1.570    U3/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U3/rand_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/food_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.481    U3/clk_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  U3/rand_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U3/rand_y_reg[1]/Q
                         net (fo=10, routed)          0.142     1.765    U3/rand_y_reg[1]
    SLICE_X29Y134        LUT4 (Prop_lut4_I1_O)        0.048     1.813 r  U3/food_y[9]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U3/food_y0[9]
    SLICE_X29Y134        FDRE                                         r  U3/food_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     1.995    U3/clk_IBUF_BUFG
    SLICE_X29Y134        FDRE                                         r  U3/food_y_reg[9]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X29Y134        FDRE (Hold_fdre_C_D)         0.107     1.601    U3/food_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U3/rand_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/food_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.481    U3/clk_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  U3/rand_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U3/rand_y_reg[1]/Q
                         net (fo=10, routed)          0.143     1.766    U3/rand_y_reg[1]
    SLICE_X29Y134        LUT5 (Prop_lut5_I1_O)        0.049     1.815 r  U3/food_y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.815    U3/food_y0[6]
    SLICE_X29Y134        FDRE                                         r  U3/food_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.830     1.995    U3/clk_IBUF_BUFG
    SLICE_X29Y134        FDRE                                         r  U3/food_y_reg[6]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X29Y134        FDRE (Hold_fdre_C_D)         0.107     1.601    U3/food_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U3/h_all_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/h_all_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.553     1.472    U3/clk_IBUF_BUFG
    SLICE_X29Y125        FDRE                                         r  U3/h_all_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U3/h_all_reg[40]/Q
                         net (fo=8, routed)           0.120     1.733    U3/Q[30]
    SLICE_X29Y125        LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  U3/h_all[40]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U3/h_all[40]_i_1_n_0
    SLICE_X29Y125        FDRE                                         r  U3/h_all_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.820     1.985    U3/clk_IBUF_BUFG
    SLICE_X29Y125        FDRE                                         r  U3/h_all_reg[40]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.091     1.563    U3/h_all_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U3/rand_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/rand_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.565     1.484    U3/clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  U3/rand_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U3/rand_x_reg[1]/Q
                         net (fo=11, routed)          0.117     1.765    U3/rand_x[1]
    SLICE_X15Y134        LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  U3/rand_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U3/rand_x[3]_i_1_n_0
    SLICE_X15Y134        FDCE                                         r  U3/rand_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.834     1.999    U3/clk_IBUF_BUFG
    SLICE_X15Y134        FDCE                                         r  U3/rand_x_reg[3]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X15Y134        FDCE (Hold_fdce_C_D)         0.091     1.588    U3/rand_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y135   U1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y136   U1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y136   U1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y136   U1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y137   U1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y137   U1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y137   U1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y137   U1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y138   U1/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y135   U1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y135   U1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y137   U1/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y137   U1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y135   U1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y135   U1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y136   U1/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y137   U1/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y137   U1/q_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[3]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         4.977    11.654    U3/pos0
    SLICE_X45Y130        FDCE                                         f  U3/num_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.488    14.910    U3/clk_IBUF_BUFG
    SLICE_X45Y130        FDCE                                         r  U3/num_reg[3]_rep/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X45Y130        FDCE (Recov_fdce_C_CLR)     -0.405    14.729    U3/num_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         4.977    11.654    U3/pos0
    SLICE_X45Y130        FDCE                                         f  U3/num_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.488    14.910    U3/clk_IBUF_BUFG
    SLICE_X45Y130        FDCE                                         r  U3/num_reg[3]_rep__1/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X45Y130        FDCE (Recov_fdce_C_CLR)     -0.405    14.729    U3/num_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[2]_rep__0/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         4.977    11.654    U3/pos0
    SLICE_X45Y130        FDPE                                         f  U3/num_reg[2]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.488    14.910    U3/clk_IBUF_BUFG
    SLICE_X45Y130        FDPE                                         r  U3/num_reg[2]_rep__0/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X45Y130        FDPE (Recov_fdpe_C_PRE)     -0.359    14.775    U3/num_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.580ns (9.998%)  route 5.221ns (90.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         4.423    11.100    U3/pos0
    SLICE_X37Y132        FDCE                                         f  U3/num_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.495    14.917    U3/clk_IBUF_BUFG
    SLICE_X37Y132        FDCE                                         r  U3/num_reg[3]_rep__0/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X37Y132        FDCE (Recov_fdce_C_CLR)     -0.405    14.736    U3/num_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.580ns (10.854%)  route 4.764ns (89.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.966    10.643    U3/pos0
    SLICE_X36Y129        FDCE                                         f  U3/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.492    14.914    U3/clk_IBUF_BUFG
    SLICE_X36Y129        FDCE                                         r  U3/num_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y129        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    U3/num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.580ns (10.909%)  route 4.737ns (89.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.939    10.616    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.915    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X31Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    U3/num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.580ns (10.909%)  route 4.737ns (89.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.939    10.616    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.915    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X31Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    U3/num_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.580ns (10.909%)  route 4.737ns (89.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.939    10.616    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.915    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep__0/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X31Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    U3/num_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.580ns (10.909%)  route 4.737ns (89.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.939    10.616    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.493    14.915    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep__1/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X31Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    U3/num_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 U3/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.580ns (10.933%)  route 4.725ns (89.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.697     5.299    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  U3/state_reg[2]/Q
                         net (fo=34, routed)          0.798     6.553    U3/state[2]
    SLICE_X4Y117         LUT4 (Prop_lut4_I1_O)        0.124     6.677 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         3.927    10.604    U3/pos0
    SLICE_X29Y120        FDCE                                         f  U3/num_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.494    14.916    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X29Y120        FDCE (Recov_fdce_C_CLR)     -0.405    14.735    U3/num_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[2]_rep__1/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.186ns (15.515%)  route 1.013ns (84.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         0.734     2.708    U3/pos0
    SLICE_X37Y133        FDPE                                         f  U3/num_reg[2]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.828     1.993    U3/clk_IBUF_BUFG
    SLICE_X37Y133        FDPE                                         r  U3/num_reg[2]_rep__1/C
                         clock pessimism             -0.479     1.513    
    SLICE_X37Y133        FDPE (Remov_fdpe_C_PRE)     -0.095     1.418    U3/num_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.433ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.186ns (13.874%)  route 1.155ns (86.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         0.876     2.850    U3/pos0
    SLICE_X15Y124        FDCE                                         f  U3/num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.824     1.989    U3/clk_IBUF_BUFG
    SLICE_X15Y124        FDCE                                         r  U3/num_reg[0]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X15Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.417    U3/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.186ns (9.692%)  route 1.733ns (90.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.455     3.428    U3/pos0
    SLICE_X37Y123        FDCE                                         f  U3/num_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.820     1.985    U3/clk_IBUF_BUFG
    SLICE_X37Y123        FDCE                                         r  U3/num_reg[1]_rep__2/C
                         clock pessimism             -0.479     1.505    
    SLICE_X37Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.413    U3/num_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.209ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.186ns (8.767%)  route 1.936ns (91.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.657     3.631    U3/pos0
    SLICE_X15Y129        FDCE                                         f  U3/num_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.829     1.994    U3/clk_IBUF_BUFG
    SLICE_X15Y129        FDCE                                         r  U3/num_reg[3]_rep__2/C
                         clock pessimism             -0.479     1.514    
    SLICE_X15Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.422    U3/num_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.186ns (8.777%)  route 1.933ns (91.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.655     3.629    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    U3/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.186ns (8.777%)  route 1.933ns (91.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.655     3.629    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    U3/num_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.186ns (8.777%)  route 1.933ns (91.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.655     3.629    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep__0/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    U3/num_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.186ns (8.777%)  route 1.933ns (91.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.655     3.629    U3/pos0
    SLICE_X31Y120        FDCE                                         f  U3/num_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U3/clk_IBUF_BUFG
    SLICE_X31Y120        FDCE                                         r  U3/num_reg[1]_rep__1/C
                         clock pessimism             -0.479     1.510    
    SLICE_X31Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    U3/num_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.240ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.186ns (8.657%)  route 1.963ns (91.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.684     3.658    U3/pos0
    SLICE_X29Y120        FDCE                                         f  U3/num_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U3/clk_IBUF_BUFG
    SLICE_X29Y120        FDCE                                         r  U3/num_reg[1]_rep__3/C
                         clock pessimism             -0.479     1.510    
    SLICE_X29Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.418    U3/num_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.271ns  (arrival time - required time)
  Source:                 U3/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/num_reg[2]_rep/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.186ns (8.570%)  route 1.984ns (91.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.590     1.509    U3/clk_IBUF_BUFG
    SLICE_X5Y118         FDRE                                         r  U3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U3/state_reg[1]/Q
                         net (fo=34, routed)          0.278     1.929    U3/state[1]
    SLICE_X4Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.974 f  U3/v_all[99]_i_1/O
                         net (fo=211, routed)         1.706     3.680    U3/pos0
    SLICE_X47Y127        FDPE                                         f  U3/num_reg[2]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.817     1.983    U3/clk_IBUF_BUFG
    SLICE_X47Y127        FDPE                                         r  U3/num_reg[2]_rep/C
                         clock pessimism             -0.479     1.503    
    SLICE_X47Y127        FDPE (Remov_fdpe_C_PRE)     -0.095     1.408    U3/num_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  2.271    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.919ns  (logic 5.575ns (27.988%)  route 14.344ns (72.012%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    11.499    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    11.623 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.750    16.372    blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    19.919 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.919    blue[0]
    B7                                                                r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.835ns  (logic 5.566ns (28.062%)  route 14.269ns (71.938%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    11.491    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.682    16.297    green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    19.835 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.835    green[0]
    C6                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.640ns  (logic 5.580ns (28.408%)  route 14.061ns (71.592%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    11.499    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    11.623 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.466    16.089    blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    19.640 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.640    blue[3]
    D8                                                                r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.560ns  (logic 5.574ns (28.498%)  route 13.986ns (71.502%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    11.491    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.399    16.014    green_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.560 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.560    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.489ns  (logic 5.579ns (28.628%)  route 13.910ns (71.372%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    11.499    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    11.623 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.315    15.938    blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    19.489 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.489    blue[1]
    C7                                                                r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.409ns  (logic 5.574ns (28.720%)  route 13.835ns (71.280%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    11.491    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.248    15.863    green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    19.409 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.409    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.259ns  (logic 5.573ns (28.936%)  route 13.686ns (71.064%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    11.491    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.615 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.099    15.714    green_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    19.259 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.259    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.168ns  (logic 5.551ns (28.962%)  route 13.616ns (71.038%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    11.499    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    11.623 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.022    15.644    blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    19.168 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.168    blue[2]
    D7                                                                r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.105ns  (logic 5.563ns (29.119%)  route 13.541ns (70.881%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.052    11.292    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.416 r  U2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.154    15.569    red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    19.105 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.105    red[2]
    C5                                                                r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/hc_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.024ns  (logic 5.582ns (29.341%)  route 13.442ns (70.659%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE                         0.000     0.000 r  U2/hc_reg[4]/C
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/hc_reg[4]/Q
                         net (fo=73, routed)          1.221     1.699    U2/hc_reg[9]_0[4]
    SLICE_X9Y135         LUT3 (Prop_lut3_I2_O)        0.295     1.994 r  U2/red_OBUF[3]_inst_i_125/O
                         net (fo=2, routed)           0.681     2.674    U2/red_OBUF[3]_inst_i_125_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.124     2.798 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673     4.471    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124     4.595 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584     7.179    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124     7.303 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000     7.303    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212     7.515 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659     8.174    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299     8.473 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949     9.422    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124     9.546 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    10.115    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    10.239 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.052    11.292    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    11.416 r  U2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.054    15.470    red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    19.024 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.024    red[0]
    A3                                                                r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/shift1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/shift1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.146ns (56.245%)  route 0.114ns (43.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[10]/C
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[10]/Q
                         net (fo=1, routed)           0.114     0.260    U5/shift1_reg_n_0_[10]
    SLICE_X44Y118        FDRE                                         r  U5/shift1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/ps2c_filter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/ps2c_filter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE                         0.000     0.000 r  U5/ps2c_filter_reg[3]/C
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U5/ps2c_filter_reg[3]/Q
                         net (fo=3, routed)           0.127     0.268    U5/sel0[3]
    SLICE_X47Y118        FDRE                                         r  U5/ps2c_filter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/ps2d_filter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/ps2d_filter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE                         0.000     0.000 r  U5/ps2d_filter_reg[3]/C
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U5/ps2d_filter_reg[3]/Q
                         net (fo=3, routed)           0.127     0.268    U5/sel0__0[3]
    SLICE_X47Y117        FDRE                                         r  U5/ps2d_filter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/shift1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/shift1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.146ns (54.046%)  route 0.124ns (45.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[2]/C
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[2]/Q
                         net (fo=3, routed)           0.124     0.270    U5/p_0_in[1]
    SLICE_X42Y119        FDRE                                         r  U5/shift1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X10Y137        FDRE                                         r  U2/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X11Y137        FDRE                                         r  U2/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X11Y137        FDRE                                         r  U2/vc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X11Y137        FDRE                                         r  U2/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X11Y137        FDRE                                         r  U2/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/vc_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE                         0.000     0.000 r  U2/vsenable_reg/C
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/vsenable_reg/Q
                         net (fo=10, routed)          0.138     0.279    U2/vsenable
    SLICE_X10Y137        FDRE                                         r  U2/vc_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.361ns  (logic 5.618ns (26.300%)  route 15.743ns (73.700%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    18.242    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    18.366 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.750    23.116    blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    26.663 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.663    blue[0]
    B7                                                                r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.277ns  (logic 5.609ns (26.363%)  route 15.668ns (73.637%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    18.234    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.358 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.682    23.041    green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    26.579 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.579    green[0]
    C6                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.082ns  (logic 5.623ns (26.670%)  route 15.459ns (73.330%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    18.242    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    18.366 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.466    22.833    blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    26.384 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.384    blue[3]
    D8                                                                r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.002ns  (logic 5.617ns (26.747%)  route 15.385ns (73.253%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    18.234    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.358 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.399    22.758    green_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.304 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.304    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.931ns  (logic 5.622ns (26.861%)  route 15.309ns (73.139%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    18.242    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    18.366 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.315    22.682    blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    26.233 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.233    blue[1]
    C7                                                                r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.851ns  (logic 5.617ns (26.941%)  route 15.234ns (73.059%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    18.234    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.358 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.248    22.607    green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    26.153 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.153    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.700ns  (logic 5.616ns (27.128%)  route 15.085ns (72.872%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.251    18.234    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.358 r  U2/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.099    22.458    green_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    26.003 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.003    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.610ns  (logic 5.594ns (27.145%)  route 15.015ns (72.855%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.259    18.242    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    18.366 r  U2/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.022    22.388    blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.912 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.912    blue[2]
    D7                                                                r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.546ns  (logic 5.606ns (27.286%)  route 14.940ns (72.714%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.052    18.036    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.160 r  U2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.154    22.313    red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    25.849 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.849    red[2]
    C5                                                                r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.465ns  (logic 5.625ns (27.484%)  route 14.841ns (72.516%))
  Logic Levels:           10  (LUT3=1 LUT6=7 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.700     5.302    U3/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.758 r  U3/state_reg[0]/Q
                         net (fo=34, routed)          1.877     7.636    U3/state[0]
    SLICE_X4Y127         LUT3 (Prop_lut3_I1_O)        0.152     7.788 f  U3/red_OBUF[3]_inst_i_13/O
                         net (fo=4, routed)           1.423     9.210    U2/red_OBUF[3]_inst_i_46_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.332     9.542 f  U2/red_OBUF[3]_inst_i_42/O
                         net (fo=5, routed)           1.673    11.215    U2/red_OBUF[3]_inst_i_42_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  U2/red_OBUF[3]_inst_i_270/O
                         net (fo=136, routed)         2.584    13.923    U2/red_OBUF[3]_inst_i_270_n_0
    SLICE_X0Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.047 r  U2/red_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.000    14.047    U2/red_OBUF[3]_inst_i_200_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I0_O)      0.212    14.259 r  U2/red_OBUF[3]_inst_i_80/O
                         net (fo=1, routed)           0.659    14.918    U2/red_OBUF[3]_inst_i_80_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  U2/red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.949    16.166    U2/red_OBUF[3]_inst_i_25_n_0
    SLICE_X3Y132         LUT6 (Prop_lut6_I0_O)        0.124    16.290 r  U2/red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.569    16.859    U2/red_OBUF[3]_inst_i_8_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.124    16.983 r  U2/red_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.052    18.036    U2/red_OBUF[3]_inst_i_3_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    18.160 r  U2/red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.054    22.214    red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    25.768 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.768    red[0]
    A3                                                                r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/h_all_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.419ns  (logic 0.537ns (37.831%)  route 0.882ns (62.169%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.481    U3/clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  U3/h_all_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U3/h_all_reg[4]/Q
                         net (fo=30, routed)          0.212     1.835    U3/Q[2]
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  U3/color_reg[1]_i_302/O
                         net (fo=1, routed)           0.000     1.880    U3/color_reg[1]_i_302_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.989 r  U3/color_reg[1]_i_112/CO[3]
                         net (fo=1, routed)           0.000     1.989    U3/color_reg[1]_i_112_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.062 f  U3/color_reg[1]_i_29/CO[0]
                         net (fo=1, routed)           0.285     2.347    U3/color588_in
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.471 f  U3/color_reg[1]_i_9/O
                         net (fo=3, routed)           0.157     2.627    U3/color_reg[1]_i_9_n_0
    SLICE_X15Y135        LUT6 (Prop_lut6_I5_O)        0.045     2.672 r  U3/color_reg[1]_i_1/O
                         net (fo=1, routed)           0.228     2.901    U3/color_reg[1]_i_1_n_0
    SLICE_X12Y134        LDCE                                         r  U3/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/h_all_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.537ns (37.231%)  route 0.905ns (62.769%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.562     1.481    U3/clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  U3/h_all_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U3/h_all_reg[4]/Q
                         net (fo=30, routed)          0.212     1.835    U3/Q[2]
    SLICE_X10Y130        LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  U3/color_reg[1]_i_302/O
                         net (fo=1, routed)           0.000     1.880    U3/color_reg[1]_i_302_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.989 r  U3/color_reg[1]_i_112/CO[3]
                         net (fo=1, routed)           0.000     1.989    U3/color_reg[1]_i_112_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.062 f  U3/color_reg[1]_i_29/CO[0]
                         net (fo=1, routed)           0.285     2.347    U3/color588_in
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.124     2.471 f  U3/color_reg[1]_i_9/O
                         net (fo=3, routed)           0.234     2.704    U3/color_reg[1]_i_9_n_0
    SLICE_X14Y134        LUT6 (Prop_lut6_I2_O)        0.045     2.749 r  U3/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.174     2.924    U3/color_reg[0]_i_1_n_0
    SLICE_X12Y134        LDPE                                         r  U3/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/seg_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_cs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.376ns (77.698%)  route 0.395ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.599     1.518    U6/CLK
    SLICE_X1Y102         FDRE                                         r  U6/seg_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  U6/seg_cs_reg[2]/Q
                         net (fo=1, routed)           0.395     2.041    seg_cs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.248     3.290 r  seg_cs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.290    seg_cs[2]
    K16                                                               r  seg_cs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/seg_data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.417ns (78.600%)  route 0.386ns (21.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U6/seg_data0_reg[3]/Q
                         net (fo=1, routed)           0.386     2.064    seg_data0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.317 r  seg_data0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.317    seg_data0[3]
    J14                                                               r  seg_data0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/seg_data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.400ns (77.322%)  route 0.411ns (22.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U6/seg_data0_reg[1]/Q
                         net (fo=1, routed)           0.411     2.089    seg_data0_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.326 r  seg_data0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.326    seg_data0[1]
    J18                                                               r  seg_data0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/seg_data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.400ns (74.474%)  route 0.480ns (25.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U6/seg_data0_reg[0]/Q
                         net (fo=1, routed)           0.480     2.158    seg_data0_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.395 r  seg_data0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.395    seg_data0[0]
    J17                                                               r  seg_data0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.377ns (63.196%)  route 0.802ns (36.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.565     1.484    U3/clk_IBUF_BUFG
    SLICE_X9Y134         FDRE                                         r  U3/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U3/led_reg[1]/Q
                         net (fo=1, routed)           0.802     2.427    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.664 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.664    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/seg_data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_data0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.415ns (65.411%)  route 0.748ns (34.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.595     1.514    U6/CLK
    SLICE_X6Y110         FDRE                                         r  U6/seg_data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U6/seg_data0_reg[4]/Q
                         net (fo=1, routed)           0.748     2.427    seg_data0_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.677 r  seg_data0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.677    seg_data0[4]
    P14                                                               r  seg_data0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.435ns (65.317%)  route 0.762ns (34.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.563     1.482    U3/clk_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  U3/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  U3/led_reg[2]/Q
                         net (fo=1, routed)           0.762     2.373    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.680 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.680    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.393ns (62.048%)  route 0.852ns (37.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.588     1.507    U3/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  U3/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U3/led_reg[3]/Q
                         net (fo=1, routed)           0.852     2.501    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.753 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           529 Endpoints
Min Delay           529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.726ns (19.106%)  route 7.306ns (80.894%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.742     5.929    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  U3/v_all[39]_i_1/O
                         net (fo=20, routed)          2.979     9.032    U3/v_all[39]_i_1_n_0
    SLICE_X5Y117         FDRE                                         r  U3/h_all_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.579     5.001    U3/clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  U3/h_all_reg[33]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[35]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.724ns  (logic 1.726ns (19.779%)  route 6.999ns (80.221%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.742     5.929    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  U3/v_all[39]_i_1/O
                         net (fo=20, routed)          2.671     8.724    U3/v_all[39]_i_1_n_0
    SLICE_X5Y122         FDSE                                         r  U3/h_all_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.573     4.995    U3/clk_IBUF_BUFG
    SLICE_X5Y122         FDSE                                         r  U3/h_all_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.632ns  (logic 1.726ns (19.991%)  route 6.906ns (80.009%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.674     5.861    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  U3/v_all[49]_i_1/O
                         net (fo=20, routed)          2.647     8.632    U3/v_all[49]_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  U3/h_all_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.576     4.998    U3/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  U3/h_all_reg[45]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 1.726ns (20.033%)  route 6.888ns (79.967%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.621     5.808    U3/v_all[99]_i_4_n_0
    SLICE_X34Y131        LUT6 (Prop_lut6_I0_O)        0.124     5.932 r  U3/v_all[29]_i_1/O
                         net (fo=20, routed)          2.682     8.614    U3/v_all[29]_i_1_n_0
    SLICE_X2Y124         FDRE                                         r  U3/h_all_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572     4.994    U3/clk_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  U3/h_all_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.580ns  (logic 1.726ns (20.113%)  route 6.854ns (79.887%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.742     5.929    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  U3/v_all[39]_i_1/O
                         net (fo=20, routed)          2.527     8.580    U3/v_all[39]_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  U3/h_all_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.575     4.997    U3/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  U3/h_all_reg[37]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.538ns  (logic 1.726ns (20.212%)  route 6.812ns (79.788%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.674     5.861    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  U3/v_all[49]_i_1/O
                         net (fo=20, routed)          2.553     8.538    U3/v_all[49]_i_1_n_0
    SLICE_X3Y124         FDRE                                         r  U3/h_all_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572     4.994    U3/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  U3/h_all_reg[48]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.509ns  (logic 1.726ns (20.280%)  route 6.783ns (79.720%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.742     5.929    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  U3/v_all[39]_i_1/O
                         net (fo=20, routed)          2.456     8.509    U3/v_all[39]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  U3/h_all_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.497     4.919    U3/clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  U3/h_all_reg[39]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.500ns  (logic 1.726ns (20.301%)  route 6.774ns (79.699%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.674     5.861    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.985 r  U3/v_all[49]_i_1/O
                         net (fo=20, routed)          2.515     8.500    U3/v_all[49]_i_1_n_0
    SLICE_X3Y123         FDRE                                         r  U3/h_all_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.574     4.996    U3/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U3/h_all_reg[49]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.469ns  (logic 1.726ns (20.374%)  route 6.744ns (79.626%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.511     5.698    U3/v_all[99]_i_4_n_0
    SLICE_X30Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  U3/v_all[59]_i_1/O
                         net (fo=20, routed)          2.647     8.469    U3/v_all[59]_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  U3/h_all_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.572     4.994    U3/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  U3/h_all_reg[59]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            U3/h_all_reg[36]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.430ns  (logic 1.726ns (20.470%)  route 6.704ns (79.530%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=13, routed)          3.585     5.063    U3/rst_IBUF
    SLICE_X31Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  U3/v_all[99]_i_4/O
                         net (fo=9, routed)           0.742     5.929    U3/v_all[99]_i_4_n_0
    SLICE_X36Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  U3/v_all[39]_i_1/O
                         net (fo=20, routed)          2.377     8.430    U3/v_all[39]_i_1_n_0
    SLICE_X11Y118        FDSE                                         r  U3/h_all_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         1.501     4.923    U3/clk_IBUF_BUFG
    SLICE_X11Y118        FDSE                                         r  U3/h_all_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/shift1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.167ns (58.383%)  route 0.119ns (41.617%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE                         0.000     0.000 r  U5/shift1_reg[1]/C
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U5/shift1_reg[1]/Q
                         net (fo=2, routed)           0.119     0.286    U5/p_0_in[0]
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.822     1.988    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[0]/C

Slack:                    inf
  Source:                 U5/shift1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.361%)  route 0.124ns (42.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE                         0.000     0.000 r  U5/shift1_reg[7]/C
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U5/shift1_reg[7]/Q
                         net (fo=3, routed)           0.124     0.291    U5/p_0_in[6]
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.821     1.986    U5/CLK
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[6]/C

Slack:                    inf
  Source:                 U5/shift1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.574%)  route 0.182ns (55.426%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[3]/C
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[3]/Q
                         net (fo=3, routed)           0.182     0.328    U5/p_0_in[2]
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.822     1.988    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[2]/C

Slack:                    inf
  Source:                 U5/shift1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.124%)  route 0.185ns (55.876%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[6]/C
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[6]/Q
                         net (fo=3, routed)           0.185     0.331    U5/p_0_in[5]
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.821     1.986    U5/CLK
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[5]/C

Slack:                    inf
  Source:                 U5/shift1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.146ns (43.266%)  route 0.191ns (56.734%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[2]/C
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[2]/Q
                         net (fo=3, routed)           0.191     0.337    U5/p_0_in[1]
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.822     1.988    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[1]/C

Slack:                    inf
  Source:                 U5/shift1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.167ns (46.050%)  route 0.196ns (53.950%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y119        FDRE                         0.000     0.000 r  U5/shift1_reg[5]/C
    SLICE_X42Y119        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U5/shift1_reg[5]/Q
                         net (fo=3, routed)           0.196     0.363    U5/p_0_in[4]
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.821     1.986    U5/CLK
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[4]/C

Slack:                    inf
  Source:                 U6/cnt_wz_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/seg_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.231%)  route 0.163ns (43.769%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE                         0.000     0.000 r  U6/cnt_wz_reg[0]/C
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U6/cnt_wz_reg[0]/Q
                         net (fo=8, routed)           0.163     0.327    U6/cnt_wz[0]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  U6/seg_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    U6/seg_cs[0]_i_1_n_0
    SLICE_X1Y106         FDRE                                         r  U6/seg_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.871     2.036    U6/CLK
    SLICE_X1Y106         FDRE                                         r  U6/seg_cs_reg[0]/C

Slack:                    inf
  Source:                 U5/shift1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.599%)  route 0.242ns (62.401%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[8]/C
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[8]/Q
                         net (fo=3, routed)           0.242     0.388    U5/p_0_in[7]
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.821     1.986    U5/CLK
    SLICE_X42Y120        FDRE                                         r  U5/key_pass_reg[7]/C

Slack:                    inf
  Source:                 U5/shift1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/key_pass_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.146ns (33.313%)  route 0.292ns (66.687%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[4]/C
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[4]/Q
                         net (fo=3, routed)           0.292     0.438    U5/p_0_in[3]
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.822     1.988    U5/CLK
    SLICE_X42Y118        FDRE                                         r  U5/key_pass_reg[3]/C

Slack:                    inf
  Source:                 U5/shift1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U5/cnt_xd_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.191ns (39.762%)  route 0.289ns (60.238%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y118        FDRE                         0.000     0.000 r  U5/shift1_reg[8]/C
    SLICE_X44Y118        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U5/shift1_reg[8]/Q
                         net (fo=3, routed)           0.108     0.254    U5/p_0_in[7]
    SLICE_X43Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  U5/cnt_xd[0]_i_1__0/O
                         net (fo=21, routed)          0.181     0.480    U5/cnt_xd
    SLICE_X42Y116        FDRE                                         r  U5/cnt_xd_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=404, routed)         0.825     1.990    U5/CLK
    SLICE_X42Y116        FDRE                                         r  U5/cnt_xd_reg[0]/C





