<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006548A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006548</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17781696</doc-number><date>20201202</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>07</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>02</class><subclass>M</subclass><main-group>1</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>07</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20210501</date></cpc-version-indicator><section>H</section><class>02</class><subclass>M</subclass><main-group>3</main-group><subgroup>01</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20210501</date></cpc-version-indicator><section>H</section><class>02</class><subclass>M</subclass><main-group>1</main-group><subgroup>0058</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e43">Switching Methods for Regulating Resonant Switched-Capacitor Converters</invention-title><us-related-documents><us-provisional-application><document-id><country>US</country><doc-number>62942651</doc-number><date>20191202</date></document-id></us-provisional-application></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="obligated-assignee"><addressbook><orgname>The Regents of the University of California</orgname><address><city>Oakland</city><state>CA</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Xie</last-name><first-name>Wenhao</first-name><address><city>Irvine</city><state>CA</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Smedley</last-name><first-name>Keyue</first-name><address><city>Aliso Viejo</city><state>CA</state><country>US</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/US2020/062874</doc-number><date>20201202</date></document-id><us-371c12-date><date>20220601</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">Various examples are provided related to switching methods for regulating resonant switched-capacitor converters (RSCCs). In one example, a method includes operating switches of the RSCC in a repeated asymmetric sequence of switching states per switching cycle. The repeated asymmetric sequence can include at least three switching states selected from five defined switching states including an idle state. For example, repeated asymmetric sequence can consist of four switching states selected from the five defined switching states. In another example, a method includes operating switches of the RSCC in a repeated sequence of switching states per switching cycle. The repeated sequence can include six switching states selected from five defined switching states with at least one of the five defined switching states occurs twice in the six switching states. For example, the repeated sequence can consist of each of the five defined switching states with the idle state occurring twice.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="61.72mm" wi="114.64mm" file="US20230006548A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="240.79mm" wi="122.85mm" file="US20230006548A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="237.41mm" wi="117.35mm" file="US20230006548A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="237.49mm" wi="154.94mm" file="US20230006548A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="173.23mm" wi="124.46mm" file="US20230006548A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="187.88mm" wi="124.71mm" file="US20230006548A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="221.74mm" wi="123.53mm" file="US20230006548A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="177.04mm" wi="150.79mm" orientation="landscape" file="US20230006548A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="201.17mm" wi="107.36mm" orientation="landscape" file="US20230006548A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="200.66mm" wi="93.64mm" orientation="landscape" file="US20230006548A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="207.09mm" wi="49.87mm" orientation="landscape" file="US20230006548A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="242.06mm" wi="124.97mm" orientation="landscape" file="US20230006548A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="202.10mm" wi="106.76mm" orientation="landscape" file="US20230006548A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="203.54mm" wi="107.02mm" orientation="landscape" file="US20230006548A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="219.29mm" wi="160.36mm" file="US20230006548A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="232.07mm" wi="161.80mm" file="US20230006548A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This application claims priority to, and the benefit of, co-pending U.S. provisional application entitled &#x201c;Switching Methods for Regulating Resonant Switched-Capacitor Converters&#x201d; having Ser. No. 62/942,651, filed Dec. 2, 2019, which is hereby incorporated by reference in its entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">Switched-capacitor converters (SCCs) are recognized for their small size, light weight, high efficiency and high-power density compared to inductor-based converters. However, SCCs typically suffer from dramatic transient current spikes, narrow voltage regulation range, and low efficiency when voltage regulation is required. By adding one or multiple small inductors to the SCCs, resonant operation is enabled. The resulting converters, known as &#x201c;resonant switched-capacitor converters&#x201d; (RSCCs) overcome capacitor charge sharing losses and transient current spikes and provide zero current switching (ZCS) operation of switches and diodes. The previously reported RSCCs and switching control sequences have not reached the point of full range voltage gain adjustment (often referred as voltage regulation). The invention is related to new switching control sequences enabling all existing or new RSCCs to perform full range voltage regulation.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0004" num="0003">Aspects of the present disclosure are related to switching methods for adjusting the voltage gain of resonant switched-capacitor converters (RSCCs) to facilitate voltage regulation. In one aspect, among others, a method comprises operating switches of the RSCC in a repeated asymmetric sequence of switching states per switching cycle, the repeated asymmetric sequence of switching states comprising at least three switching states selected from a group consisting of five defined switching states, the five defined switching states including an idle state. The repeated asymmetric sequence of switching states can consist of four switching states selected from the group consisting of the five defined switching states. The five switching states can include four conducting states and the idle state.</p><p id="p-0005" num="0004">In one or more aspects, the RSCC can be a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>or an inverse polarity RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-down conversion the repeated asymmetric sequence of switching states can comprise states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4. The RSCC can be an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-down conversion the repeated asymmetric sequence of switching states can comprise states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4.</p><p id="p-0006" num="0005">In some aspects, the RSCC can be an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-down conversion the repeated asymmetric sequence of switching states can comprise states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4. The RSCC can be an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-down conversion the repeated asymmetric sequence of switching states can comprise states 2, 1 and 4 or states 2, 4 and 3, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4. The repeated asymmetric sequence of switching states can consist of states 2, 1, 4 and 3, or states 2, 1, 4 and 5, or states 2, 5, 4 and 3, or states 2, 1, 5 and 4, or states 2, 4, 3 and 5, where state 5 is the idle state.</p><p id="p-0007" num="0006">In various aspects, the RSCC can be a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-up conversion the repeated asymmetric sequence of switching states can comprise states 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4. The RSCC can be an n-stage ladder RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1 or an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-up conversion the repeated asymmetric sequence of switching states can comprise 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n </sub>are ON in State 4. The RSCC can be an n-stage resonant two-switch boosting switched-capacitor converter (RTBSC) comprising switches QP<sub>i </sub>and QN<sub>i </sub>where i=1, 2, 3, . . . , n with n=3, 5, 7, . . . , and for step-up conversion the repeated asymmetric sequence of switching states can comprise 4, 1 and 2 or states 4, 2 and 3, where switches QP<sub>1</sub>, and QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 1, switches QP<sub>1</sub>, QP<sub>3</sub>, . . . and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 2, switches QP<sub>3</sub>, QP<sub>5</sub>, . . . and QN<sub>1 </sub>and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 3, and switches QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>1 </sub>and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 4.</p><p id="p-0008" num="0007">In some aspects, the RSCC can be an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-up conversion the repeated asymmetric sequence of switching states can comprise 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4. The RSCC can be an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-up conversion the repeated asymmetric sequence of switching states can comprise 4, 1 and 2 or states 4, 2 and 3, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4. The repeated asymmetric sequence of switching states consists of states 4, 1, 2 and 3, or states 4, 1, 2 and 5, or states 4, 5, 2 and 3, or states 4, 1, 5 and 2, or states 4, 2, 3 and 5, where state 5 is the idle state.</p><p id="p-0009" num="0008">In another aspect, a method comprises operating switches of the RSCC in a repeated sequence of switching states per switching cycle, the repeated sequence of switching states comprising six switching states selected from a group consisting of five defined switching states, where at least one of the five defined switching states occurs twice in the six switching states and the five defined switching states includes an idle state. The repeated sequence of switching states can consist of each of the five defined switching states with the idle state occurring twice. The five switching states can include four conducting states and the idle state.</p><p id="p-0010" num="0009">In one or more aspects, the RSCC can be a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>or an inverse polarity RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-down conversion the repeated sequence of switching states can comprise states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4, and the switches are idle in State 5. The RSCC can be an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and step-down conversion the repeated sequence of switching states can comprise states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q1 and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4, and the switches are idle in State 5. The RSCC can be an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-down conversion the repeated sequence of switching states can comprise states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-3 </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4, and the switches are idle in State 5.</p><p id="p-0011" num="0010">In some aspects, the RSCC can be an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-down conversion the repeated sequence of switching states can comprise states 2, 1, 5, 4, 3 and 5, where switches QA<sub>1</sub>, QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4, and the switches are idle in State 5. The RSCC can be a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-up conversion the repeated sequence of switching states can comprise states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4, and the switches are idle in State 5.</p><p id="p-0012" num="0011">In various aspects, the RSCC can be an n-stage ladder RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1 or an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-up conversion the repeated sequence of switching states can comprise states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4, and the switches are idle in State 5. The RSCC can be an n-stage resonant two-switch boosting switched-capacitor converter (RTBSC) comprising switches QP<sub>i </sub>and QN<sub>i </sub>where i=1, 2, 3, . . . , n with n=3, 5, 7, . . . , and for step-up conversion the repeated sequence of switching states can comprise states 4, 1, 5, 2, 3 and 5, where switches QP<sub>1</sub>, and QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 1, switches QP<sub>1</sub>, QP<sub>3</sub>, . . . and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 2, switches QP<sub>3</sub>, QP<sub>5</sub>, . . . and QN<sub>1 </sub>and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 3, and switches QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>1 </sub>and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 4, and the switches are idle in State 5.</p><p id="p-0013" num="0012">In some aspects, the RSCC is an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-3 </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4, and the switches are idle in State 5. The RSCC can be an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-up conversion the repeated sequence of switching states can comprise states 4, 1, 5, 2, 3 and 5, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4, and the switches are idle in State 5.</p><p id="p-0014" num="0013">Other systems, methods, features, and advantages of the present disclosure will be or become apparent to one with skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional systems, methods, features, and advantages be included within this description, be within the scope of the present disclosure, and be protected by the accompanying claims. In addition, all optional and preferred features and modifications of the described embodiments are usable in all aspects of the disclosure taught herein. Furthermore, the individual features of the dependent claims, as well as all optional and preferred features and modifications of the described embodiments are combinable and interchangeable with one another.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0015" num="0014">Many aspects of the present disclosure can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> are examples of timing diagrams of resonant switched-capacitor converter (RSCC) switching methods.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>3</b>A-<b>3</b>G</figref> are examples of timing diagrams for proposed RSCC switching methods, in accordance with various embodiments of the present disclosure.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic diagram illustrating an example of a basic RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic diagram illustrating an example of an inverse polarity RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram illustrating an example of a ladder RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic diagram illustrating an example of a resonant two-switch boosting switched-capacitor converter (RTBSC), in accordance with various embodiments of the present disclosure.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic diagram illustrating an example of a Dickson RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic diagram illustrating an example of a series-parallel RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic diagram illustrating an example of a Fibonacci RSCC, in accordance with various embodiments of the present disclosure.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>11</b>A</figref> shows a table illustrating the function of the Fibonacci sequence, in accordance with various embodiments of the present disclosure.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>11</b>B</figref> shows a table illustrating operation states for the RSCC circuits in <figref idref="DRAWINGS">FIGS. <b>4</b>-<b>10</b></figref>, in accordance with various embodiments of the present disclosure.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIGS. <b>11</b>C and <b>11</b>D</figref> show tables illustrating switching sequences to achieve full-range regulation for the RSCC circuits in <figref idref="DRAWINGS">FIGS. <b>4</b>-<b>10</b></figref>, in accordance with various embodiments of the present disclosure. <figref idref="DRAWINGS">FIG. <b>11</b>C</figref> illustrates switching sequences that can achieve full-range regulation for the RSCC circuits shown in <figref idref="DRAWINGS">FIGS. <b>4</b>, <b>5</b> and <b>8</b>-<b>10</b></figref> for step-down conversion. <figref idref="DRAWINGS">FIG. <b>11</b>D</figref> illustrates switching sequences that can achieve full-range regulation for the RSCC circuits shown in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>6</b>-<b>10</b></figref> for step-up conversion. <figref idref="DRAWINGS">FIG. <b>11</b>D</figref> also illustrates switching sequences that can achieve full-range regulation for the RSCC circuits shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref> for inverse polarity step-down conversion.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>12</b></figref> illustrates examples of voltage gain curves for RSCCs without idle state operation, in accordance with various embodiments of the present disclosure.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>13</b></figref> illustrates examples of voltage gain curves for RSCCs with fixed switching frequency, in accordance with various embodiments of the present disclosure.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>14</b></figref> illustrates an experimental result of a 3X ladder RSCC prototype using switching method H, in accordance with various embodiments of the present disclosure.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>15</b></figref> illustrates an experimental result of a 3X ladder RSCC prototype using switching method J, in accordance with various embodiments of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0032" num="0031">Disclosed herein are various embodiments of methods related to switching methods for regulating resonant switched-capacitor converters (RSCCs). RSCCs have improved voltage regulation capability compared to SCCs. However, full-range voltage regulation for all load levels has been difficult to achieve. Reference will now be made in detail to the description of the embodiments as illustrated in the drawings, wherein like reference numbers indicate like parts throughout the several views.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> show examples of timing diagrams for RSCC switching methods. Under the switching method illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the waveform of the inductor current is half of the sinusoid during states 2 and 4 respectively, while the duration of idle state 5 is adjusted to regulate the voltage. Under the switching method illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the waveform of the inductor current consists of four symmetric partial sinusoidal waveforms in operation states 1-4 without any idle state.</p><p id="p-0034" num="0033">In <figref idref="DRAWINGS">FIG. <b>2</b></figref>, when RSCCs operate in step-down voltage conversion, the switching sequence in each switching cycle is in a pattern of states 2, 1, 4 and 3. When RSCCs operate in step-up voltage conversion, the switching sequence in each switching cycle is in a pattern of states 4, 1, 2 and 3. The duration of each switching cycle can be denoted as T<sub>s</sub>, which could be constant or variable. The duration of state 1 is equal to the duration of state 3. The duration of state 2 is equal to the duration of state 4. The duty cycle D is defined as the duration of the on-states (state 2 or state 4) divided by the duration of switching cycle. The current flow through the transistors is inverted during freewheeling state 1 and state 3. However, while RSCCs have improved voltage regulation capability compared to SCCs, full-range voltage regulation for all load levels has not been possible.</p><p id="p-0035" num="0034">In the present disclosure, a general solution is provided for all RSCCs to achieve full-range voltage regulation for RSCCs with one or more resonant inductors. This can be achieved by controlling the switching sequence (or timing diagram) of the converters. Furthermore, this general solution can bring soft switching to all switching devices as an added benefit. Although, the disclosed switching method is applicable to a large number of converters, this disclosure will present examples that cover a subset of RSCCs that have the greatest potential for engineering applications.</p><p id="p-0036" num="0035">The disclosed switching scheme is presented with respect to 14 switching methods (A-N) that use the combination of the states shown in <figref idref="DRAWINGS">FIGS. <b>3</b>A-<b>3</b>G</figref>. For example, switching methods G and N will use all the states shown in <figref idref="DRAWINGS">FIG. <b>3</b>G</figref>, while the others A and H (<figref idref="DRAWINGS">FIG. <b>3</b>A</figref>), B and I (<figref idref="DRAWINGS">FIG. <b>3</b>B</figref>), C and J (<figref idref="DRAWINGS">FIG. <b>3</b>C</figref>), D and K (<figref idref="DRAWINGS">FIG. <b>3</b>D</figref>), E and L (<figref idref="DRAWINGS">FIG. <b>3</b>E</figref>), and F and M (<figref idref="DRAWINGS">FIG. <b>3</b>F</figref>) will use a combination of part of the states. Therefore, the inductor current waveform can be half of the sinusoid or a part of the sinusoid during on-state 2 as well as on-state 4, while the freewheeling states 1 and 3 can be eliminated or minimized. Furthermore, the idle state 5 can also be eliminated. In some embodiments, the combination of states is arranged asymmetrically with respect to durations within one repetitive cycle, while others are symmetrical. The repetitive cycle can be variable or constant.</p><p id="p-0037" num="0036">In <figref idref="DRAWINGS">FIGS. <b>3</b>A-<b>3</b>G</figref>, since the duration of state 2 and state 4 may not be equal for the 14 switching methods, the duty cycle D can be defined as the lesser of the two on-states (state 2 or state 4) divide by the duration of the switching cycle. The duration of each switching cycle can be denoted as T<sub>S</sub>.</p><p id="p-0038" num="0037">Examples of RSCCs that can be controlled using these switching methods include, but are not limited to, the basic RSCC, inverse polarity RSCC, ladder RSCC, resonant two-switch boosting switched-capacitor converter (RTBSC), Dickson RSCC, series-parallel RSCC and Fibonacci RSCC. Fourteen switching sequences were applied to these circuits. Among these examples, the RSCCs without idle states are of particular interest due to their benefits of zero voltage switching (ZVS) turn-on of switches, ZCS turn-off of diodes, complementary driving signals without zero-current detection, simple half-bridge gate driver with bootstrap circuit, and soft switching commutation in spite of inductance and capacitance variations, in addition to full-range regulation.</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIGS. <b>4</b> and <b>6</b>-<b>10</b></figref> show a set of RSCC examples, where the high dc voltage port is denoted as V<sub>HV </sub>and the low dc voltage port is denoted as V<sub>LV</sub>. The filter capacitors are labeled as C<sub>o1 </sub>and C<sub>o2</sub>, which is connected across the two dc ports respectively. The value of these filter capacitors can be minimized or zero depending on the application. When any of the converters operates in step-down conversion, the voltage source is applied to the port denoted as V<sub>HV </sub>and the load is applied to the port denoted as V<sub>LV</sub>. When any of the converters operates in step-up conversion, the voltage source is applied to the port denoted as V<sub>LV </sub>while the load is applied to the port denoted as V<sub>HV</sub>.</p><p id="p-0040" num="0039">The circuit shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> is known as the basic RSCC. The switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>can be either transistors or diodes. The resonant capacitor C<sub>r </sub>and the resonant inductor L<sub>r </sub>are connected in series.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>5</b></figref> shows an example of the circuit of an inverse polarity RSCC. The switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>can be either transistors or diodes. The resonant capacitor C<sub>r </sub>and the resonant inductor L<sub>r </sub>is series connected. The dc voltage ports are denoted as V<sub>1 </sub>and V<sub>2</sub>. There are two types of ports polarity definition. The first type defines the common negative polarity of V<sub>1 </sub>and V<sub>2 </sub>while second type defines the common positive polarity of V<sub>1 </sub>and V<sub>2 </sub>by swapping the ports polarity.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>6</b></figref> shows an example of the circuit of a ladder RSCC. The switches Q<sub>i </sub>(i=1, 2, 3, . . . , 2n) can be transistors or diodes, while the capacitors are C<sub>i </sub>(i=1, 2, 3, . . . , 2n&#x2212;2). The C<sub>1 </sub>represents the resonant capacitor (C<sub>r</sub>=C<sub>1</sub>), while the L<sub>r </sub>represents the resonant inductor. There are n (n=1, 2, 3, 4 . . . ) stages in the ladder RSCC with one base stage and n&#x2212;1 extension stages. The base stage comprises two switches Q<sub>1</sub>, Q<sub>2 </sub>and one inductor L<sub>r</sub>, while each extension stage comprises two switches and two capacitors. There are overall 2n switches and 2n&#x2212;2 capacitors, while the capacitor C<sub>2n-2 </sub>in the last stage can be eliminated due to the clamped dc voltage V<sub>HV</sub>.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>7</b></figref> shows an example of the circuit of a resonant two-switch boosting switched-capacitor converter (RTBSC). The switches in the positive leg and negative leg are QP<sub>i </sub>and QN<sub>i</sub>, correspondingly, (i=1, 2, 3, . . . , n). The switches QP<sub>i </sub>and QN<sub>i </sub>can be either transistors or diodes. The capacitors in the positive leg and negative leg are CP<sub>j </sub>and CN<sub>j</sub>, respectively, (j=1, 2, 3, . . . , n&#x2212;1). The combination of CP<sub>1 </sub>and CN<sub>1</sub>, forms resonant capacitors.</p><p id="p-0044" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>r</sub><i>=CP</i><sub>1</sub><i>+CN</i><sub>1</sub>&#x2003;&#x2003;(1)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0045" num="0043">The resonant inductors in the RTBSC are L<sub>0</sub>, L<sub>1 </sub>and L<sub>2</sub>. The resonant inductors L<sub>1 </sub>is series connected to CP<sub>1 </sub>and L<sub>2 </sub>is series connected to CN<sub>1</sub>, respectively. In most applications, L<sub>1 </sub>and L<sub>2 </sub>can be zero.</p><p id="p-0046" num="0000"><maths id="MATH-US-00001" num="00001"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>L</mi>      <mi>r</mi>     </msub>     <mo>=</mo>     <mrow>      <msub>       <mi>L</mi>       <mn>0</mn>      </msub>      <mo>+</mo>      <mfrac>       <mrow>        <msub>         <mi>L</mi>         <mn>1</mn>        </msub>        <mo>&#x2062;</mo>        <msub>         <mi>L</mi>         <mn>2</mn>        </msub>       </mrow>       <mrow>        <msub>         <mi>L</mi>         <mn>1</mn>        </msub>        <mo>+</mo>        <msub>         <mi>L</mi>         <mn>2</mn>        </msub>       </mrow>      </mfrac>     </mrow>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>2</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0047" num="0044">There are n (n=3, 5, 7, . . . ) stages in the RTBSC with one base stage and n&#x2212;1 extension stages. The base stage comprises two switches QP<sub>1</sub>, QN<sub>1 </sub>and the inductors L<sub>0</sub>, L<sub>1 </sub>and L<sub>2</sub>, while each extension stage comprises two switches and two capacitors. There are overall n switches QP<sub>i </sub>in the positive leg and n switches QN<sub>i </sub>in the negative leg. There are overall n&#x2212;1 capacitors CP<sub>i </sub>in the positive leg and n&#x2212;1 capacitors CN<sub>i </sub>in the negative leg.</p><p id="p-0048" num="0045"><figref idref="DRAWINGS">FIG. <b>8</b></figref> shows an example of the circuit of a Dickson RSCC. The switches Q<sub>1 </sub>(i=1, 2, 3, . . . , 2n) can be either transistors or diodes. The capacitors are C<sub>i </sub>(i=1, 2, 3, . . . , 2n&#x2212;2) and the inductors are L<sub>k </sub>(k=0, 1, 3, 5, . . . , 2n&#x2212;3) represents capacitors and inductors respectively.</p><p id="p-0049" num="0000"><maths id="MATH-US-00002" num="00002"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>C</mi>      <mi>r</mi>     </msub>     <mo>=</mo>     <mrow>      <msub>       <mi>C</mi>       <mn>1</mn>      </msub>      <mo>+</mo>      <msub>       <mi>C</mi>       <mn>3</mn>      </msub>      <mo>+</mo>      <mo>&#x2026;</mo>      <mo>+</mo>      <msub>       <mi>C</mi>       <mrow>        <mrow>         <mn>2</mn>         <mo>&#x2062;</mo>         <mi>n</mi>        </mrow>        <mo>-</mo>        <mn>2</mn>       </mrow>      </msub>     </mrow>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>3</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths><maths id="MATH-US-00002-2" num="00002.2"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>L</mi>      <mi>r</mi>     </msub>     <mo>=</mo>     <mrow>      <msub>       <mi>L</mi>       <mn>0</mn>      </msub>      <mo>+</mo>      <mfrac>       <mn>1</mn>       <mrow>        <mfrac>         <mn>1</mn>         <msub>          <mi>L</mi>          <mn>1</mn>         </msub>        </mfrac>        <mo>+</mo>        <mfrac>         <mn>1</mn>         <msub>          <mi>L</mi>          <mn>3</mn>         </msub>        </mfrac>        <mo>+</mo>        <mo>&#x2026;</mo>        <mo>+</mo>        <mfrac>         <mn>1</mn>         <msub>          <mi>L</mi>          <mrow>           <mrow>            <mn>2</mn>            <mo>&#x2062;</mo>            <mi>n</mi>           </mrow>           <mo>-</mo>           <mn>3</mn>          </mrow>         </msub>        </mfrac>       </mrow>      </mfrac>     </mrow>    </mrow>   </mtd>   <mtd>    <mpadded width="0em" lspace="0em" depth="-0.1ex" height="0.1ex">     <mrow>      <mo>(</mo>      <mn>4</mn>      <mo>)</mo>     </mrow>    </mpadded>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0050" num="0000">The inductance of L<sub>0 </sub>can be minimized or zero when all of the rest inductors have non-zero inductance. Vice versa, the inductance of L<sub>0 </sub>is non-zero when all of the rest inductors have minimized or zero inductance. There are n (n=2, 3, 4, . . . ) stages in the Dickson RSCC with one base stage and n&#x2212;1 extension stages. The base stage comprises two switches Q<sub>1</sub>, Q<sub>2 </sub>and one inductor L<sub>0</sub>, while each extension stage comprises two switches, two capacitors and one inductor. There are overall 2n switches and 2n&#x2212;2 capacitors, while the capacitor C<sub>2n-2 </sub>in the last stage can be eliminated due to the clamped dc voltage V<sub>HV</sub>.</p><p id="p-0051" num="0046"><figref idref="DRAWINGS">FIG. <b>9</b></figref> shows an example of the circuit of a series-parallel RSCC. The switches Q<sub>i </sub>(i=1, 2, 3, . . . , 3n&#x2212;2) can be either transistors or diodes, while C<sub>i </sub>and L<sub>i </sub>(i=1, 2, 3, . . . , n&#x2212;1) represent capacitors and inductors respectively.</p><p id="p-0052" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>r</sub><i>=C</i><sub>1</sub><i>=C</i><sub>2</sub><i>= . . . =C</i><sub>n-1</sub>&#x2003;&#x2003;(5)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0053" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>L</i><sub>r</sub><i>=L</i><sub>1</sub><i>=L</i><sub>2</sub><i>= . . . =L</i><sub>n-1 </sub>when<i>L</i><sub>0</sub>=0&#x2003;&#x2003;(6)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0054" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>L</i><sub>r</sub><i>=L</i><sub>0 </sub>when<i>L</i><sub>1</sub><i>=L</i><sub>2</sub><i>= . . . =L</i><sub>n-1</sub>=0&#x2003;&#x2003;(7)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0055" num="0000">The inductance of L<sub>0 </sub>can be zero when all of the rest inductors have non-zero inductance. Vice versa, the inductance of L<sub>0 </sub>is non-zero when all of the rest inductors have zero inductance. However, the resonant frequency in the charge process is different from the resonant frequency in the discharge process when the inductance of L<sub>0 </sub>is non-zero. There are n (n=2, 3, 4, . . . ) stages in the series-parallel RSCC with one base stage and n&#x2212;1 extension stages. The base stage comprises one inductor L<sub>0 </sub>and one switch Q<sub>1</sub>, while each extension stage comprises three switches, one capacitor and one inductor. There are overall 3n&#x2212;2 switches and n&#x2212;1 capacitors.</p><p id="p-0056" num="0047"><figref idref="DRAWINGS">FIG. <b>10</b></figref> shows an example of the circuit of a Fibonacci RSCC. The switches QA<sub>i </sub>(i=1, 2, 3, . . . , n), QB<sub>j</sub>, and QC<sub>j </sub>(j=1, 2, 3, . . . , n&#x2212;1) can be transistors or diodes, while C<sub>j </sub>and L<sub>j </sub>represents capacitors and inductors respectively.</p><p id="p-0057" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>C</i><sub>r</sub><i>=C</i><sub>1</sub><i>=C</i><sub>2</sub><i>= . . . =C</i><sub>n-1</sub>&#x2003;&#x2003;(8)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0058" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?><i>L</i><sub>r</sub><i>=L</i><sub>1</sub><i>=L</i><sub>2</sub><i>= . . . =L</i><sub>n-1</sub>&#x2003;&#x2003;(9)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0059" num="0000">There are n (n=2, 3, 4, . . . ) stages in the Fibonacci RSCC. Each stage comprises three switches, one capacitor and one inductor, while the last stage has only one switch QA<sub>n</sub>, There are overall 3n&#x2212;2 switches and n&#x2212;1 capacitors. The function of Fibonacci sequence is tabulated in table in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>.</p><p id="p-0060" num="0048">In <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>8</b>-<b>10</b></figref>, all the circuits can be simplified into the basic RSCC as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref> when n=2. In <figref idref="DRAWINGS">FIGS. <b>4</b>-<b>10</b></figref>, the capacitors C and inductors L that series connected are resonant capacitors and resonant inductors. The table of <figref idref="DRAWINGS">FIG. <b>11</b>A</figref> shows the function of the Fibonacci sequence. The operation states for all the above mentioned RSCC circuits (<figref idref="DRAWINGS">FIGS. <b>4</b>-<b>10</b></figref>) is defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>. The conducting switches are shown in the table for each of the operation states of the corresponding RSCC circuit. The other switches not given in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref> are non-conducting. The switches can be either transistors or diodes. When the switch Q is a transistor in the RSCC circuits, both positive and negative current flowing through the transistor can be regarded as conducting as shown in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0061" num="0049">In <figref idref="DRAWINGS">FIG. <b>11</b>C</figref>, the table shows the switching sequences for the RSCC circuits shown in <figref idref="DRAWINGS">FIGS. <b>4</b>, <b>5</b> and <b>8</b>-<b>10</b></figref> (to achieve full-range regulation) using the proposed switching methods A, B, C, D, E, F and G for step-down conversion. Methods A and B do not use the idle state, while methods C, D, E, F and G allow the idle state 5 with adjustable durations. Following the switching sequences of the above seven switching methods, the RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>8</b>-<b>10</b></figref> can achieve full-range regulation for all loads when stepping-down the voltage from V<sub>HV </sub>to V<sub>LV</sub>, while the RSCC in <figref idref="DRAWINGS">FIG. <b>5</b></figref> can obtain inverse polarity step-down voltage conversion from V<sub>1 </sub>to V<sub>2</sub>. The switching frequency is variable for switching methods A and B, while the switching frequency may be fixed or variable for switching methods C, D, E, F and G depending on the duration of idle state 5.</p><p id="p-0062" num="0050">The table of <figref idref="DRAWINGS">FIG. <b>11</b>D</figref> shows the switching sequences for all the above mentioned RSCC circuits of <figref idref="DRAWINGS">FIGS. <b>4</b>-<b>10</b></figref> (to achieve full-range regulation) using the proposed switching methods H, I, J, K, L, M and N. There is no idle state 5 in methods H and I, while the duration of idle state 5 is adjustable in methods J, K, L, M and N. Following the switching sequences of these seven switching methods, RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>6</b>-<b>10</b></figref> can achieve step-up voltage conversion from V<sub>LV </sub>to V<sub>HV</sub>, while the RSCC in <figref idref="DRAWINGS">FIG. <b>5</b></figref> can perform inverse polarity step-down voltage conversion from V<sub>2 </sub>to V<sub>1</sub>. The switching frequency is variable for switching methods H and I, while the switching frequency can be fixed or variable for switching methods J, K, L, M and N depending on the duration of the idle state 5.</p><p id="p-0063" num="0051">In the tables of <figref idref="DRAWINGS">FIGS. <b>11</b>C and <b>11</b>D</figref>, the number 1, 2, 3, 4 and 5 represents the operation state 1, 2, 3, 4 and 5, respectively. Here, the symbols (1) or (3) represent that the freewheeling state 1 or freewheeling state 3 is eliminated or minimized. In addition, the symbol [5] represents that the duration of idle state 5 can be adjusted to vary the switching frequency. Moreover, one of the idle states may be eliminated for method G and N.</p><p id="p-0064" num="0052">In order to display full-range regulation capability of RSCCs by proposed switching methods, the circuit parameters are defined as follows:</p><p id="p-0065" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?>Frequency Ratio:<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0066" num="0000"><maths id="MATH-US-00003" num="00003"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <mrow>      <mi>F</mi>      <mo>=</mo>      <mfrac>       <msub>        <mi>f</mi>        <mi>s</mi>       </msub>       <msub>        <mi>f</mi>        <mi>r</mi>       </msub>      </mfrac>     </mrow>     <mo>,</mo>     <mrow>      <mrow>       <mi>where</mi>       <mo>&#x2062;</mo>       <mtext>   </mtext>       <msub>        <mi>f</mi>        <mi>r</mi>       </msub>      </mrow>      <mo>=</mo>      <mfrac>       <mn>1</mn>       <mrow>        <mn>2</mn>        <mo>&#x2062;</mo>        <mi>&#x3c0;</mi>        <mo>&#x2062;</mo>        <msqrt>         <mrow>          <msub>           <mi>L</mi>           <mi>r</mi>          </msub>          <mo>&#x2062;</mo>          <msub>           <mi>C</mi>           <mi>r</mi>          </msub>         </mrow>        </msqrt>       </mrow>      </mfrac>     </mrow>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>10</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths><br/><?in-line-formulae description="In-line Formulae" end="lead"?>Characteristic impedance: <i>Z</i><sub>r</sub>=&#x221a;{square root over (<i>L</i><sub>r</sub><i>/C</i><sub>r</sub>)}&#x2003;&#x2003;(11)<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0067" num="0000"><br/><?in-line-formulae description="In-line Formulae" end="lead"?>Quality Factor:<?in-line-formulae description="In-line Formulae" end="tail"?></p><p id="p-0068" num="0000"><maths id="MATH-US-00004" num="00004"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <mi>Q</mi>     <mo>=</mo>     <mfrac>      <msub>       <mi>Z</mi>       <mi>r</mi>      </msub>      <msub>       <mi>R</mi>       <mi>L</mi>      </msub>     </mfrac>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>12</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0069" num="0000">Where f<sub>s </sub>and f<sub>r </sub>are switching frequency and resonant frequency. L<sub>r </sub>is the resonant inductance and C<sub>r </sub>is the resonant capacitance. and R<sub>L </sub>is the load resistance.</p><p id="p-0070" num="0053">The inverse polarity step-down voltage conversion ratio M<sub>1 </sub>for the RSCC in <figref idref="DRAWINGS">FIG. <b>5</b></figref> is defined as:</p><p id="p-0071" num="0000"><maths id="MATH-US-00005" num="00005"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <mrow>      <msub>       <mi>M</mi>       <mn>1</mn>      </msub>      <mo>=</mo>      <mfrac>       <msub>        <mi>V</mi>        <mn>2</mn>       </msub>       <msub>        <mi>V</mi>        <mn>1</mn>       </msub>      </mfrac>     </mrow>     <mo>,</mo>     <mrow>      <mi>when</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <msub>       <mi>V</mi>       <mn>1</mn>      </msub>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>is</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>input</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>voltage</mi>     </mrow>     <mo>,</mo>     <mi>and</mi>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>13</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths><maths id="MATH-US-00005-2" num="00005.2"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <mrow>      <msub>       <mi>M</mi>       <mn>1</mn>      </msub>      <mo>=</mo>      <mfrac>       <msub>        <mi>V</mi>        <mn>1</mn>       </msub>       <msub>        <mi>V</mi>        <mn>2</mn>       </msub>      </mfrac>     </mrow>     <mo>,</mo>     <mrow>      <mi>when</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <msub>       <mi>V</mi>       <mn>2</mn>      </msub>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>is</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>input</mi>      <mo>&#x2062;</mo>      <mtext>   </mtext>      <mi>voltage</mi>     </mrow>     <mo>,</mo>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>14</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0072" num="0000">where the range of M<sub>1 </sub>is 0 to &#x2212;1.</p><p id="p-0073" num="0054">The step-down voltage conversion ratio M<sub>2 </sub>for Dickson RSCCs, series-parallel RSCCs and Fibonacci RSCCs in <figref idref="DRAWINGS">FIGS. <b>8</b>-<b>10</b></figref> is defined as:</p><p id="p-0074" num="0000"><maths id="MATH-US-00006" num="00006"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>M</mi>      <mn>2</mn>     </msub>     <mo>=</mo>     <mfrac>      <msub>       <mi>V</mi>       <mi>LV</mi>      </msub>      <msub>       <mi>V</mi>       <mi>HV</mi>      </msub>     </mfrac>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>15</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0075" num="0000">where the range of M<sub>2 </sub>is 0 to the maximum voltage conversion ratio M<sub>2_max</sub>.</p><p id="p-0076" num="0000"><maths id="MATH-US-00007" num="00007"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>M</mi>      <mrow>       <mn>2</mn>       <mo>&#x2062;</mo>       <mrow>        <mo>_</mo>        <mo>&#x2062;</mo>        <mi>max</mi>       </mrow>      </mrow>     </msub>     <mo>=</mo>     <mrow>      <mo>{</mo>      <mtable>       <mtr>        <mtd>         <mfrac>          <mn>1</mn>          <mi>n</mi>         </mfrac>        </mtd>        <mtd>         <mtext>&#x2028;</mtext>        </mtd>       </mtr>       <mtr>        <mtd>         <mfrac>          <mn>1</mn>          <mrow>           <mi>f</mi>           <mo>&#x2061;</mo>           <mo>(</mo>           <mi>n</mi>           <mo>)</mo>          </mrow>         </mfrac>        </mtd>        <mtd>         <mrow>          <mi>Fibonacci</mi>          <mo>&#x2062;</mo>          <mtext>   </mtext>          <mi>RSCCs</mi>         </mrow>        </mtd>       </mtr>      </mtable>     </mrow>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>16</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0077" num="0055">The step-up voltage conversion ratio M<sub>3 </sub>for ladder RSCCs, RTBSCs, Dickson RSCCs, series-parallel RSCCs and Fibonacci RSCCs in <figref idref="DRAWINGS">FIGS. <b>6</b>-<b>10</b></figref> is defined as:</p><p id="p-0078" num="0000"><maths id="MATH-US-00008" num="00008"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>M</mi>      <mn>3</mn>     </msub>     <mo>=</mo>     <mfrac>      <msub>       <mi>V</mi>       <mi>HV</mi>      </msub>      <msub>       <mi>V</mi>       <mi>LV</mi>      </msub>     </mfrac>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>17</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0079" num="0000">where, the range of M<sub>3 </sub>is 1 to the maximum voltage conversion ratio M<sub>3_max</sub>.</p><p id="p-0080" num="0000"><maths id="MATH-US-00009" num="00009"><math overflow="scroll"> <mtable>  <mtr>   <mtd>    <mrow>     <msub>      <mi>M</mi>      <mrow>       <mn>3</mn>       <mo>&#x2062;</mo>       <mrow>        <mo>_</mo>        <mo>&#x2062;</mo>        <mi>max</mi>       </mrow>      </mrow>     </msub>     <mo>=</mo>     <mrow>      <mo>{</mo>      <mtable>       <mtr>        <mtd>         <mi>n</mi>        </mtd>        <mtd>         <mtext>&#x2028;</mtext>        </mtd>       </mtr>       <mtr>        <mtd>         <mrow>          <mi>f</mi>          <mo>&#x2061;</mo>          <mo>(</mo>          <mi>n</mi>          <mo>)</mo>         </mrow>        </mtd>        <mtd>         <mrow>          <mi>Fibonacci</mi>          <mo>&#x2062;</mo>          <mtext>   </mtext>          <mi>RSCCs</mi>         </mrow>        </mtd>       </mtr>      </mtable>     </mrow>    </mrow>   </mtd>   <mtd>    <mrow>     <mo>(</mo>     <mn>18</mn>     <mo>)</mo>    </mrow>   </mtd>  </mtr> </mtable></math></maths></p><p id="p-0081" num="0056"><figref idref="DRAWINGS">FIG. <b>12</b></figref> shows the voltage gain curves M<sub>1 </sub>and M<sub>2 </sub>for RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b>, <b>5</b> and <b>8</b>-<b>10</b></figref> by switching methods A and B. Full-range voltage regulation of M<sub>1 </sub>from 0 to &#x2212;1 is achieved for inverse polarity RSCC in <figref idref="DRAWINGS">FIG. <b>5</b></figref> regardless of load level. Full-range voltage regulation of M<sub>2 </sub>from 0 to M<sub>2_max </sub>is achieved for RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>8</b>-<b>10</b></figref> regardless of load level. Meanwhile, <figref idref="DRAWINGS">FIG. <b>12</b></figref> shows the voltage gain curves M<sub>1 </sub>and M<sub>3 </sub>for RSCCs for all the above mentioned RSCC circuits by switching methods H and I. Full-range voltage regulation of M<sub>1 </sub>from 0 to &#x2212;1 is achieved for inverse polarity RSCC in <figref idref="DRAWINGS">FIG. <b>5</b></figref> regardless of load level. Full-range voltage regulation of M<sub>3 </sub>from 1 to M<sub>3_max </sub>is achieved for RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>6</b>-<b>10</b></figref> regardless of load level.</p><p id="p-0082" num="0057">For illustration purpose, three Q levels in <figref idref="DRAWINGS">FIG. <b>12</b></figref> are listed representing three different loads, respectively, where Q is related to the load. In reality, Q level can be from 0 to infinity. According to equation (12), the greater Q represents the heavier load condition. As an example, the switching frequency is variable and the range of frequency ratio F is 1 to 2. The duty cycle D is adjusted according to the variation of frequency ratio F. Correspondingly, the full-range duty cycle adjustment can be achieved for all loads with D varied from 0 to 0.5.</p><p id="p-0083" num="0058"><figref idref="DRAWINGS">FIG. <b>13</b></figref> shows the voltage gain curves M<sub>1 </sub>and M<sub>2 </sub>for RSCCs in <figref idref="DRAWINGS">FIGS. <b>4</b>, <b>5</b> and <b>8</b>-<b>10</b></figref> by switching methods C, D, E, F and G. Meanwhile, <figref idref="DRAWINGS">FIG. <b>13</b></figref> shows the voltage gain curves M<sub>1 </sub>and M<sub>3 </sub>for RSCCs for all the above mentioned RSCC circuits by switching methods J, K, L, M and N. There are three Q levels in <figref idref="DRAWINGS">FIG. <b>13</b></figref> for three different loads, respectively. According to equation (12), the greater Q represents the heavier load condition.</p><p id="p-0084" num="0059">In <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the switching frequency is fixed at the resonant frequency (F=1) as an example. The proposed switching methods C, D, E, F, G, J, K, L, M and N allow RSCCs to operate above, equal and below the resonant frequency (F&#x3e;1, F=1 and F&#x3c;1) by adjusting the duration of idle state 5. As shown, the duty cycle is adjusted from 0 to 0.5 regardless of load level. Correspondingly, full-range voltage regulation can be achieved for all above mentioned RSCCs regardless of load level.</p><p id="p-0085" num="0060"><figref idref="DRAWINGS">FIG. <b>14</b></figref> shows the experiment result of a 3X ladder RSCC prototype using the proposed switching method H, when the RSCC operates at F=1.6 and D=0.2. The waveforms from top to bottom are the driving signal for switch Q<sub>1</sub>, input voltage, output voltage and the inductor current, respectively. As shown, the input voltage V<sub>LV</sub>=49.69V and the output voltage V<sub>HV</sub>=108.8V. The experimental voltage conversion ratio is 2.19 compared to the M<sub>3_max</sub>=3.</p><p id="p-0086" num="0061"><figref idref="DRAWINGS">FIG. <b>15</b></figref> shows the experiment result of a 3X ladder RSCC prototype by the proposed switching method J, when the RSCC operates at F=1, D=0.2. The waveforms from top to bottom are the driving signal for switch Q<sub>1</sub>, input voltage, output voltage and the inductor current. As shown, the input voltage V<sub>LV</sub>=49.65V and the output voltage V<sub>HV</sub>=120.2V. The experimental voltage conversion ratio is 2.42 compared to the M<sub>3_max</sub>=3.</p><p id="p-0087" num="0062">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 1, state 4 and state 3, where state 3 can be eliminated or minimized by the proposed switching method A. The conducting switches during the state 2, state 1, state 4 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0088" num="0063">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 1, state 4 and state 3, where state 1 can be eliminated or minimized by the proposed switching method B. The conducting switches during the state 2, state 1, state 4 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0089" num="0064">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 1, state 4 and state 5, where the duration of state 5 can be adjusted by the proposed switching method C. The conducting switches during the state 2, state 1, state 4 and state 5 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0090" num="0065">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 5, state 4 and state 3, where the duration of state 5 can be adjusted by the proposed switching method D. The conducting switches during the state 2, state 5, state 4 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0091" num="0066">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 1, state 5 and state 4, where the duration of state 5 can be adjusted by the proposed switching method E. The conducting switches during the state 2, state 1, state 5 and state 4 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0092" num="0067">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 4, state 3 and state 5, where the duration of state 5 can be adjusted by the proposed switching method F. The conducting switches during the state 2, state 4, state 3 and state 5 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0093" num="0068">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 2, state 1, state 5, state 4, state 3 and state 5, where the duration of state 5 can be adjusted by the proposed switching method G. In addition, one of the idle states 5 can be eliminated by the method G. The conducting switches during the state 2, state 1, state 5, state 4 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0094" num="0069">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 1, state 2 and state 3, where state 3 can be eliminated or minimized by the proposed switching method H. The conducting switches during the state 4, state 1, state 2 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0095" num="0070">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 1, state 2 and state 3, where state 1 can be eliminated or minimized by the proposed switching method I. The conducting switches during the state 4, state 1, state 2 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0096" num="0071">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 1, state 2 and state 5, where the duration of state 5 can be adjusted by the proposed switching method J. The conducting switches during the state 4, state 1, state 2 and state 5 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0097" num="0072">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 5, state 2 and state 3, where the duration of state 5 can be adjusted by the proposed switching method K. The conducting switches during the state 4, state 5, state 2 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0098" num="0073">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 1, state 5 and state 2, where the duration of state 5 can be adjusted by the proposed switching method L. The conducting switches during the state 4, state 1, state 5 and state 2 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0099" num="0074">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 2, state 3 and state 5, where the duration of state 5 can be adjusted by the proposed switching method M. The conducting switches during the state 4, state 2, state 3 and state 5 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0100" num="0075">In various aspects, a switching method to achieve full-range regulation for RSCCs can comprise a switching sequence where each switching cycle is formed by a switching sequence of state 4, state 1, state 5, state 2, state 3 and state 5, where the duration of state 5 can be adjusted by the proposed switching method N. In addition, one of the idle states 5 can be eliminated by the method N. The conducting switches during the state 4, state 1, state 5, state 2 and state 3 are defined in the table of <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>.</p><p id="p-0101" num="0076">It should be emphasized that the above-described embodiments of the present disclosure are merely possible examples of implementations set forth for a clear understanding of the principles of the disclosure. Many variations and modifications may be made to the above-described embodiment(s) without departing substantially from the spirit and principles of the disclosure. All such modifications and variations are intended to be included herein within the scope of this disclosure and protected by the following claims.</p><p id="p-0102" num="0077">The term &#x201c;substantially&#x201d; is meant to permit deviations from the descriptive term that don't negatively impact the intended purpose. Descriptive terms are implicitly understood to be modified by the word substantially, even if the term is not explicitly modified by the word substantially.</p><p id="p-0103" num="0078">It should be noted that ratios, concentrations, amounts, and other numerical data may be expressed herein in a range format. It is to be understood that such a range format is used for convenience and brevity, and thus, should be interpreted in a flexible manner to include not only the numerical values explicitly recited as the limits of the range, but also to include all the individual numerical values or sub-ranges encompassed within that range as if each numerical value and sub-range is explicitly recited. To illustrate, a concentration range of &#x201c;about 0.1% to about 5%&#x201d; should be interpreted to include not only the explicitly recited concentration of about 0.1 wt % to about 5 wt %, but also include individual concentrations (e.g., 1%, 2%, 3%, and 4%) and the sub-ranges (e.g., 0.5%, 1.1%, 2.2%, 3.3%, and 4.4%) within the indicated range. The term &#x201c;about&#x201d; can include traditional rounding according to significant figures of numerical values. In addition, the phrase &#x201c;about &#x2018;x&#x2019; to &#x2018;y&#x2019;&#x201d; includes &#x201c;about &#x2018;x&#x2019; to about &#x2018;y&#x2019;&#x201d;.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-math idrefs="MATH-US-00001" nb-file="US20230006548A1-20230105-M00001.NB"><img id="EMI-M00001" he="5.67mm" wi="76.20mm" file="US20230006548A1-20230105-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00002 MATH-US-00002-2" nb-file="US20230006548A1-20230105-M00002.NB"><img id="EMI-M00002" he="13.72mm" wi="76.20mm" file="US20230006548A1-20230105-M00002.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00003" nb-file="US20230006548A1-20230105-M00003.NB"><img id="EMI-M00003" he="6.69mm" wi="76.20mm" file="US20230006548A1-20230105-M00003.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00004" nb-file="US20230006548A1-20230105-M00004.NB"><img id="EMI-M00004" he="5.67mm" wi="76.20mm" file="US20230006548A1-20230105-M00004.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00005 MATH-US-00005-2" nb-file="US20230006548A1-20230105-M00005.NB"><img id="EMI-M00005" he="12.70mm" wi="76.20mm" file="US20230006548A1-20230105-M00005.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00006" nb-file="US20230006548A1-20230105-M00006.NB"><img id="EMI-M00006" he="6.01mm" wi="76.20mm" file="US20230006548A1-20230105-M00006.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00007" nb-file="US20230006548A1-20230105-M00007.NB"><img id="EMI-M00007" he="12.36mm" wi="76.20mm" file="US20230006548A1-20230105-M00007.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00008" nb-file="US20230006548A1-20230105-M00008.NB"><img id="EMI-M00008" he="6.01mm" wi="76.20mm" file="US20230006548A1-20230105-M00008.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><us-math idrefs="MATH-US-00009" nb-file="US20230006548A1-20230105-M00009.NB"><img id="EMI-M00009" he="5.67mm" wi="76.20mm" file="US20230006548A1-20230105-M00009.TIF" alt="embedded image " img-content="math" img-format="tif"/></us-math><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for switching a resonant switched-capacitor converter (RSCC), comprising:<claim-text>operating switches of the RSCC in a repeated asymmetric sequence of switching states per switching cycle, the repeated asymmetric sequence of switching states comprising at least three switching states selected from a group consisting of five defined switching states, the five defined switching states including an idle state.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>or an inverse polarity RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-down conversion the repeated asymmetric sequence of switching states comprises states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-down conversion the repeated asymmetric sequence of switching states comprises states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q1 and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-down conversion the repeated asymmetric sequence of switching states comprises states 2, 1 and 4 or states 2, 4 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and<claim-text>Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-down conversion the repeated asymmetric sequence of switching states comprises states 2, 1 and 4 or states 2, 4 and 3, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the repeated asymmetric sequence of switching states consists of states 2, 1, 4 and 3, or states 2, 1, 4 and 5, or states 2, 5, 4 and 3, or states 2, 1, 5 and 4, or states 2, 4, 3 and 5, where state 5 is the idle state.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-up conversion the repeated asymmetric sequence of switching states comprises states 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage ladder RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1 or an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-up conversion the repeated asymmetric sequence of switching states comprises 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q1 and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage resonant two-switch boosting switched-capacitor converter (RTBSC) comprising switches QP<sub>i </sub>and QN<sub>i </sub>where i=1, 2, 3, . . . , n with n=3, 5, 7, . . . , and for step-up conversion the repeated asymmetric sequence of switching states comprises 4, 1 and 2 or states 4, 2 and 3, where switches QP<sub>1</sub>, and QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 1, switches QP<sub>1</sub>, QP<sub>3</sub>, . . . and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 2, switches QP<sub>3</sub>, QP<sub>5</sub>, . . . and QN<sub>1 </sub>and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 3, and switches QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>1 </sub>and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 4.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-up conversion the repeated asymmetric sequence of switching states comprises 4, 1 and 2 or states 4, 2 and 3, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-n </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the RSCC is an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-up conversion the repeated asymmetric sequence of switching states comprises 4, 1 and 2 or states 4, 2 and 3, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the repeated asymmetric sequence of switching states consists of states 4, 1, 2 and 3, or states 4, 1, 2 and 5, or states 4, 5, 2 and 3, or states 4, 1, 5 and 2, or states 4, 2, 3 and 5, where state 5 is the idle state.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. A method for switching a resonant switched-capacitor converter (RSCC), comprising:<claim-text>operating switches of the RSCC in a repeated sequence of switching states per switching cycle, the repeated sequence of switching states comprising six switching states selected from a group consisting of five defined switching states, where at least one of the five defined switching states occurs twice in the six switching states and the five defined switching states includes an idle state.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>z</sub>, Q<sub>3 </sub>and Q<sub>4 </sub>or an inverse polarity RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-down conversion the repeated sequence of switching states comprises states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and step-down conversion the repeated sequence of switching states comprises states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q1 and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-down conversion the repeated sequence of switching states comprises states 2, 1, 5, 4, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-3 </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-down conversion the repeated sequence of switching states comprises states 2, 1, 5, 4, 3 and 5, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is a basic RSCC comprising switches Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3 </sub>and Q<sub>4</sub>, and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3 </sub>are ON in State 1, switches Q<sub>2 </sub>and Q<sub>4 </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4 </sub>are ON in State 3, and switches Q<sub>1 </sub>and Q<sub>3 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage ladder RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1 or an n-stage Dickson RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 2n with n&#x3e;1, and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 1, switches Q<sub>2</sub>, . . . , Q<sub>2n </sub>are ON in State 2, switches Q<sub>1 </sub>and Q<sub>4</sub>, . . . , Q<sub>2n </sub>are ON in State 3, and switches Q<sub>1</sub>, . . . , Q<sub>2n-1 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage resonant two-switch boosting switched-capacitor converter (RTBSC) comprising switches QP<sub>i </sub>and QN<sub>i </sub>where i=1, 2, 3, . . . , n with n=3, 5, 7, . . . , and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches QP<sub>1</sub>, and QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 1, switches QP<sub>1</sub>, QP<sub>3</sub>, . . . and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 2, switches QP<sub>3</sub>, QP<sub>5</sub>, . . . and QN<sub>1 </sub>and QN<sub>2</sub>, QN<sub>4</sub>, . . . are ON in State 3, and switches QP<sub>2</sub>, QP<sub>4</sub>, . . . and QN<sub>1 </sub>and QN<sub>3</sub>, QN<sub>5</sub>, . . . are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage series-parallel RSCC comprising switches Q<sub>i </sub>where i=1, 2, 3, . . . , 3n&#x2212;2 with n&#x3e;2, and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches Q<sub>2 </sub>and Q<sub>3</sub>, . . . , Q<sub>3n-n </sub>are ON in State 1, switches Q<sub>2</sub>, Q<sub>4 </sub>and Q<sub>6</sub>, . . . , Q<sub>3n-3 </sub>are ON in State 2, switches Q<sub>1</sub>, Q<sub>4 </sub>and Q<sub>5</sub>, . . . , Q<sub>3N-4 </sub>are ON in State 3, and switches Q<sub>1</sub>, Q<sub>3</sub>, Q<sub>5</sub>, . . . , Q<sub>3n-4 </sub>and Q<sub>7</sub>, . . . , Q<sub>3n-2 </sub>are ON in State 4, and the switches are idle in State 5.</claim-text></claim><claim id="CLM-00022" num="00022"><claim-text><b>22</b>. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the RSCC is an n-stage Fibonacci RSCC comprising switches QA<sub>i</sub>, QB<sub>j </sub>and QC<sub>j </sub>where i=1, 2, 3, . . . , n and j=1, 2, . . . , n&#x2212;1 with n&#x3e;3, and for step-up conversion the repeated sequence of switching states comprises states 4, 1, 5, 2, 3 and 5, where switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 1, switches QA<sub>2</sub>, QA<sub>4</sub>, . . . , QB<sub>1</sub>, QB<sub>3</sub>, . . . , and QC<sub>2</sub>, QC<sub>4</sub>, . . . are ON in State 2, switches QA<sub>2</sub>, QA<sub>3</sub>, QA<sub>4</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 3, and switches QA<sub>1</sub>, QA<sub>3</sub>, . . . , QB<sub>2</sub>, QB<sub>4</sub>, . . . , and QC<sub>1</sub>, QC<sub>3</sub>, . . . are ON in State 4, and the switches are idle in State 5.</claim-text></claim></claims></us-patent-application>