{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 01:00:51 2011 " "Info: Processing started: Tue Jun 21 01:00:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU16 -c CPU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU16 " "Info: Found entity 1: CPU16" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(285) " "Error (10161): Verilog HDL error at CPU16.v(285): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 285 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(287) " "Error (10161): Verilog HDL error at CPU16.v(287): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 287 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(289) " "Error (10161): Verilog HDL error at CPU16.v(289): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 289 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(291) " "Error (10161): Verilog HDL error at CPU16.v(291): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 291 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(299) " "Error (10161): Verilog HDL error at CPU16.v(299): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 299 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(301) " "Error (10161): Verilog HDL error at CPU16.v(301): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 301 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(303) " "Error (10161): Verilog HDL error at CPU16.v(303): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 303 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "io CPU16.v(305) " "Error (10161): Verilog HDL error at CPU16.v(305): object \"io\" is not declared" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 305 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Error: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 21 01:00:52 2011 " "Error: Processing ended: Tue Jun 21 01:00:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
