$date
	Thu Oct 30 19:45:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module immgen_tb $end
$var wire 32 ! immext [31:0] $end
$var reg 3 " immsrc [2:0] $end
$var reg 32 # inst [31:0] $end
$scope module uut $end
$var wire 3 $ immsrc [2:0] $end
$var wire 32 % inst [31:0] $end
$var wire 32 & imm_U [31:0] $end
$var wire 32 ' imm_S [31:0] $end
$var wire 32 ( imm_J [31:0] $end
$var wire 32 ) imm_I [31:0] $end
$var wire 32 * imm_B [31:0] $end
$var reg 32 + immext [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 +
b100000000100 *
b11 )
b100000000010 (
b101 '
b1100000000000000000000 &
b1100000000001010010011 %
b0 $
b1100000000001010010011 #
b0 "
b11 !
$end
#10
b100 !
b100 +
b10100 )
b100 '
b100 *
b1010000010010000000000000 &
b10010000000010100 (
b1 "
b1 $
b1010000010010001000100011 #
b1010000010010001000100011 %
#20
b11111111111111111111111111110100 !
b11111111111111111111111111110100 +
b11111111111111111111111111100110 )
b11111111111111111111111111110101 '
b11111111111111111111111111110100 *
b11111110011000010000000000000000 &
b11111111111100010000011111100110 (
b101 "
b101 $
b11111110011000010000101011100011 #
b11111110011000010000101011100011 %
#30
b10010001101000101000000000000 !
b10010001101000101000000000000 +
b100100011 )
b100100001 '
b100100100000 *
b10010001101000101000000000000 &
b1000101100100100010 (
b10 "
b10 $
b10010001101000101000010110111 #
b10010001101000101000010110111 %
#40
b111110100 !
b111110100 +
b111110100 )
b111100001 '
b100111100000 *
b11111010000000000000000000000 &
b111110100 (
b11 "
b11 $
b11111010000000000000011101111 #
b11111010000000000000011101111 %
#50
