// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_97 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read23_reg_1317;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read23_reg_1317_pp0_iter1_reg;
reg   [17:0] p_read23_reg_1317_pp0_iter2_reg;
wire   [0:0] icmp_ln86_fu_322_p2;
reg   [0:0] icmp_ln86_reg_1324;
reg   [0:0] icmp_ln86_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1324_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1324_pp0_iter3_reg;
wire   [0:0] icmp_ln86_61_fu_328_p2;
reg   [0:0] icmp_ln86_61_reg_1333;
reg   [0:0] icmp_ln86_61_reg_1333_pp0_iter1_reg;
wire   [0:0] icmp_ln86_62_fu_334_p2;
reg   [0:0] icmp_ln86_62_reg_1339;
wire   [0:0] icmp_ln86_63_fu_340_p2;
reg   [0:0] icmp_ln86_63_reg_1345;
reg   [0:0] icmp_ln86_63_reg_1345_pp0_iter1_reg;
wire   [0:0] icmp_ln86_64_fu_346_p2;
reg   [0:0] icmp_ln86_64_reg_1351;
reg   [0:0] icmp_ln86_64_reg_1351_pp0_iter1_reg;
wire   [0:0] icmp_ln86_65_fu_352_p2;
reg   [0:0] icmp_ln86_65_reg_1357;
reg   [0:0] icmp_ln86_65_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_65_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_65_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_66_fu_358_p2;
reg   [0:0] icmp_ln86_66_reg_1363;
reg   [0:0] icmp_ln86_66_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_66_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_66_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_66_reg_1363_pp0_iter4_reg;
wire   [0:0] icmp_ln86_67_fu_364_p2;
reg   [0:0] icmp_ln86_67_reg_1369;
reg   [0:0] icmp_ln86_67_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_68_fu_370_p2;
reg   [0:0] icmp_ln86_68_reg_1375;
reg   [0:0] icmp_ln86_68_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_68_reg_1375_pp0_iter2_reg;
wire   [0:0] icmp_ln86_69_fu_376_p2;
reg   [0:0] icmp_ln86_69_reg_1381;
reg   [0:0] icmp_ln86_69_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_69_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_69_reg_1381_pp0_iter3_reg;
wire   [0:0] icmp_ln86_70_fu_382_p2;
reg   [0:0] icmp_ln86_70_reg_1387;
reg   [0:0] icmp_ln86_70_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_70_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_70_reg_1387_pp0_iter3_reg;
wire   [0:0] icmp_ln86_71_fu_398_p2;
reg   [0:0] icmp_ln86_71_reg_1393;
reg   [0:0] icmp_ln86_71_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_71_reg_1393_pp0_iter2_reg;
reg   [0:0] icmp_ln86_71_reg_1393_pp0_iter3_reg;
reg   [0:0] icmp_ln86_71_reg_1393_pp0_iter4_reg;
wire   [0:0] icmp_ln86_72_fu_404_p2;
reg   [0:0] icmp_ln86_72_reg_1400;
reg   [0:0] icmp_ln86_72_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_72_reg_1400_pp0_iter2_reg;
reg   [0:0] icmp_ln86_72_reg_1400_pp0_iter3_reg;
reg   [0:0] icmp_ln86_72_reg_1400_pp0_iter4_reg;
wire   [0:0] icmp_ln86_73_fu_410_p2;
reg   [0:0] icmp_ln86_73_reg_1406;
reg   [0:0] icmp_ln86_73_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_73_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_73_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln86_73_reg_1406_pp0_iter4_reg;
reg   [0:0] icmp_ln86_73_reg_1406_pp0_iter5_reg;
wire   [0:0] icmp_ln86_74_fu_416_p2;
reg   [0:0] icmp_ln86_74_reg_1412;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter3_reg;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter4_reg;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter5_reg;
reg   [0:0] icmp_ln86_74_reg_1412_pp0_iter6_reg;
wire   [0:0] icmp_ln86_75_fu_422_p2;
reg   [0:0] icmp_ln86_75_reg_1418;
reg   [0:0] icmp_ln86_75_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_76_fu_428_p2;
reg   [0:0] icmp_ln86_76_reg_1423;
reg   [0:0] icmp_ln86_76_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_77_fu_434_p2;
reg   [0:0] icmp_ln86_77_reg_1428;
reg   [0:0] icmp_ln86_77_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_77_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_79_fu_440_p2;
reg   [0:0] icmp_ln86_79_reg_1433;
reg   [0:0] icmp_ln86_79_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_79_reg_1433_pp0_iter2_reg;
reg   [0:0] icmp_ln86_79_reg_1433_pp0_iter3_reg;
wire   [0:0] icmp_ln86_80_fu_446_p2;
reg   [0:0] icmp_ln86_80_reg_1438;
reg   [0:0] icmp_ln86_80_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_80_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_80_reg_1438_pp0_iter3_reg;
wire   [0:0] icmp_ln86_81_fu_452_p2;
reg   [0:0] icmp_ln86_81_reg_1443;
reg   [0:0] icmp_ln86_81_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_81_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_81_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_83_fu_458_p2;
reg   [0:0] icmp_ln86_83_reg_1448;
reg   [0:0] icmp_ln86_83_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_83_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_83_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_83_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_84_fu_464_p2;
reg   [0:0] icmp_ln86_84_reg_1453;
reg   [0:0] icmp_ln86_84_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_84_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_84_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_84_reg_1453_pp0_iter4_reg;
wire   [0:0] icmp_ln86_85_fu_470_p2;
reg   [0:0] icmp_ln86_85_reg_1458;
reg   [0:0] icmp_ln86_85_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_85_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_85_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_85_reg_1458_pp0_iter4_reg;
reg   [0:0] icmp_ln86_85_reg_1458_pp0_iter5_reg;
wire   [0:0] icmp_ln86_86_fu_476_p2;
reg   [0:0] icmp_ln86_86_reg_1463;
reg   [0:0] icmp_ln86_86_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_86_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_86_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_86_reg_1463_pp0_iter4_reg;
reg   [0:0] icmp_ln86_86_reg_1463_pp0_iter5_reg;
wire   [0:0] icmp_ln86_87_fu_482_p2;
reg   [0:0] icmp_ln86_87_reg_1468;
reg   [0:0] icmp_ln86_87_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_87_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_87_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_87_reg_1468_pp0_iter4_reg;
reg   [0:0] icmp_ln86_87_reg_1468_pp0_iter5_reg;
wire   [0:0] icmp_ln86_88_fu_488_p2;
reg   [0:0] icmp_ln86_88_reg_1473;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter5_reg;
reg   [0:0] icmp_ln86_88_reg_1473_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_494_p2;
reg   [0:0] xor_ln104_reg_1478;
wire   [0:0] and_ln102_fu_500_p2;
reg   [0:0] and_ln102_reg_1484;
reg   [0:0] and_ln102_reg_1484_pp0_iter2_reg;
wire   [0:0] and_ln102_75_fu_504_p2;
reg   [0:0] and_ln102_75_reg_1490;
reg   [0:0] and_ln102_75_reg_1490_pp0_iter2_reg;
reg   [0:0] and_ln102_75_reg_1490_pp0_iter3_reg;
wire   [0:0] and_ln104_11_fu_513_p2;
reg   [0:0] and_ln104_11_reg_1496;
reg   [0:0] and_ln104_11_reg_1496_pp0_iter2_reg;
reg   [0:0] and_ln104_11_reg_1496_pp0_iter3_reg;
reg   [0:0] and_ln104_11_reg_1496_pp0_iter4_reg;
wire   [0:0] and_ln102_76_fu_518_p2;
reg   [0:0] and_ln102_76_reg_1502;
wire   [0:0] and_ln102_78_fu_523_p2;
reg   [0:0] and_ln102_78_reg_1508;
reg   [0:0] and_ln102_78_reg_1508_pp0_iter2_reg;
reg   [0:0] and_ln102_78_reg_1508_pp0_iter3_reg;
reg   [0:0] and_ln102_78_reg_1508_pp0_iter4_reg;
wire   [0:0] and_ln102_80_fu_528_p2;
reg   [0:0] and_ln102_80_reg_1515;
wire   [0:0] and_ln104_16_fu_538_p2;
reg   [0:0] and_ln104_16_reg_1521;
reg   [0:0] and_ln104_16_reg_1521_pp0_iter2_reg;
reg   [0:0] and_ln104_16_reg_1521_pp0_iter3_reg;
wire   [0:0] icmp_ln86_78_fu_544_p2;
reg   [0:0] icmp_ln86_78_reg_1530;
wire   [0:0] and_ln104_12_fu_564_p2;
reg   [0:0] and_ln104_12_reg_1535;
wire   [0:0] and_ln102_77_fu_569_p2;
reg   [0:0] and_ln102_77_reg_1540;
reg   [0:0] and_ln102_77_reg_1540_pp0_iter3_reg;
wire   [0:0] and_ln104_13_fu_579_p2;
reg   [0:0] and_ln104_13_reg_1547;
reg   [0:0] and_ln104_13_reg_1547_pp0_iter3_reg;
wire   [0:0] and_ln102_81_fu_590_p2;
reg   [0:0] and_ln102_81_reg_1553;
wire   [0:0] or_ln117_54_fu_658_p2;
reg   [0:0] or_ln117_54_reg_1558;
wire   [2:0] select_ln117_61_fu_670_p3;
reg   [2:0] select_ln117_61_reg_1563;
wire   [0:0] or_ln117_56_fu_678_p2;
reg   [0:0] or_ln117_56_reg_1568;
wire   [0:0] icmp_ln86_82_fu_691_p2;
reg   [0:0] icmp_ln86_82_reg_1574;
reg   [0:0] icmp_ln86_82_reg_1574_pp0_iter4_reg;
wire   [0:0] and_ln102_83_fu_705_p2;
reg   [0:0] and_ln102_83_reg_1579;
wire   [0:0] or_ln117_60_fu_783_p2;
reg   [0:0] or_ln117_60_reg_1585;
wire   [3:0] select_ln117_67_fu_797_p3;
reg   [3:0] select_ln117_67_reg_1590;
wire   [0:0] or_ln117_62_fu_805_p2;
reg   [0:0] or_ln117_62_reg_1595;
wire   [0:0] and_ln104_14_fu_815_p2;
reg   [0:0] and_ln104_14_reg_1602;
wire   [0:0] and_ln102_84_fu_830_p2;
reg   [0:0] and_ln102_84_reg_1607;
wire   [0:0] or_ln117_66_fu_913_p2;
reg   [0:0] or_ln117_66_reg_1613;
wire   [4:0] select_ln117_73_fu_925_p3;
reg   [4:0] select_ln117_73_reg_1618;
wire   [0:0] or_ln117_68_fu_933_p2;
reg   [0:0] or_ln117_68_reg_1623;
wire   [0:0] or_ln117_72_fu_937_p2;
reg   [0:0] or_ln117_72_reg_1630;
reg   [0:0] or_ln117_72_reg_1630_pp0_iter5_reg;
wire   [0:0] and_ln102_79_fu_941_p2;
reg   [0:0] and_ln102_79_reg_1638;
wire   [0:0] and_ln104_15_fu_950_p2;
reg   [0:0] and_ln104_15_reg_1644;
reg   [0:0] and_ln104_15_reg_1644_pp0_iter6_reg;
wire   [0:0] and_ln102_85_fu_960_p2;
reg   [0:0] and_ln102_85_reg_1650;
wire   [4:0] select_ln117_79_fu_1046_p3;
reg   [4:0] select_ln117_79_reg_1655;
wire   [0:0] or_ln117_74_fu_1053_p2;
reg   [0:0] or_ln117_74_reg_1660;
wire   [0:0] or_ln117_78_fu_1136_p2;
reg   [0:0] or_ln117_78_reg_1666;
wire   [4:0] select_ln117_85_fu_1150_p3;
reg   [4:0] select_ln117_85_reg_1671;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_388_p4;
wire   [0:0] xor_ln104_30_fu_508_p2;
wire   [0:0] xor_ln104_39_fu_533_p2;
wire   [0:0] xor_ln104_29_fu_549_p2;
wire   [0:0] xor_ln104_31_fu_559_p2;
wire   [0:0] and_ln104_fu_554_p2;
wire   [0:0] xor_ln104_32_fu_574_p2;
wire   [0:0] xor_ln104_35_fu_585_p2;
wire   [0:0] and_ln102_88_fu_599_p2;
wire   [0:0] and_ln102_87_fu_595_p2;
wire   [0:0] xor_ln117_fu_614_p2;
wire   [0:0] or_ln117_51_fu_619_p2;
wire   [0:0] or_ln117_fu_609_p2;
wire   [1:0] zext_ln117_fu_624_p1;
wire   [0:0] or_ln117_52_fu_628_p2;
wire   [0:0] and_ln102_89_fu_604_p2;
wire   [1:0] select_ln117_fu_632_p3;
wire   [1:0] select_ln117_59_fu_646_p3;
wire   [0:0] or_ln117_53_fu_640_p2;
wire   [2:0] zext_ln117_7_fu_654_p1;
wire   [2:0] select_ln117_60_fu_662_p3;
wire   [0:0] xor_ln104_36_fu_696_p2;
wire   [0:0] and_ln102_91_fu_713_p2;
wire   [0:0] tmp_1_fu_684_p3;
wire   [0:0] and_ln102_82_fu_701_p2;
wire   [0:0] and_ln102_90_fu_709_p2;
wire   [0:0] or_ln117_55_fu_729_p2;
wire   [0:0] and_ln102_92_fu_718_p2;
wire   [2:0] select_ln117_62_fu_734_p3;
wire   [2:0] select_ln117_63_fu_746_p3;
wire   [0:0] or_ln117_57_fu_741_p2;
wire   [3:0] zext_ln117_8_fu_753_p1;
wire   [0:0] or_ln117_58_fu_757_p2;
wire   [0:0] and_ln102_93_fu_723_p2;
wire   [3:0] select_ln117_64_fu_761_p3;
wire   [0:0] or_ln117_59_fu_769_p2;
wire   [3:0] select_ln117_65_fu_775_p3;
wire   [3:0] select_ln117_66_fu_789_p3;
wire   [0:0] xor_ln104_33_fu_810_p2;
wire   [0:0] xor_ln104_37_fu_820_p2;
wire   [0:0] and_ln102_94_fu_835_p2;
wire   [0:0] xor_ln104_38_fu_825_p2;
wire   [0:0] and_ln102_97_fu_849_p2;
wire   [0:0] and_ln102_95_fu_840_p2;
wire   [0:0] or_ln117_61_fu_859_p2;
wire   [0:0] and_ln102_96_fu_845_p2;
wire   [3:0] select_ln117_68_fu_864_p3;
wire   [0:0] or_ln117_63_fu_871_p2;
wire   [3:0] select_ln117_69_fu_876_p3;
wire   [0:0] or_ln117_64_fu_883_p2;
wire   [0:0] and_ln102_98_fu_854_p2;
wire   [3:0] select_ln117_70_fu_887_p3;
wire   [3:0] select_ln117_71_fu_901_p3;
wire   [0:0] or_ln117_65_fu_895_p2;
wire   [4:0] zext_ln117_9_fu_909_p1;
wire   [4:0] select_ln117_72_fu_917_p3;
wire   [0:0] xor_ln104_34_fu_945_p2;
wire   [0:0] and_ln102_99_fu_965_p2;
wire   [0:0] xor_ln104_40_fu_955_p2;
wire   [0:0] and_ln102_102_fu_978_p2;
wire   [0:0] and_ln102_100_fu_969_p2;
wire   [0:0] or_ln117_67_fu_988_p2;
wire   [0:0] and_ln102_101_fu_974_p2;
wire   [4:0] select_ln117_74_fu_993_p3;
wire   [0:0] or_ln117_69_fu_1000_p2;
wire   [4:0] select_ln117_75_fu_1005_p3;
wire   [0:0] or_ln117_70_fu_1012_p2;
wire   [0:0] and_ln102_103_fu_983_p2;
wire   [4:0] select_ln117_76_fu_1016_p3;
wire   [0:0] or_ln117_71_fu_1024_p2;
wire   [4:0] select_ln117_77_fu_1030_p3;
wire   [4:0] select_ln117_78_fu_1038_p3;
wire   [0:0] xor_ln104_41_fu_1058_p2;
wire   [0:0] and_ln102_105_fu_1071_p2;
wire   [0:0] and_ln102_86_fu_1063_p2;
wire   [0:0] and_ln102_104_fu_1067_p2;
wire   [0:0] or_ln117_73_fu_1086_p2;
wire   [0:0] and_ln102_106_fu_1076_p2;
wire   [4:0] select_ln117_80_fu_1091_p3;
wire   [0:0] or_ln117_75_fu_1098_p2;
wire   [4:0] select_ln117_81_fu_1103_p3;
wire   [0:0] or_ln117_76_fu_1110_p2;
wire   [0:0] and_ln102_107_fu_1081_p2;
wire   [4:0] select_ln117_82_fu_1114_p3;
wire   [0:0] or_ln117_77_fu_1122_p2;
wire   [4:0] select_ln117_83_fu_1128_p3;
wire   [4:0] select_ln117_84_fu_1142_p3;
wire   [0:0] xor_ln104_42_fu_1158_p2;
wire   [0:0] and_ln102_108_fu_1163_p2;
wire   [0:0] and_ln102_109_fu_1168_p2;
wire   [0:0] or_ln117_79_fu_1173_p2;
wire   [11:0] agg_result_fu_1185_p63;
wire   [4:0] agg_result_fu_1185_p64;
wire   [11:0] agg_result_fu_1185_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] agg_result_fu_1185_p1;
wire   [4:0] agg_result_fu_1185_p3;
wire   [4:0] agg_result_fu_1185_p5;
wire   [4:0] agg_result_fu_1185_p7;
wire   [4:0] agg_result_fu_1185_p9;
wire   [4:0] agg_result_fu_1185_p11;
wire   [4:0] agg_result_fu_1185_p13;
wire   [4:0] agg_result_fu_1185_p15;
wire   [4:0] agg_result_fu_1185_p17;
wire   [4:0] agg_result_fu_1185_p19;
wire   [4:0] agg_result_fu_1185_p21;
wire   [4:0] agg_result_fu_1185_p23;
wire   [4:0] agg_result_fu_1185_p25;
wire   [4:0] agg_result_fu_1185_p27;
wire   [4:0] agg_result_fu_1185_p29;
wire   [4:0] agg_result_fu_1185_p31;
wire  signed [4:0] agg_result_fu_1185_p33;
wire  signed [4:0] agg_result_fu_1185_p35;
wire  signed [4:0] agg_result_fu_1185_p37;
wire  signed [4:0] agg_result_fu_1185_p39;
wire  signed [4:0] agg_result_fu_1185_p41;
wire  signed [4:0] agg_result_fu_1185_p43;
wire  signed [4:0] agg_result_fu_1185_p45;
wire  signed [4:0] agg_result_fu_1185_p47;
wire  signed [4:0] agg_result_fu_1185_p49;
wire  signed [4:0] agg_result_fu_1185_p51;
wire  signed [4:0] agg_result_fu_1185_p53;
wire  signed [4:0] agg_result_fu_1185_p55;
wire  signed [4:0] agg_result_fu_1185_p57;
wire  signed [4:0] agg_result_fu_1185_p59;
wire  signed [4:0] agg_result_fu_1185_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x10_U1630(
    .din0(12'd1663),
    .din1(12'd191),
    .din2(12'd4092),
    .din3(12'd4033),
    .din4(12'd137),
    .din5(12'd286),
    .din6(12'd3890),
    .din7(12'd400),
    .din8(12'd51),
    .din9(12'd4074),
    .din10(12'd7),
    .din11(12'd4029),
    .din12(12'd5),
    .din13(12'd80),
    .din14(12'd288),
    .din15(12'd235),
    .din16(12'd3705),
    .din17(12'd123),
    .din18(12'd478),
    .din19(12'd4024),
    .din20(12'd316),
    .din21(12'd3595),
    .din22(12'd63),
    .din23(12'd4077),
    .din24(12'd3841),
    .din25(12'd37),
    .din26(12'd3940),
    .din27(12'd1443),
    .din28(12'd4059),
    .din29(12'd3740),
    .din30(12'd4087),
    .def(agg_result_fu_1185_p63),
    .sel(agg_result_fu_1185_p64),
    .dout(agg_result_fu_1185_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_75_reg_1490 <= and_ln102_75_fu_504_p2;
        and_ln102_75_reg_1490_pp0_iter2_reg <= and_ln102_75_reg_1490;
        and_ln102_75_reg_1490_pp0_iter3_reg <= and_ln102_75_reg_1490_pp0_iter2_reg;
        and_ln102_76_reg_1502 <= and_ln102_76_fu_518_p2;
        and_ln102_77_reg_1540 <= and_ln102_77_fu_569_p2;
        and_ln102_77_reg_1540_pp0_iter3_reg <= and_ln102_77_reg_1540;
        and_ln102_78_reg_1508 <= and_ln102_78_fu_523_p2;
        and_ln102_78_reg_1508_pp0_iter2_reg <= and_ln102_78_reg_1508;
        and_ln102_78_reg_1508_pp0_iter3_reg <= and_ln102_78_reg_1508_pp0_iter2_reg;
        and_ln102_78_reg_1508_pp0_iter4_reg <= and_ln102_78_reg_1508_pp0_iter3_reg;
        and_ln102_79_reg_1638 <= and_ln102_79_fu_941_p2;
        and_ln102_80_reg_1515 <= and_ln102_80_fu_528_p2;
        and_ln102_81_reg_1553 <= and_ln102_81_fu_590_p2;
        and_ln102_83_reg_1579 <= and_ln102_83_fu_705_p2;
        and_ln102_84_reg_1607 <= and_ln102_84_fu_830_p2;
        and_ln102_85_reg_1650 <= and_ln102_85_fu_960_p2;
        and_ln102_reg_1484 <= and_ln102_fu_500_p2;
        and_ln102_reg_1484_pp0_iter2_reg <= and_ln102_reg_1484;
        and_ln104_11_reg_1496 <= and_ln104_11_fu_513_p2;
        and_ln104_11_reg_1496_pp0_iter2_reg <= and_ln104_11_reg_1496;
        and_ln104_11_reg_1496_pp0_iter3_reg <= and_ln104_11_reg_1496_pp0_iter2_reg;
        and_ln104_11_reg_1496_pp0_iter4_reg <= and_ln104_11_reg_1496_pp0_iter3_reg;
        and_ln104_12_reg_1535 <= and_ln104_12_fu_564_p2;
        and_ln104_13_reg_1547 <= and_ln104_13_fu_579_p2;
        and_ln104_13_reg_1547_pp0_iter3_reg <= and_ln104_13_reg_1547;
        and_ln104_14_reg_1602 <= and_ln104_14_fu_815_p2;
        and_ln104_15_reg_1644 <= and_ln104_15_fu_950_p2;
        and_ln104_15_reg_1644_pp0_iter6_reg <= and_ln104_15_reg_1644;
        and_ln104_16_reg_1521 <= and_ln104_16_fu_538_p2;
        and_ln104_16_reg_1521_pp0_iter2_reg <= and_ln104_16_reg_1521;
        and_ln104_16_reg_1521_pp0_iter3_reg <= and_ln104_16_reg_1521_pp0_iter2_reg;
        icmp_ln86_61_reg_1333 <= icmp_ln86_61_fu_328_p2;
        icmp_ln86_61_reg_1333_pp0_iter1_reg <= icmp_ln86_61_reg_1333;
        icmp_ln86_62_reg_1339 <= icmp_ln86_62_fu_334_p2;
        icmp_ln86_63_reg_1345 <= icmp_ln86_63_fu_340_p2;
        icmp_ln86_63_reg_1345_pp0_iter1_reg <= icmp_ln86_63_reg_1345;
        icmp_ln86_64_reg_1351 <= icmp_ln86_64_fu_346_p2;
        icmp_ln86_64_reg_1351_pp0_iter1_reg <= icmp_ln86_64_reg_1351;
        icmp_ln86_65_reg_1357 <= icmp_ln86_65_fu_352_p2;
        icmp_ln86_65_reg_1357_pp0_iter1_reg <= icmp_ln86_65_reg_1357;
        icmp_ln86_65_reg_1357_pp0_iter2_reg <= icmp_ln86_65_reg_1357_pp0_iter1_reg;
        icmp_ln86_65_reg_1357_pp0_iter3_reg <= icmp_ln86_65_reg_1357_pp0_iter2_reg;
        icmp_ln86_66_reg_1363 <= icmp_ln86_66_fu_358_p2;
        icmp_ln86_66_reg_1363_pp0_iter1_reg <= icmp_ln86_66_reg_1363;
        icmp_ln86_66_reg_1363_pp0_iter2_reg <= icmp_ln86_66_reg_1363_pp0_iter1_reg;
        icmp_ln86_66_reg_1363_pp0_iter3_reg <= icmp_ln86_66_reg_1363_pp0_iter2_reg;
        icmp_ln86_66_reg_1363_pp0_iter4_reg <= icmp_ln86_66_reg_1363_pp0_iter3_reg;
        icmp_ln86_67_reg_1369 <= icmp_ln86_67_fu_364_p2;
        icmp_ln86_67_reg_1369_pp0_iter1_reg <= icmp_ln86_67_reg_1369;
        icmp_ln86_68_reg_1375 <= icmp_ln86_68_fu_370_p2;
        icmp_ln86_68_reg_1375_pp0_iter1_reg <= icmp_ln86_68_reg_1375;
        icmp_ln86_68_reg_1375_pp0_iter2_reg <= icmp_ln86_68_reg_1375_pp0_iter1_reg;
        icmp_ln86_69_reg_1381 <= icmp_ln86_69_fu_376_p2;
        icmp_ln86_69_reg_1381_pp0_iter1_reg <= icmp_ln86_69_reg_1381;
        icmp_ln86_69_reg_1381_pp0_iter2_reg <= icmp_ln86_69_reg_1381_pp0_iter1_reg;
        icmp_ln86_69_reg_1381_pp0_iter3_reg <= icmp_ln86_69_reg_1381_pp0_iter2_reg;
        icmp_ln86_70_reg_1387 <= icmp_ln86_70_fu_382_p2;
        icmp_ln86_70_reg_1387_pp0_iter1_reg <= icmp_ln86_70_reg_1387;
        icmp_ln86_70_reg_1387_pp0_iter2_reg <= icmp_ln86_70_reg_1387_pp0_iter1_reg;
        icmp_ln86_70_reg_1387_pp0_iter3_reg <= icmp_ln86_70_reg_1387_pp0_iter2_reg;
        icmp_ln86_71_reg_1393 <= icmp_ln86_71_fu_398_p2;
        icmp_ln86_71_reg_1393_pp0_iter1_reg <= icmp_ln86_71_reg_1393;
        icmp_ln86_71_reg_1393_pp0_iter2_reg <= icmp_ln86_71_reg_1393_pp0_iter1_reg;
        icmp_ln86_71_reg_1393_pp0_iter3_reg <= icmp_ln86_71_reg_1393_pp0_iter2_reg;
        icmp_ln86_71_reg_1393_pp0_iter4_reg <= icmp_ln86_71_reg_1393_pp0_iter3_reg;
        icmp_ln86_72_reg_1400 <= icmp_ln86_72_fu_404_p2;
        icmp_ln86_72_reg_1400_pp0_iter1_reg <= icmp_ln86_72_reg_1400;
        icmp_ln86_72_reg_1400_pp0_iter2_reg <= icmp_ln86_72_reg_1400_pp0_iter1_reg;
        icmp_ln86_72_reg_1400_pp0_iter3_reg <= icmp_ln86_72_reg_1400_pp0_iter2_reg;
        icmp_ln86_72_reg_1400_pp0_iter4_reg <= icmp_ln86_72_reg_1400_pp0_iter3_reg;
        icmp_ln86_73_reg_1406 <= icmp_ln86_73_fu_410_p2;
        icmp_ln86_73_reg_1406_pp0_iter1_reg <= icmp_ln86_73_reg_1406;
        icmp_ln86_73_reg_1406_pp0_iter2_reg <= icmp_ln86_73_reg_1406_pp0_iter1_reg;
        icmp_ln86_73_reg_1406_pp0_iter3_reg <= icmp_ln86_73_reg_1406_pp0_iter2_reg;
        icmp_ln86_73_reg_1406_pp0_iter4_reg <= icmp_ln86_73_reg_1406_pp0_iter3_reg;
        icmp_ln86_73_reg_1406_pp0_iter5_reg <= icmp_ln86_73_reg_1406_pp0_iter4_reg;
        icmp_ln86_74_reg_1412 <= icmp_ln86_74_fu_416_p2;
        icmp_ln86_74_reg_1412_pp0_iter1_reg <= icmp_ln86_74_reg_1412;
        icmp_ln86_74_reg_1412_pp0_iter2_reg <= icmp_ln86_74_reg_1412_pp0_iter1_reg;
        icmp_ln86_74_reg_1412_pp0_iter3_reg <= icmp_ln86_74_reg_1412_pp0_iter2_reg;
        icmp_ln86_74_reg_1412_pp0_iter4_reg <= icmp_ln86_74_reg_1412_pp0_iter3_reg;
        icmp_ln86_74_reg_1412_pp0_iter5_reg <= icmp_ln86_74_reg_1412_pp0_iter4_reg;
        icmp_ln86_74_reg_1412_pp0_iter6_reg <= icmp_ln86_74_reg_1412_pp0_iter5_reg;
        icmp_ln86_75_reg_1418 <= icmp_ln86_75_fu_422_p2;
        icmp_ln86_75_reg_1418_pp0_iter1_reg <= icmp_ln86_75_reg_1418;
        icmp_ln86_76_reg_1423 <= icmp_ln86_76_fu_428_p2;
        icmp_ln86_76_reg_1423_pp0_iter1_reg <= icmp_ln86_76_reg_1423;
        icmp_ln86_77_reg_1428 <= icmp_ln86_77_fu_434_p2;
        icmp_ln86_77_reg_1428_pp0_iter1_reg <= icmp_ln86_77_reg_1428;
        icmp_ln86_77_reg_1428_pp0_iter2_reg <= icmp_ln86_77_reg_1428_pp0_iter1_reg;
        icmp_ln86_78_reg_1530 <= icmp_ln86_78_fu_544_p2;
        icmp_ln86_79_reg_1433 <= icmp_ln86_79_fu_440_p2;
        icmp_ln86_79_reg_1433_pp0_iter1_reg <= icmp_ln86_79_reg_1433;
        icmp_ln86_79_reg_1433_pp0_iter2_reg <= icmp_ln86_79_reg_1433_pp0_iter1_reg;
        icmp_ln86_79_reg_1433_pp0_iter3_reg <= icmp_ln86_79_reg_1433_pp0_iter2_reg;
        icmp_ln86_80_reg_1438 <= icmp_ln86_80_fu_446_p2;
        icmp_ln86_80_reg_1438_pp0_iter1_reg <= icmp_ln86_80_reg_1438;
        icmp_ln86_80_reg_1438_pp0_iter2_reg <= icmp_ln86_80_reg_1438_pp0_iter1_reg;
        icmp_ln86_80_reg_1438_pp0_iter3_reg <= icmp_ln86_80_reg_1438_pp0_iter2_reg;
        icmp_ln86_81_reg_1443 <= icmp_ln86_81_fu_452_p2;
        icmp_ln86_81_reg_1443_pp0_iter1_reg <= icmp_ln86_81_reg_1443;
        icmp_ln86_81_reg_1443_pp0_iter2_reg <= icmp_ln86_81_reg_1443_pp0_iter1_reg;
        icmp_ln86_81_reg_1443_pp0_iter3_reg <= icmp_ln86_81_reg_1443_pp0_iter2_reg;
        icmp_ln86_82_reg_1574 <= icmp_ln86_82_fu_691_p2;
        icmp_ln86_82_reg_1574_pp0_iter4_reg <= icmp_ln86_82_reg_1574;
        icmp_ln86_83_reg_1448 <= icmp_ln86_83_fu_458_p2;
        icmp_ln86_83_reg_1448_pp0_iter1_reg <= icmp_ln86_83_reg_1448;
        icmp_ln86_83_reg_1448_pp0_iter2_reg <= icmp_ln86_83_reg_1448_pp0_iter1_reg;
        icmp_ln86_83_reg_1448_pp0_iter3_reg <= icmp_ln86_83_reg_1448_pp0_iter2_reg;
        icmp_ln86_83_reg_1448_pp0_iter4_reg <= icmp_ln86_83_reg_1448_pp0_iter3_reg;
        icmp_ln86_84_reg_1453 <= icmp_ln86_84_fu_464_p2;
        icmp_ln86_84_reg_1453_pp0_iter1_reg <= icmp_ln86_84_reg_1453;
        icmp_ln86_84_reg_1453_pp0_iter2_reg <= icmp_ln86_84_reg_1453_pp0_iter1_reg;
        icmp_ln86_84_reg_1453_pp0_iter3_reg <= icmp_ln86_84_reg_1453_pp0_iter2_reg;
        icmp_ln86_84_reg_1453_pp0_iter4_reg <= icmp_ln86_84_reg_1453_pp0_iter3_reg;
        icmp_ln86_85_reg_1458 <= icmp_ln86_85_fu_470_p2;
        icmp_ln86_85_reg_1458_pp0_iter1_reg <= icmp_ln86_85_reg_1458;
        icmp_ln86_85_reg_1458_pp0_iter2_reg <= icmp_ln86_85_reg_1458_pp0_iter1_reg;
        icmp_ln86_85_reg_1458_pp0_iter3_reg <= icmp_ln86_85_reg_1458_pp0_iter2_reg;
        icmp_ln86_85_reg_1458_pp0_iter4_reg <= icmp_ln86_85_reg_1458_pp0_iter3_reg;
        icmp_ln86_85_reg_1458_pp0_iter5_reg <= icmp_ln86_85_reg_1458_pp0_iter4_reg;
        icmp_ln86_86_reg_1463 <= icmp_ln86_86_fu_476_p2;
        icmp_ln86_86_reg_1463_pp0_iter1_reg <= icmp_ln86_86_reg_1463;
        icmp_ln86_86_reg_1463_pp0_iter2_reg <= icmp_ln86_86_reg_1463_pp0_iter1_reg;
        icmp_ln86_86_reg_1463_pp0_iter3_reg <= icmp_ln86_86_reg_1463_pp0_iter2_reg;
        icmp_ln86_86_reg_1463_pp0_iter4_reg <= icmp_ln86_86_reg_1463_pp0_iter3_reg;
        icmp_ln86_86_reg_1463_pp0_iter5_reg <= icmp_ln86_86_reg_1463_pp0_iter4_reg;
        icmp_ln86_87_reg_1468 <= icmp_ln86_87_fu_482_p2;
        icmp_ln86_87_reg_1468_pp0_iter1_reg <= icmp_ln86_87_reg_1468;
        icmp_ln86_87_reg_1468_pp0_iter2_reg <= icmp_ln86_87_reg_1468_pp0_iter1_reg;
        icmp_ln86_87_reg_1468_pp0_iter3_reg <= icmp_ln86_87_reg_1468_pp0_iter2_reg;
        icmp_ln86_87_reg_1468_pp0_iter4_reg <= icmp_ln86_87_reg_1468_pp0_iter3_reg;
        icmp_ln86_87_reg_1468_pp0_iter5_reg <= icmp_ln86_87_reg_1468_pp0_iter4_reg;
        icmp_ln86_88_reg_1473 <= icmp_ln86_88_fu_488_p2;
        icmp_ln86_88_reg_1473_pp0_iter1_reg <= icmp_ln86_88_reg_1473;
        icmp_ln86_88_reg_1473_pp0_iter2_reg <= icmp_ln86_88_reg_1473_pp0_iter1_reg;
        icmp_ln86_88_reg_1473_pp0_iter3_reg <= icmp_ln86_88_reg_1473_pp0_iter2_reg;
        icmp_ln86_88_reg_1473_pp0_iter4_reg <= icmp_ln86_88_reg_1473_pp0_iter3_reg;
        icmp_ln86_88_reg_1473_pp0_iter5_reg <= icmp_ln86_88_reg_1473_pp0_iter4_reg;
        icmp_ln86_88_reg_1473_pp0_iter6_reg <= icmp_ln86_88_reg_1473_pp0_iter5_reg;
        icmp_ln86_reg_1324 <= icmp_ln86_fu_322_p2;
        icmp_ln86_reg_1324_pp0_iter1_reg <= icmp_ln86_reg_1324;
        icmp_ln86_reg_1324_pp0_iter2_reg <= icmp_ln86_reg_1324_pp0_iter1_reg;
        icmp_ln86_reg_1324_pp0_iter3_reg <= icmp_ln86_reg_1324_pp0_iter2_reg;
        or_ln117_54_reg_1558 <= or_ln117_54_fu_658_p2;
        or_ln117_56_reg_1568 <= or_ln117_56_fu_678_p2;
        or_ln117_60_reg_1585 <= or_ln117_60_fu_783_p2;
        or_ln117_62_reg_1595 <= or_ln117_62_fu_805_p2;
        or_ln117_66_reg_1613 <= or_ln117_66_fu_913_p2;
        or_ln117_68_reg_1623 <= or_ln117_68_fu_933_p2;
        or_ln117_72_reg_1630 <= or_ln117_72_fu_937_p2;
        or_ln117_72_reg_1630_pp0_iter5_reg <= or_ln117_72_reg_1630;
        or_ln117_74_reg_1660 <= or_ln117_74_fu_1053_p2;
        or_ln117_78_reg_1666 <= or_ln117_78_fu_1136_p2;
        p_read23_reg_1317 <= p_read2_int_reg;
        p_read23_reg_1317_pp0_iter1_reg <= p_read23_reg_1317;
        p_read23_reg_1317_pp0_iter2_reg <= p_read23_reg_1317_pp0_iter1_reg;
        select_ln117_61_reg_1563 <= select_ln117_61_fu_670_p3;
        select_ln117_67_reg_1590 <= select_ln117_67_fu_797_p3;
        select_ln117_73_reg_1618 <= select_ln117_73_fu_925_p3;
        select_ln117_79_reg_1655 <= select_ln117_79_fu_1046_p3;
        select_ln117_85_reg_1671 <= select_ln117_85_fu_1150_p3;
        xor_ln104_reg_1478 <= xor_ln104_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1185_p63 = 'bx;

assign agg_result_fu_1185_p64 = ((or_ln117_79_fu_1173_p2[0:0] == 1'b1) ? select_ln117_85_reg_1671 : 5'd30);

assign and_ln102_100_fu_969_p2 = (icmp_ln86_71_reg_1393_pp0_iter4_reg & and_ln102_99_fu_965_p2);

assign and_ln102_101_fu_974_p2 = (icmp_ln86_83_reg_1448_pp0_iter4_reg & and_ln102_84_reg_1607);

assign and_ln102_102_fu_978_p2 = (xor_ln104_40_fu_955_p2 & icmp_ln86_84_reg_1453_pp0_iter4_reg);

assign and_ln102_103_fu_983_p2 = (and_ln104_14_reg_1602 & and_ln102_102_fu_978_p2);

assign and_ln102_104_fu_1067_p2 = (icmp_ln86_85_reg_1458_pp0_iter5_reg & and_ln102_85_reg_1650);

assign and_ln102_105_fu_1071_p2 = (xor_ln104_41_fu_1058_p2 & icmp_ln86_86_reg_1463_pp0_iter5_reg);

assign and_ln102_106_fu_1076_p2 = (and_ln102_79_reg_1638 & and_ln102_105_fu_1071_p2);

assign and_ln102_107_fu_1081_p2 = (icmp_ln86_87_reg_1468_pp0_iter5_reg & and_ln102_86_fu_1063_p2);

assign and_ln102_108_fu_1163_p2 = (xor_ln104_42_fu_1158_p2 & icmp_ln86_88_reg_1473_pp0_iter6_reg);

assign and_ln102_109_fu_1168_p2 = (and_ln104_15_reg_1644_pp0_iter6_reg & and_ln102_108_fu_1163_p2);

assign and_ln102_75_fu_504_p2 = (xor_ln104_reg_1478 & icmp_ln86_62_reg_1339);

assign and_ln102_76_fu_518_p2 = (icmp_ln86_63_reg_1345 & and_ln102_fu_500_p2);

assign and_ln102_77_fu_569_p2 = (icmp_ln86_64_reg_1351_pp0_iter1_reg & and_ln104_fu_554_p2);

assign and_ln102_78_fu_523_p2 = (icmp_ln86_65_reg_1357 & and_ln102_75_fu_504_p2);

assign and_ln102_79_fu_941_p2 = (icmp_ln86_66_reg_1363_pp0_iter4_reg & and_ln104_11_reg_1496_pp0_iter4_reg);

assign and_ln102_80_fu_528_p2 = (icmp_ln86_67_reg_1369 & and_ln102_76_fu_518_p2);

assign and_ln102_81_fu_590_p2 = (icmp_ln86_68_reg_1375_pp0_iter1_reg & and_ln104_12_fu_564_p2);

assign and_ln102_82_fu_701_p2 = (icmp_ln86_69_reg_1381_pp0_iter2_reg & and_ln102_77_reg_1540);

assign and_ln102_83_fu_705_p2 = (icmp_ln86_70_reg_1387_pp0_iter2_reg & and_ln104_13_reg_1547);

assign and_ln102_84_fu_830_p2 = (icmp_ln86_72_reg_1400_pp0_iter3_reg & and_ln104_14_fu_815_p2);

assign and_ln102_85_fu_960_p2 = (icmp_ln86_73_reg_1406_pp0_iter4_reg & and_ln102_79_fu_941_p2);

assign and_ln102_86_fu_1063_p2 = (icmp_ln86_74_reg_1412_pp0_iter5_reg & and_ln104_15_reg_1644);

assign and_ln102_87_fu_595_p2 = (icmp_ln86_75_reg_1418_pp0_iter1_reg & and_ln102_80_reg_1515);

assign and_ln102_88_fu_599_p2 = (xor_ln104_35_fu_585_p2 & icmp_ln86_76_reg_1423_pp0_iter1_reg);

assign and_ln102_89_fu_604_p2 = (and_ln102_88_fu_599_p2 & and_ln102_76_reg_1502);

assign and_ln102_90_fu_709_p2 = (icmp_ln86_77_reg_1428_pp0_iter2_reg & and_ln102_81_reg_1553);

assign and_ln102_91_fu_713_p2 = (xor_ln104_36_fu_696_p2 & icmp_ln86_78_reg_1530);

assign and_ln102_92_fu_718_p2 = (and_ln104_12_reg_1535 & and_ln102_91_fu_713_p2);

assign and_ln102_93_fu_723_p2 = (tmp_1_fu_684_p3 & and_ln102_82_fu_701_p2);

assign and_ln102_94_fu_835_p2 = (xor_ln104_37_fu_820_p2 & icmp_ln86_79_reg_1433_pp0_iter3_reg);

assign and_ln102_95_fu_840_p2 = (and_ln102_94_fu_835_p2 & and_ln102_77_reg_1540_pp0_iter3_reg);

assign and_ln102_96_fu_845_p2 = (icmp_ln86_80_reg_1438_pp0_iter3_reg & and_ln102_83_reg_1579);

assign and_ln102_97_fu_849_p2 = (xor_ln104_38_fu_825_p2 & icmp_ln86_81_reg_1443_pp0_iter3_reg);

assign and_ln102_98_fu_854_p2 = (and_ln104_13_reg_1547_pp0_iter3_reg & and_ln102_97_fu_849_p2);

assign and_ln102_99_fu_965_p2 = (icmp_ln86_82_reg_1574_pp0_iter4_reg & and_ln102_78_reg_1508_pp0_iter4_reg);

assign and_ln102_fu_500_p2 = (icmp_ln86_reg_1324 & icmp_ln86_61_reg_1333);

assign and_ln104_11_fu_513_p2 = (xor_ln104_reg_1478 & xor_ln104_30_fu_508_p2);

assign and_ln104_12_fu_564_p2 = (xor_ln104_31_fu_559_p2 & and_ln102_reg_1484);

assign and_ln104_13_fu_579_p2 = (xor_ln104_32_fu_574_p2 & and_ln104_fu_554_p2);

assign and_ln104_14_fu_815_p2 = (xor_ln104_33_fu_810_p2 & and_ln102_75_reg_1490_pp0_iter3_reg);

assign and_ln104_15_fu_950_p2 = (xor_ln104_34_fu_945_p2 & and_ln104_11_reg_1496_pp0_iter4_reg);

assign and_ln104_16_fu_538_p2 = (xor_ln104_39_fu_533_p2 & and_ln102_78_fu_523_p2);

assign and_ln104_fu_554_p2 = (xor_ln104_29_fu_549_p2 & icmp_ln86_reg_1324_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1185_p65;

assign icmp_ln86_61_fu_328_p2 = (($signed(p_read1_int_reg) < $signed(18'd260523)) ? 1'b1 : 1'b0);

assign icmp_ln86_62_fu_334_p2 = (($signed(p_read5_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_63_fu_340_p2 = (($signed(p_read5_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_64_fu_346_p2 = (($signed(p_read6_int_reg) < $signed(18'd1943)) ? 1'b1 : 1'b0);

assign icmp_ln86_65_fu_352_p2 = (($signed(p_read2_int_reg) < $signed(18'd908)) ? 1'b1 : 1'b0);

assign icmp_ln86_66_fu_358_p2 = (($signed(p_read7_int_reg) < $signed(18'd1252)) ? 1'b1 : 1'b0);

assign icmp_ln86_67_fu_364_p2 = (($signed(p_read6_int_reg) < $signed(18'd261809)) ? 1'b1 : 1'b0);

assign icmp_ln86_68_fu_370_p2 = (($signed(p_read3_int_reg) < $signed(18'd1583)) ? 1'b1 : 1'b0);

assign icmp_ln86_69_fu_376_p2 = (($signed(p_read5_int_reg) < $signed(18'd1023)) ? 1'b1 : 1'b0);

assign icmp_ln86_70_fu_382_p2 = (($signed(p_read5_int_reg) < $signed(18'd3764)) ? 1'b1 : 1'b0);

assign icmp_ln86_71_fu_398_p2 = (($signed(tmp_fu_388_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_72_fu_404_p2 = (($signed(p_read10_int_reg) < $signed(18'd2007)) ? 1'b1 : 1'b0);

assign icmp_ln86_73_fu_410_p2 = (($signed(p_read10_int_reg) < $signed(18'd196)) ? 1'b1 : 1'b0);

assign icmp_ln86_74_fu_416_p2 = (($signed(p_read7_int_reg) < $signed(18'd1253)) ? 1'b1 : 1'b0);

assign icmp_ln86_75_fu_422_p2 = (($signed(p_read10_int_reg) < $signed(18'd1339)) ? 1'b1 : 1'b0);

assign icmp_ln86_76_fu_428_p2 = (($signed(p_read8_int_reg) < $signed(18'd1309)) ? 1'b1 : 1'b0);

assign icmp_ln86_77_fu_434_p2 = (($signed(p_read11_int_reg) < $signed(18'd3004)) ? 1'b1 : 1'b0);

assign icmp_ln86_78_fu_544_p2 = (($signed(p_read23_reg_1317_pp0_iter1_reg) < $signed(18'd869)) ? 1'b1 : 1'b0);

assign icmp_ln86_79_fu_440_p2 = (($signed(p_read6_int_reg) < $signed(18'd994)) ? 1'b1 : 1'b0);

assign icmp_ln86_80_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd3437)) ? 1'b1 : 1'b0);

assign icmp_ln86_81_fu_452_p2 = (($signed(p_read10_int_reg) < $signed(18'd261553)) ? 1'b1 : 1'b0);

assign icmp_ln86_82_fu_691_p2 = (($signed(p_read23_reg_1317_pp0_iter2_reg) < $signed(18'd885)) ? 1'b1 : 1'b0);

assign icmp_ln86_83_fu_458_p2 = (($signed(p_read10_int_reg) < $signed(18'd1632)) ? 1'b1 : 1'b0);

assign icmp_ln86_84_fu_464_p2 = (($signed(p_read4_int_reg) < $signed(18'd3694)) ? 1'b1 : 1'b0);

assign icmp_ln86_85_fu_470_p2 = (($signed(p_read8_int_reg) < $signed(18'd1540)) ? 1'b1 : 1'b0);

assign icmp_ln86_86_fu_476_p2 = (($signed(p_read1_int_reg) < $signed(18'd260307)) ? 1'b1 : 1'b0);

assign icmp_ln86_87_fu_482_p2 = (($signed(p_read8_int_reg) < $signed(18'd906)) ? 1'b1 : 1'b0);

assign icmp_ln86_88_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd1051)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_322_p2 = (($signed(p_read9_int_reg) < $signed(18'd1041)) ? 1'b1 : 1'b0);

assign or_ln117_51_fu_619_p2 = (xor_ln117_fu_614_p2 | icmp_ln86_71_reg_1393_pp0_iter1_reg);

assign or_ln117_52_fu_628_p2 = (and_ln104_16_reg_1521 | and_ln102_80_reg_1515);

assign or_ln117_53_fu_640_p2 = (or_ln117_52_fu_628_p2 | and_ln102_89_fu_604_p2);

assign or_ln117_54_fu_658_p2 = (and_ln104_16_reg_1521 | and_ln102_76_reg_1502);

assign or_ln117_55_fu_729_p2 = (or_ln117_54_reg_1558 | and_ln102_90_fu_709_p2);

assign or_ln117_56_fu_678_p2 = (or_ln117_54_fu_658_p2 | and_ln102_81_fu_590_p2);

assign or_ln117_57_fu_741_p2 = (or_ln117_56_reg_1568 | and_ln102_92_fu_718_p2);

assign or_ln117_58_fu_757_p2 = (and_ln104_16_reg_1521_pp0_iter2_reg | and_ln102_reg_1484_pp0_iter2_reg);

assign or_ln117_59_fu_769_p2 = (or_ln117_58_fu_757_p2 | and_ln102_93_fu_723_p2);

assign or_ln117_60_fu_783_p2 = (or_ln117_58_fu_757_p2 | and_ln102_82_fu_701_p2);

assign or_ln117_61_fu_859_p2 = (or_ln117_60_reg_1585 | and_ln102_95_fu_840_p2);

assign or_ln117_62_fu_805_p2 = (or_ln117_58_fu_757_p2 | and_ln102_77_reg_1540);

assign or_ln117_63_fu_871_p2 = (or_ln117_62_reg_1595 | and_ln102_96_fu_845_p2);

assign or_ln117_64_fu_883_p2 = (or_ln117_62_reg_1595 | and_ln102_83_reg_1579);

assign or_ln117_65_fu_895_p2 = (or_ln117_64_fu_883_p2 | and_ln102_98_fu_854_p2);

assign or_ln117_66_fu_913_p2 = (icmp_ln86_reg_1324_pp0_iter3_reg | and_ln104_16_reg_1521_pp0_iter3_reg);

assign or_ln117_67_fu_988_p2 = (or_ln117_66_reg_1613 | and_ln102_100_fu_969_p2);

assign or_ln117_68_fu_933_p2 = (icmp_ln86_reg_1324_pp0_iter3_reg | and_ln102_78_reg_1508_pp0_iter3_reg);

assign or_ln117_69_fu_1000_p2 = (or_ln117_68_reg_1623 | and_ln102_101_fu_974_p2);

assign or_ln117_70_fu_1012_p2 = (or_ln117_68_reg_1623 | and_ln102_84_reg_1607);

assign or_ln117_71_fu_1024_p2 = (or_ln117_70_fu_1012_p2 | and_ln102_103_fu_983_p2);

assign or_ln117_72_fu_937_p2 = (icmp_ln86_reg_1324_pp0_iter3_reg | and_ln102_75_reg_1490_pp0_iter3_reg);

assign or_ln117_73_fu_1086_p2 = (or_ln117_72_reg_1630_pp0_iter5_reg | and_ln102_104_fu_1067_p2);

assign or_ln117_74_fu_1053_p2 = (or_ln117_72_reg_1630 | and_ln102_85_fu_960_p2);

assign or_ln117_75_fu_1098_p2 = (or_ln117_74_reg_1660 | and_ln102_106_fu_1076_p2);

assign or_ln117_76_fu_1110_p2 = (or_ln117_72_reg_1630_pp0_iter5_reg | and_ln102_79_reg_1638);

assign or_ln117_77_fu_1122_p2 = (or_ln117_76_fu_1110_p2 | and_ln102_107_fu_1081_p2);

assign or_ln117_78_fu_1136_p2 = (or_ln117_76_fu_1110_p2 | and_ln102_86_fu_1063_p2);

assign or_ln117_79_fu_1173_p2 = (or_ln117_78_reg_1666 | and_ln102_109_fu_1168_p2);

assign or_ln117_fu_609_p2 = (and_ln104_16_reg_1521 | and_ln102_87_fu_595_p2);

assign select_ln117_59_fu_646_p3 = ((or_ln117_52_fu_628_p2[0:0] == 1'b1) ? select_ln117_fu_632_p3 : 2'd3);

assign select_ln117_60_fu_662_p3 = ((or_ln117_53_fu_640_p2[0:0] == 1'b1) ? zext_ln117_7_fu_654_p1 : 3'd4);

assign select_ln117_61_fu_670_p3 = ((or_ln117_54_fu_658_p2[0:0] == 1'b1) ? select_ln117_60_fu_662_p3 : 3'd5);

assign select_ln117_62_fu_734_p3 = ((or_ln117_55_fu_729_p2[0:0] == 1'b1) ? select_ln117_61_reg_1563 : 3'd6);

assign select_ln117_63_fu_746_p3 = ((or_ln117_56_reg_1568[0:0] == 1'b1) ? select_ln117_62_fu_734_p3 : 3'd7);

assign select_ln117_64_fu_761_p3 = ((or_ln117_57_fu_741_p2[0:0] == 1'b1) ? zext_ln117_8_fu_753_p1 : 4'd8);

assign select_ln117_65_fu_775_p3 = ((or_ln117_58_fu_757_p2[0:0] == 1'b1) ? select_ln117_64_fu_761_p3 : 4'd9);

assign select_ln117_66_fu_789_p3 = ((or_ln117_59_fu_769_p2[0:0] == 1'b1) ? select_ln117_65_fu_775_p3 : 4'd10);

assign select_ln117_67_fu_797_p3 = ((or_ln117_60_fu_783_p2[0:0] == 1'b1) ? select_ln117_66_fu_789_p3 : 4'd11);

assign select_ln117_68_fu_864_p3 = ((or_ln117_61_fu_859_p2[0:0] == 1'b1) ? select_ln117_67_reg_1590 : 4'd12);

assign select_ln117_69_fu_876_p3 = ((or_ln117_62_reg_1595[0:0] == 1'b1) ? select_ln117_68_fu_864_p3 : 4'd13);

assign select_ln117_70_fu_887_p3 = ((or_ln117_63_fu_871_p2[0:0] == 1'b1) ? select_ln117_69_fu_876_p3 : 4'd14);

assign select_ln117_71_fu_901_p3 = ((or_ln117_64_fu_883_p2[0:0] == 1'b1) ? select_ln117_70_fu_887_p3 : 4'd15);

assign select_ln117_72_fu_917_p3 = ((or_ln117_65_fu_895_p2[0:0] == 1'b1) ? zext_ln117_9_fu_909_p1 : 5'd16);

assign select_ln117_73_fu_925_p3 = ((or_ln117_66_fu_913_p2[0:0] == 1'b1) ? select_ln117_72_fu_917_p3 : 5'd17);

assign select_ln117_74_fu_993_p3 = ((or_ln117_67_fu_988_p2[0:0] == 1'b1) ? select_ln117_73_reg_1618 : 5'd18);

assign select_ln117_75_fu_1005_p3 = ((or_ln117_68_reg_1623[0:0] == 1'b1) ? select_ln117_74_fu_993_p3 : 5'd19);

assign select_ln117_76_fu_1016_p3 = ((or_ln117_69_fu_1000_p2[0:0] == 1'b1) ? select_ln117_75_fu_1005_p3 : 5'd20);

assign select_ln117_77_fu_1030_p3 = ((or_ln117_70_fu_1012_p2[0:0] == 1'b1) ? select_ln117_76_fu_1016_p3 : 5'd21);

assign select_ln117_78_fu_1038_p3 = ((or_ln117_71_fu_1024_p2[0:0] == 1'b1) ? select_ln117_77_fu_1030_p3 : 5'd22);

assign select_ln117_79_fu_1046_p3 = ((or_ln117_72_reg_1630[0:0] == 1'b1) ? select_ln117_78_fu_1038_p3 : 5'd23);

assign select_ln117_80_fu_1091_p3 = ((or_ln117_73_fu_1086_p2[0:0] == 1'b1) ? select_ln117_79_reg_1655 : 5'd24);

assign select_ln117_81_fu_1103_p3 = ((or_ln117_74_reg_1660[0:0] == 1'b1) ? select_ln117_80_fu_1091_p3 : 5'd25);

assign select_ln117_82_fu_1114_p3 = ((or_ln117_75_fu_1098_p2[0:0] == 1'b1) ? select_ln117_81_fu_1103_p3 : 5'd26);

assign select_ln117_83_fu_1128_p3 = ((or_ln117_76_fu_1110_p2[0:0] == 1'b1) ? select_ln117_82_fu_1114_p3 : 5'd27);

assign select_ln117_84_fu_1142_p3 = ((or_ln117_77_fu_1122_p2[0:0] == 1'b1) ? select_ln117_83_fu_1128_p3 : 5'd28);

assign select_ln117_85_fu_1150_p3 = ((or_ln117_78_fu_1136_p2[0:0] == 1'b1) ? select_ln117_84_fu_1142_p3 : 5'd29);

assign select_ln117_fu_632_p3 = ((or_ln117_fu_609_p2[0:0] == 1'b1) ? zext_ln117_fu_624_p1 : 2'd2);

assign tmp_1_fu_684_p3 = p_read23_reg_1317_pp0_iter2_reg[32'd17];

assign tmp_fu_388_p4 = {{p_read5_int_reg[17:3]}};

assign xor_ln104_29_fu_549_p2 = (icmp_ln86_61_reg_1333_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_30_fu_508_p2 = (icmp_ln86_62_reg_1339 ^ 1'd1);

assign xor_ln104_31_fu_559_p2 = (icmp_ln86_63_reg_1345_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_32_fu_574_p2 = (icmp_ln86_64_reg_1351_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_33_fu_810_p2 = (icmp_ln86_65_reg_1357_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_34_fu_945_p2 = (icmp_ln86_66_reg_1363_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_35_fu_585_p2 = (icmp_ln86_67_reg_1369_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_36_fu_696_p2 = (icmp_ln86_68_reg_1375_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_37_fu_820_p2 = (icmp_ln86_69_reg_1381_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_38_fu_825_p2 = (icmp_ln86_70_reg_1387_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_39_fu_533_p2 = (icmp_ln86_71_reg_1393 ^ 1'd1);

assign xor_ln104_40_fu_955_p2 = (icmp_ln86_72_reg_1400_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_41_fu_1058_p2 = (icmp_ln86_73_reg_1406_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_42_fu_1158_p2 = (icmp_ln86_74_reg_1412_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_494_p2 = (icmp_ln86_fu_322_p2 ^ 1'd1);

assign xor_ln117_fu_614_p2 = (1'd1 ^ and_ln102_78_reg_1508);

assign zext_ln117_7_fu_654_p1 = select_ln117_59_fu_646_p3;

assign zext_ln117_8_fu_753_p1 = select_ln117_63_fu_746_p3;

assign zext_ln117_9_fu_909_p1 = select_ln117_71_fu_901_p3;

assign zext_ln117_fu_624_p1 = or_ln117_51_fu_619_p2;

endmodule //conifer_jettag_accelerator_decision_function_97
