<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>fpga_soc_Controller_SDRAM_AHB_CORESDR_AHB</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_main.v</name><userFileType>Verilog</userFileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_ahbl.v</name><userFileType>Verilog</userFileType></file><file fileid="3"><name>rtl\vlog\test\user\testbench.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\test\user\mt48lc4m16a2.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vlog\test\user\mt48lc16m16a2.v</name><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_package.v</name><userFileType>Verilog</userFileType><vendorExtensions><IncludeInRunDo/><isIncludeFile/></vendorExtensions></file><file fileid="7"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_apbtoapb.v</name><userFileType>Verilog</userFileType></file><file fileid="8"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_ahblapb.v</name><userFileType>Verilog</userFileType></file><file fileid="9"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_apbslave.v</name><userFileType>Verilog</userFileType></file><file fileid="10"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_apbslaveext.v</name><userFileType>Verilog</userFileType></file><file fileid="11"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_ahbtoapb.v</name><userFileType>Verilog</userFileType></file><file fileid="12"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_apb.v</name><userFileType>Verilog</userFileType></file><file fileid="13"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_ahbslave.v</name><userFileType>Verilog</userFileType></file><file fileid="14"><name>..\..\..\Actel\DirectCore\CORESDR_AHB\4.3.100\rtl\vlog\test\bfm_ahbslaveext.v</name><userFileType>Verilog</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="15"><name>rtl\vlog\core\coresdrahb_coresdr_ahb.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>