

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu Nov 10 17:24:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     225|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|     227|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done                              |   9|          2|    1|          2|
    |log_all_mask_c_blk_n                 |   9|          2|    1|          2|
    |logger_vlan_enable_mask_c_blk_n      |   9|          2|    1|          2|
    |multicast_recv_enable_c_blk_n        |   9|          2|    1|          2|
    |unicast_filter_enable_c_blk_n        |   9|          2|    1|          2|
    |unicast_vlan100_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan100_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan101_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan101_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan102_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan102_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan103_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan103_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan104_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan104_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan105_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan105_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan106_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan106_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan107_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan107_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan108_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan108_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan109_macaddr_lsb_c_blk_n  |   9|          2|    1|          2|
    |unicast_vlan109_macaddr_msb_c_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 225|         50|   25|         50|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_continue                                   |   in|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|                     entry_proc|  return value|
|logger_vlan_enable_mask                       |   in|   32|     ap_none|        logger_vlan_enable_mask|       pointer|
|logger_vlan_enable_mask_c_din                 |  out|   32|     ap_fifo|      logger_vlan_enable_mask_c|       pointer|
|logger_vlan_enable_mask_c_num_data_valid      |   in|    3|     ap_fifo|      logger_vlan_enable_mask_c|       pointer|
|logger_vlan_enable_mask_c_fifo_cap            |   in|    3|     ap_fifo|      logger_vlan_enable_mask_c|       pointer|
|logger_vlan_enable_mask_c_full_n              |   in|    1|     ap_fifo|      logger_vlan_enable_mask_c|       pointer|
|logger_vlan_enable_mask_c_write               |  out|    1|     ap_fifo|      logger_vlan_enable_mask_c|       pointer|
|multicast_recv_enable                         |   in|   32|     ap_none|          multicast_recv_enable|       pointer|
|multicast_recv_enable_c_din                   |  out|   32|     ap_fifo|        multicast_recv_enable_c|       pointer|
|multicast_recv_enable_c_num_data_valid        |   in|    3|     ap_fifo|        multicast_recv_enable_c|       pointer|
|multicast_recv_enable_c_fifo_cap              |   in|    3|     ap_fifo|        multicast_recv_enable_c|       pointer|
|multicast_recv_enable_c_full_n                |   in|    1|     ap_fifo|        multicast_recv_enable_c|       pointer|
|multicast_recv_enable_c_write                 |  out|    1|     ap_fifo|        multicast_recv_enable_c|       pointer|
|unicast_filter_enable                         |   in|   32|     ap_none|          unicast_filter_enable|       pointer|
|unicast_filter_enable_c_din                   |  out|   32|     ap_fifo|        unicast_filter_enable_c|       pointer|
|unicast_filter_enable_c_num_data_valid        |   in|    3|     ap_fifo|        unicast_filter_enable_c|       pointer|
|unicast_filter_enable_c_fifo_cap              |   in|    3|     ap_fifo|        unicast_filter_enable_c|       pointer|
|unicast_filter_enable_c_full_n                |   in|    1|     ap_fifo|        unicast_filter_enable_c|       pointer|
|unicast_filter_enable_c_write                 |  out|    1|     ap_fifo|        unicast_filter_enable_c|       pointer|
|unicast_vlan100_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan100_macaddr_lsb|       pointer|
|unicast_vlan100_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan100_macaddr_lsb_c|       pointer|
|unicast_vlan100_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan100_macaddr_lsb_c|       pointer|
|unicast_vlan100_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan100_macaddr_lsb_c|       pointer|
|unicast_vlan100_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan100_macaddr_lsb_c|       pointer|
|unicast_vlan100_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan100_macaddr_lsb_c|       pointer|
|unicast_vlan100_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan100_macaddr_msb|       pointer|
|unicast_vlan100_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan100_macaddr_msb_c|       pointer|
|unicast_vlan100_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan100_macaddr_msb_c|       pointer|
|unicast_vlan100_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan100_macaddr_msb_c|       pointer|
|unicast_vlan100_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan100_macaddr_msb_c|       pointer|
|unicast_vlan100_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan100_macaddr_msb_c|       pointer|
|unicast_vlan101_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan101_macaddr_lsb|       pointer|
|unicast_vlan101_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan101_macaddr_lsb_c|       pointer|
|unicast_vlan101_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan101_macaddr_lsb_c|       pointer|
|unicast_vlan101_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan101_macaddr_lsb_c|       pointer|
|unicast_vlan101_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan101_macaddr_lsb_c|       pointer|
|unicast_vlan101_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan101_macaddr_lsb_c|       pointer|
|unicast_vlan101_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan101_macaddr_msb|       pointer|
|unicast_vlan101_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan101_macaddr_msb_c|       pointer|
|unicast_vlan101_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan101_macaddr_msb_c|       pointer|
|unicast_vlan101_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan101_macaddr_msb_c|       pointer|
|unicast_vlan101_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan101_macaddr_msb_c|       pointer|
|unicast_vlan101_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan101_macaddr_msb_c|       pointer|
|unicast_vlan102_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan102_macaddr_lsb|       pointer|
|unicast_vlan102_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan102_macaddr_lsb_c|       pointer|
|unicast_vlan102_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan102_macaddr_lsb_c|       pointer|
|unicast_vlan102_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan102_macaddr_lsb_c|       pointer|
|unicast_vlan102_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan102_macaddr_lsb_c|       pointer|
|unicast_vlan102_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan102_macaddr_lsb_c|       pointer|
|unicast_vlan102_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan102_macaddr_msb|       pointer|
|unicast_vlan102_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan102_macaddr_msb_c|       pointer|
|unicast_vlan102_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan102_macaddr_msb_c|       pointer|
|unicast_vlan102_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan102_macaddr_msb_c|       pointer|
|unicast_vlan102_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan102_macaddr_msb_c|       pointer|
|unicast_vlan102_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan102_macaddr_msb_c|       pointer|
|unicast_vlan103_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan103_macaddr_lsb|       pointer|
|unicast_vlan103_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan103_macaddr_lsb_c|       pointer|
|unicast_vlan103_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan103_macaddr_lsb_c|       pointer|
|unicast_vlan103_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan103_macaddr_lsb_c|       pointer|
|unicast_vlan103_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan103_macaddr_lsb_c|       pointer|
|unicast_vlan103_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan103_macaddr_lsb_c|       pointer|
|unicast_vlan103_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan103_macaddr_msb|       pointer|
|unicast_vlan103_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan103_macaddr_msb_c|       pointer|
|unicast_vlan103_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan103_macaddr_msb_c|       pointer|
|unicast_vlan103_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan103_macaddr_msb_c|       pointer|
|unicast_vlan103_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan103_macaddr_msb_c|       pointer|
|unicast_vlan103_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan103_macaddr_msb_c|       pointer|
|unicast_vlan104_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan104_macaddr_lsb|       pointer|
|unicast_vlan104_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan104_macaddr_lsb_c|       pointer|
|unicast_vlan104_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan104_macaddr_lsb_c|       pointer|
|unicast_vlan104_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan104_macaddr_lsb_c|       pointer|
|unicast_vlan104_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan104_macaddr_lsb_c|       pointer|
|unicast_vlan104_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan104_macaddr_lsb_c|       pointer|
|unicast_vlan104_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan104_macaddr_msb|       pointer|
|unicast_vlan104_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan104_macaddr_msb_c|       pointer|
|unicast_vlan104_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan104_macaddr_msb_c|       pointer|
|unicast_vlan104_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan104_macaddr_msb_c|       pointer|
|unicast_vlan104_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan104_macaddr_msb_c|       pointer|
|unicast_vlan104_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan104_macaddr_msb_c|       pointer|
|unicast_vlan105_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan105_macaddr_lsb|       pointer|
|unicast_vlan105_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan105_macaddr_lsb_c|       pointer|
|unicast_vlan105_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan105_macaddr_lsb_c|       pointer|
|unicast_vlan105_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan105_macaddr_lsb_c|       pointer|
|unicast_vlan105_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan105_macaddr_lsb_c|       pointer|
|unicast_vlan105_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan105_macaddr_lsb_c|       pointer|
|unicast_vlan105_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan105_macaddr_msb|       pointer|
|unicast_vlan105_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan105_macaddr_msb_c|       pointer|
|unicast_vlan105_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan105_macaddr_msb_c|       pointer|
|unicast_vlan105_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan105_macaddr_msb_c|       pointer|
|unicast_vlan105_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan105_macaddr_msb_c|       pointer|
|unicast_vlan105_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan105_macaddr_msb_c|       pointer|
|unicast_vlan106_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan106_macaddr_lsb|       pointer|
|unicast_vlan106_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan106_macaddr_lsb_c|       pointer|
|unicast_vlan106_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan106_macaddr_lsb_c|       pointer|
|unicast_vlan106_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan106_macaddr_lsb_c|       pointer|
|unicast_vlan106_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan106_macaddr_lsb_c|       pointer|
|unicast_vlan106_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan106_macaddr_lsb_c|       pointer|
|unicast_vlan106_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan106_macaddr_msb|       pointer|
|unicast_vlan106_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan106_macaddr_msb_c|       pointer|
|unicast_vlan106_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan106_macaddr_msb_c|       pointer|
|unicast_vlan106_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan106_macaddr_msb_c|       pointer|
|unicast_vlan106_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan106_macaddr_msb_c|       pointer|
|unicast_vlan106_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan106_macaddr_msb_c|       pointer|
|unicast_vlan107_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan107_macaddr_lsb|       pointer|
|unicast_vlan107_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan107_macaddr_lsb_c|       pointer|
|unicast_vlan107_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan107_macaddr_lsb_c|       pointer|
|unicast_vlan107_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan107_macaddr_lsb_c|       pointer|
|unicast_vlan107_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan107_macaddr_lsb_c|       pointer|
|unicast_vlan107_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan107_macaddr_lsb_c|       pointer|
|unicast_vlan107_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan107_macaddr_msb|       pointer|
|unicast_vlan107_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan107_macaddr_msb_c|       pointer|
|unicast_vlan107_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan107_macaddr_msb_c|       pointer|
|unicast_vlan107_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan107_macaddr_msb_c|       pointer|
|unicast_vlan107_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan107_macaddr_msb_c|       pointer|
|unicast_vlan107_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan107_macaddr_msb_c|       pointer|
|unicast_vlan108_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan108_macaddr_lsb|       pointer|
|unicast_vlan108_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan108_macaddr_lsb_c|       pointer|
|unicast_vlan108_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan108_macaddr_lsb_c|       pointer|
|unicast_vlan108_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan108_macaddr_lsb_c|       pointer|
|unicast_vlan108_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan108_macaddr_lsb_c|       pointer|
|unicast_vlan108_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan108_macaddr_lsb_c|       pointer|
|unicast_vlan108_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan108_macaddr_msb|       pointer|
|unicast_vlan108_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan108_macaddr_msb_c|       pointer|
|unicast_vlan108_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan108_macaddr_msb_c|       pointer|
|unicast_vlan108_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan108_macaddr_msb_c|       pointer|
|unicast_vlan108_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan108_macaddr_msb_c|       pointer|
|unicast_vlan108_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan108_macaddr_msb_c|       pointer|
|unicast_vlan109_macaddr_lsb                   |   in|   32|     ap_none|    unicast_vlan109_macaddr_lsb|       pointer|
|unicast_vlan109_macaddr_lsb_c_din             |  out|   32|     ap_fifo|  unicast_vlan109_macaddr_lsb_c|       pointer|
|unicast_vlan109_macaddr_lsb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan109_macaddr_lsb_c|       pointer|
|unicast_vlan109_macaddr_lsb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan109_macaddr_lsb_c|       pointer|
|unicast_vlan109_macaddr_lsb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan109_macaddr_lsb_c|       pointer|
|unicast_vlan109_macaddr_lsb_c_write           |  out|    1|     ap_fifo|  unicast_vlan109_macaddr_lsb_c|       pointer|
|unicast_vlan109_macaddr_msb                   |   in|   32|     ap_none|    unicast_vlan109_macaddr_msb|       pointer|
|unicast_vlan109_macaddr_msb_c_din             |  out|   16|     ap_fifo|  unicast_vlan109_macaddr_msb_c|       pointer|
|unicast_vlan109_macaddr_msb_c_num_data_valid  |   in|    3|     ap_fifo|  unicast_vlan109_macaddr_msb_c|       pointer|
|unicast_vlan109_macaddr_msb_c_fifo_cap        |   in|    3|     ap_fifo|  unicast_vlan109_macaddr_msb_c|       pointer|
|unicast_vlan109_macaddr_msb_c_full_n          |   in|    1|     ap_fifo|  unicast_vlan109_macaddr_msb_c|       pointer|
|unicast_vlan109_macaddr_msb_c_write           |  out|    1|     ap_fifo|  unicast_vlan109_macaddr_msb_c|       pointer|
|log_all_mask                                  |   in|   32|     ap_none|                   log_all_mask|       pointer|
|log_all_mask_c_din                            |  out|   32|     ap_fifo|                 log_all_mask_c|       pointer|
|log_all_mask_c_num_data_valid                 |   in|    3|     ap_fifo|                 log_all_mask_c|       pointer|
|log_all_mask_c_fifo_cap                       |   in|    3|     ap_fifo|                 log_all_mask_c|       pointer|
|log_all_mask_c_full_n                         |   in|    1|     ap_fifo|                 log_all_mask_c|       pointer|
|log_all_mask_c_write                          |  out|    1|     ap_fifo|                 log_all_mask_c|       pointer|
+----------------------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %log_all_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%log_all_mask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %log_all_mask"   --->   Operation 3 'read' 'log_all_mask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %log_all_mask_c, i32 %log_all_mask_read"   --->   Operation 4 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan109_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan109_macaddr_msb"   --->   Operation 6 'read' 'unicast_vlan109_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %unicast_vlan109_macaddr_msb_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan109_macaddr_msb_c, i16 %empty"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan109_macaddr_lsb"   --->   Operation 10 'read' 'unicast_vlan109_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan109_macaddr_lsb_c, i32 %unicast_vlan109_macaddr_lsb_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan108_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan108_macaddr_msb"   --->   Operation 13 'read' 'unicast_vlan108_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_95 = trunc i32 %unicast_vlan108_macaddr_msb_read"   --->   Operation 14 'trunc' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan108_macaddr_msb_c, i16 %empty_95"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan108_macaddr_lsb"   --->   Operation 17 'read' 'unicast_vlan108_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan108_macaddr_lsb_c, i32 %unicast_vlan108_macaddr_lsb_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan107_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan107_macaddr_msb"   --->   Operation 20 'read' 'unicast_vlan107_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_96 = trunc i32 %unicast_vlan107_macaddr_msb_read"   --->   Operation 21 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan107_macaddr_msb_c, i16 %empty_96"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan107_macaddr_lsb"   --->   Operation 24 'read' 'unicast_vlan107_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan107_macaddr_lsb_c, i32 %unicast_vlan107_macaddr_lsb_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan106_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan106_macaddr_msb"   --->   Operation 27 'read' 'unicast_vlan106_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %unicast_vlan106_macaddr_msb_read"   --->   Operation 28 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan106_macaddr_msb_c, i16 %empty_97"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan106_macaddr_lsb"   --->   Operation 31 'read' 'unicast_vlan106_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan106_macaddr_lsb_c, i32 %unicast_vlan106_macaddr_lsb_read"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan105_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan105_macaddr_msb"   --->   Operation 34 'read' 'unicast_vlan105_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_98 = trunc i32 %unicast_vlan105_macaddr_msb_read"   --->   Operation 35 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan105_macaddr_msb_c, i16 %empty_98"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan105_macaddr_lsb"   --->   Operation 38 'read' 'unicast_vlan105_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan105_macaddr_lsb_c, i32 %unicast_vlan105_macaddr_lsb_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan104_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan104_macaddr_msb"   --->   Operation 41 'read' 'unicast_vlan104_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_99 = trunc i32 %unicast_vlan104_macaddr_msb_read"   --->   Operation 42 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan104_macaddr_msb_c, i16 %empty_99"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan104_macaddr_lsb"   --->   Operation 45 'read' 'unicast_vlan104_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan104_macaddr_lsb_c, i32 %unicast_vlan104_macaddr_lsb_read"   --->   Operation 46 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan103_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan103_macaddr_msb"   --->   Operation 48 'read' 'unicast_vlan103_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_100 = trunc i32 %unicast_vlan103_macaddr_msb_read"   --->   Operation 49 'trunc' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan103_macaddr_msb_c, i16 %empty_100"   --->   Operation 50 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan103_macaddr_lsb"   --->   Operation 52 'read' 'unicast_vlan103_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan103_macaddr_lsb_c, i32 %unicast_vlan103_macaddr_lsb_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan102_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan102_macaddr_msb"   --->   Operation 55 'read' 'unicast_vlan102_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_101 = trunc i32 %unicast_vlan102_macaddr_msb_read"   --->   Operation 56 'trunc' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan102_macaddr_msb_c, i16 %empty_101"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan102_macaddr_lsb"   --->   Operation 59 'read' 'unicast_vlan102_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan102_macaddr_lsb_c, i32 %unicast_vlan102_macaddr_lsb_read"   --->   Operation 60 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan101_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan101_macaddr_msb"   --->   Operation 62 'read' 'unicast_vlan101_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_102 = trunc i32 %unicast_vlan101_macaddr_msb_read"   --->   Operation 63 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan101_macaddr_msb_c, i16 %empty_102"   --->   Operation 64 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan101_macaddr_lsb"   --->   Operation 66 'read' 'unicast_vlan101_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan101_macaddr_lsb_c, i32 %unicast_vlan101_macaddr_lsb_read"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan100_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan100_macaddr_msb"   --->   Operation 69 'read' 'unicast_vlan100_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_103 = trunc i32 %unicast_vlan100_macaddr_msb_read"   --->   Operation 70 'trunc' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan100_macaddr_msb_c, i16 %empty_103"   --->   Operation 71 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan100_macaddr_lsb"   --->   Operation 73 'read' 'unicast_vlan100_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan100_macaddr_lsb_c, i32 %unicast_vlan100_macaddr_lsb_read"   --->   Operation 74 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_filter_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%unicast_filter_enable_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_filter_enable"   --->   Operation 76 'read' 'unicast_filter_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_filter_enable_c, i32 %unicast_filter_enable_read"   --->   Operation 77 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicast_recv_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%multicast_recv_enable_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %multicast_recv_enable"   --->   Operation 79 'read' 'multicast_recv_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %multicast_recv_enable_c, i32 %multicast_recv_enable_read"   --->   Operation 80 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger_vlan_enable_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%logger_vlan_enable_mask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %logger_vlan_enable_mask"   --->   Operation 82 'read' 'logger_vlan_enable_mask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %logger_vlan_enable_mask_c, i32 %logger_vlan_enable_mask_read"   --->   Operation 83 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ logger_vlan_enable_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logger_vlan_enable_mask_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ multicast_recv_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multicast_recv_enable_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_filter_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_filter_enable_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan100_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan100_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan101_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan101_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan102_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan102_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan103_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan103_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan104_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan104_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan105_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan105_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan106_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan106_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan107_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan107_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan108_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan108_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan109_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_lsb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ unicast_vlan109_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_msb_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ log_all_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_all_mask_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                (specinterface) [ 00]
log_all_mask_read                (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan109_macaddr_msb_read (read         ) [ 00]
empty                            (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan109_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan108_macaddr_msb_read (read         ) [ 00]
empty_95                         (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan108_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan107_macaddr_msb_read (read         ) [ 00]
empty_96                         (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan107_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan106_macaddr_msb_read (read         ) [ 00]
empty_97                         (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan106_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan105_macaddr_msb_read (read         ) [ 00]
empty_98                         (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan105_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan104_macaddr_msb_read (read         ) [ 00]
empty_99                         (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan104_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan103_macaddr_msb_read (read         ) [ 00]
empty_100                        (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan103_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan102_macaddr_msb_read (read         ) [ 00]
empty_101                        (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan102_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan101_macaddr_msb_read (read         ) [ 00]
empty_102                        (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan101_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan100_macaddr_msb_read (read         ) [ 00]
empty_103                        (trunc        ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_vlan100_macaddr_lsb_read (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
unicast_filter_enable_read       (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
multicast_recv_enable_read       (read         ) [ 00]
write_ln0                        (write        ) [ 00]
specinterface_ln0                (specinterface) [ 00]
logger_vlan_enable_mask_read     (read         ) [ 00]
write_ln0                        (write        ) [ 00]
ret_ln0                          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="logger_vlan_enable_mask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger_vlan_enable_mask"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="logger_vlan_enable_mask_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger_vlan_enable_mask_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multicast_recv_enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast_recv_enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="multicast_recv_enable_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast_recv_enable_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="unicast_filter_enable">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_filter_enable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="unicast_filter_enable_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_filter_enable_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="unicast_vlan100_macaddr_lsb">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="unicast_vlan100_macaddr_lsb_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="unicast_vlan100_macaddr_msb">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="unicast_vlan100_macaddr_msb_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="unicast_vlan101_macaddr_lsb">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="unicast_vlan101_macaddr_lsb_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="unicast_vlan101_macaddr_msb">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="unicast_vlan101_macaddr_msb_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="unicast_vlan102_macaddr_lsb">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="unicast_vlan102_macaddr_lsb_c">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="unicast_vlan102_macaddr_msb">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="unicast_vlan102_macaddr_msb_c">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="unicast_vlan103_macaddr_lsb">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="unicast_vlan103_macaddr_lsb_c">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="unicast_vlan103_macaddr_msb">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="unicast_vlan103_macaddr_msb_c">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="unicast_vlan104_macaddr_lsb">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="unicast_vlan104_macaddr_lsb_c">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="unicast_vlan104_macaddr_msb">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="unicast_vlan104_macaddr_msb_c">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="unicast_vlan105_macaddr_lsb">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="unicast_vlan105_macaddr_lsb_c">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="unicast_vlan105_macaddr_msb">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="unicast_vlan105_macaddr_msb_c">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="unicast_vlan106_macaddr_lsb">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="unicast_vlan106_macaddr_lsb_c">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="unicast_vlan106_macaddr_msb">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="unicast_vlan106_macaddr_msb_c">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="unicast_vlan107_macaddr_lsb">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="unicast_vlan107_macaddr_lsb_c">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="unicast_vlan107_macaddr_msb">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="unicast_vlan107_macaddr_msb_c">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="unicast_vlan108_macaddr_lsb">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="unicast_vlan108_macaddr_lsb_c">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="unicast_vlan108_macaddr_msb">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="unicast_vlan108_macaddr_msb_c">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="unicast_vlan109_macaddr_lsb">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="unicast_vlan109_macaddr_lsb_c">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_lsb_c"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="unicast_vlan109_macaddr_msb">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="unicast_vlan109_macaddr_msb_c">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_msb_c"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="log_all_mask">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_all_mask"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="log_all_mask_c">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_all_mask_c"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="log_all_mask_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_all_mask_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="unicast_vlan109_macaddr_msb_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan109_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="unicast_vlan109_macaddr_lsb_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan109_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="unicast_vlan108_macaddr_msb_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan108_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="unicast_vlan108_macaddr_lsb_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan108_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="unicast_vlan107_macaddr_msb_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan107_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln0_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="unicast_vlan107_macaddr_lsb_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan107_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln0_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="unicast_vlan106_macaddr_msb_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan106_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln0_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="unicast_vlan106_macaddr_lsb_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan106_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln0_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="unicast_vlan105_macaddr_msb_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan105_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln0_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="unicast_vlan105_macaddr_lsb_read_read_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan105_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln0_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="unicast_vlan104_macaddr_msb_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan104_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln0_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="unicast_vlan104_macaddr_lsb_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan104_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln0_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="unicast_vlan103_macaddr_msb_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan103_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="write_ln0_write_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="unicast_vlan103_macaddr_lsb_read_read_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan103_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="write_ln0_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="unicast_vlan102_macaddr_msb_read_read_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan102_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="write_ln0_write_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="unicast_vlan102_macaddr_lsb_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan102_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln0_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="unicast_vlan101_macaddr_msb_read_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan101_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="write_ln0_write_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="unicast_vlan101_macaddr_lsb_read_read_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan101_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="write_ln0_write_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="unicast_vlan100_macaddr_msb_read_read_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan100_macaddr_msb_read/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="write_ln0_write_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="unicast_vlan100_macaddr_lsb_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_vlan100_macaddr_lsb_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="write_ln0_write_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="unicast_filter_enable_read_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unicast_filter_enable_read/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="write_ln0_write_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="0" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="multicast_recv_enable_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multicast_recv_enable_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="write_ln0_write_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="32" slack="0"/>
<pin id="426" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="logger_vlan_enable_mask_read_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logger_vlan_enable_mask_read/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="write_ln0_write_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_95_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_95/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_96_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_96/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="empty_97_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_97/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_98_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_98/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="empty_99_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_99/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="empty_100_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_100/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_101_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_101/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="empty_102_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_102/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="empty_103_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_103/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="112" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="92" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="114" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="94" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="112" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="116" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="90" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="112" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="114" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="86" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="145" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="112" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="80" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="116" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="112" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="114" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="112" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="116" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="114" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="199" pin="2"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="112" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="116" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="112" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="114" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="112" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="116" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="112" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="114" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="112" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="116" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="112" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="112" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="116" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="112" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="114" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="307" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="112" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="116" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="114" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="112" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="116" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="112" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="112" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="116" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="112" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="12" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="114" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="14" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="388" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="8" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="114" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="10" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="112" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="4" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="114" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="6" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="112" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="114" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="2" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="132" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="452"><net_src comp="159" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="457"><net_src comp="186" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="462"><net_src comp="213" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="467"><net_src comp="240" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="472"><net_src comp="267" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="477"><net_src comp="294" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="482"><net_src comp="321" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="487"><net_src comp="348" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="492"><net_src comp="375" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="381" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: logger_vlan_enable_mask | {}
	Port: logger_vlan_enable_mask_c | {1 }
	Port: multicast_recv_enable | {}
	Port: multicast_recv_enable_c | {1 }
	Port: unicast_filter_enable | {}
	Port: unicast_filter_enable_c | {1 }
	Port: unicast_vlan100_macaddr_lsb | {}
	Port: unicast_vlan100_macaddr_lsb_c | {1 }
	Port: unicast_vlan100_macaddr_msb | {}
	Port: unicast_vlan100_macaddr_msb_c | {1 }
	Port: unicast_vlan101_macaddr_lsb | {}
	Port: unicast_vlan101_macaddr_lsb_c | {1 }
	Port: unicast_vlan101_macaddr_msb | {}
	Port: unicast_vlan101_macaddr_msb_c | {1 }
	Port: unicast_vlan102_macaddr_lsb | {}
	Port: unicast_vlan102_macaddr_lsb_c | {1 }
	Port: unicast_vlan102_macaddr_msb | {}
	Port: unicast_vlan102_macaddr_msb_c | {1 }
	Port: unicast_vlan103_macaddr_lsb | {}
	Port: unicast_vlan103_macaddr_lsb_c | {1 }
	Port: unicast_vlan103_macaddr_msb | {}
	Port: unicast_vlan103_macaddr_msb_c | {1 }
	Port: unicast_vlan104_macaddr_lsb | {}
	Port: unicast_vlan104_macaddr_lsb_c | {1 }
	Port: unicast_vlan104_macaddr_msb | {}
	Port: unicast_vlan104_macaddr_msb_c | {1 }
	Port: unicast_vlan105_macaddr_lsb | {}
	Port: unicast_vlan105_macaddr_lsb_c | {1 }
	Port: unicast_vlan105_macaddr_msb | {}
	Port: unicast_vlan105_macaddr_msb_c | {1 }
	Port: unicast_vlan106_macaddr_lsb | {}
	Port: unicast_vlan106_macaddr_lsb_c | {1 }
	Port: unicast_vlan106_macaddr_msb | {}
	Port: unicast_vlan106_macaddr_msb_c | {1 }
	Port: unicast_vlan107_macaddr_lsb | {}
	Port: unicast_vlan107_macaddr_lsb_c | {1 }
	Port: unicast_vlan107_macaddr_msb | {}
	Port: unicast_vlan107_macaddr_msb_c | {1 }
	Port: unicast_vlan108_macaddr_lsb | {}
	Port: unicast_vlan108_macaddr_lsb_c | {1 }
	Port: unicast_vlan108_macaddr_msb | {}
	Port: unicast_vlan108_macaddr_msb_c | {1 }
	Port: unicast_vlan109_macaddr_lsb | {}
	Port: unicast_vlan109_macaddr_lsb_c | {1 }
	Port: unicast_vlan109_macaddr_msb | {}
	Port: unicast_vlan109_macaddr_msb_c | {1 }
	Port: log_all_mask | {}
	Port: log_all_mask_c | {1 }
 - Input state : 
	Port: entry_proc : logger_vlan_enable_mask | {1 }
	Port: entry_proc : logger_vlan_enable_mask_c | {}
	Port: entry_proc : multicast_recv_enable | {1 }
	Port: entry_proc : multicast_recv_enable_c | {}
	Port: entry_proc : unicast_filter_enable | {1 }
	Port: entry_proc : unicast_filter_enable_c | {}
	Port: entry_proc : unicast_vlan100_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan100_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan100_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan100_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan101_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan101_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan101_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan101_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan102_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan102_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan102_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan102_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan103_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan103_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan103_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan103_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan104_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan104_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan104_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan104_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan105_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan105_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan105_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan105_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan106_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan106_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan106_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan106_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan107_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan107_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan107_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan107_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan108_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan108_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan108_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan108_macaddr_msb_c | {}
	Port: entry_proc : unicast_vlan109_macaddr_lsb | {1 }
	Port: entry_proc : unicast_vlan109_macaddr_lsb_c | {}
	Port: entry_proc : unicast_vlan109_macaddr_msb | {1 }
	Port: entry_proc : unicast_vlan109_macaddr_msb_c | {}
	Port: entry_proc : log_all_mask | {1 }
	Port: entry_proc : log_all_mask_c | {}
  - Chain level:
	State 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|
| Operation|                Functional Unit               |
|----------|----------------------------------------------|
|          |         log_all_mask_read_read_fu_118        |
|          | unicast_vlan109_macaddr_msb_read_read_fu_132 |
|          | unicast_vlan109_macaddr_lsb_read_read_fu_145 |
|          | unicast_vlan108_macaddr_msb_read_read_fu_159 |
|          | unicast_vlan108_macaddr_lsb_read_read_fu_172 |
|          | unicast_vlan107_macaddr_msb_read_read_fu_186 |
|          | unicast_vlan107_macaddr_lsb_read_read_fu_199 |
|          | unicast_vlan106_macaddr_msb_read_read_fu_213 |
|          | unicast_vlan106_macaddr_lsb_read_read_fu_226 |
|          | unicast_vlan105_macaddr_msb_read_read_fu_240 |
|          | unicast_vlan105_macaddr_lsb_read_read_fu_253 |
|   read   | unicast_vlan104_macaddr_msb_read_read_fu_267 |
|          | unicast_vlan104_macaddr_lsb_read_read_fu_280 |
|          | unicast_vlan103_macaddr_msb_read_read_fu_294 |
|          | unicast_vlan103_macaddr_lsb_read_read_fu_307 |
|          | unicast_vlan102_macaddr_msb_read_read_fu_321 |
|          | unicast_vlan102_macaddr_lsb_read_read_fu_334 |
|          | unicast_vlan101_macaddr_msb_read_read_fu_348 |
|          | unicast_vlan101_macaddr_lsb_read_read_fu_361 |
|          | unicast_vlan100_macaddr_msb_read_read_fu_375 |
|          | unicast_vlan100_macaddr_lsb_read_read_fu_388 |
|          |    unicast_filter_enable_read_read_fu_402    |
|          |    multicast_recv_enable_read_read_fu_416    |
|          |   logger_vlan_enable_mask_read_read_fu_430   |
|----------|----------------------------------------------|
|          |            write_ln0_write_fu_124            |
|          |            write_ln0_write_fu_138            |
|          |            write_ln0_write_fu_151            |
|          |            write_ln0_write_fu_165            |
|          |            write_ln0_write_fu_178            |
|          |            write_ln0_write_fu_192            |
|          |            write_ln0_write_fu_205            |
|          |            write_ln0_write_fu_219            |
|          |            write_ln0_write_fu_232            |
|          |            write_ln0_write_fu_246            |
|          |            write_ln0_write_fu_259            |
|   write  |            write_ln0_write_fu_273            |
|          |            write_ln0_write_fu_286            |
|          |            write_ln0_write_fu_300            |
|          |            write_ln0_write_fu_313            |
|          |            write_ln0_write_fu_327            |
|          |            write_ln0_write_fu_340            |
|          |            write_ln0_write_fu_354            |
|          |            write_ln0_write_fu_367            |
|          |            write_ln0_write_fu_381            |
|          |            write_ln0_write_fu_394            |
|          |            write_ln0_write_fu_408            |
|          |            write_ln0_write_fu_422            |
|          |            write_ln0_write_fu_436            |
|----------|----------------------------------------------|
|          |                 empty_fu_444                 |
|          |                empty_95_fu_449               |
|          |                empty_96_fu_454               |
|          |                empty_97_fu_459               |
|   trunc  |                empty_98_fu_464               |
|          |                empty_99_fu_469               |
|          |               empty_100_fu_474               |
|          |               empty_101_fu_479               |
|          |               empty_102_fu_484               |
|          |               empty_103_fu_489               |
|----------|----------------------------------------------|
|   Total  |                                              |
|----------|----------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
