diff --git a/.metals/metals.lock.db b/.metals/metals.lock.db
deleted file mode 100644
index 9fb16a5..0000000
--- a/.metals/metals.lock.db
+++ /dev/null
@@ -1,6 +0,0 @@
-#FileLock
-#Thu Aug 11 08:27:48 CST 2022
-hostName=localhost
-id=1828a4cd972200d4980ca3565916d83cb10fbc0f8b8
-method=file
-server=localhost\:37955
diff --git a/.metals/metals.mv.db b/.metals/metals.mv.db
index 364f2d9..27e209c 100644
Binary files a/.metals/metals.mv.db and b/.metals/metals.mv.db differ
diff --git a/myCPU.anno.json b/myCPU.anno.json
index abfe3d7..b95b478 100644
--- a/myCPU.anno.json
+++ b/myCPU.anno.json
@@ -163,12 +163,5 @@
     "sources":[
       "~myCPU|myCPU>io_master_bvalid"
     ]
-  },
-  {
-    "class":"firrtl.transforms.CombinationalPath",
-    "sink":"~myCPU|myCPU>io_master_rready",
-    "sources":[
-      "~myCPU|myCPU>io_master_rvalid"
-    ]
   }
 ]
\ No newline at end of file
diff --git a/myCPU.fir b/myCPU.fir
index bc59163..00c326d 100644
--- a/myCPU.fir
+++ b/myCPU.fir
@@ -1844,132 +1844,134 @@ circuit myCPU :
     inst regFile of RegisterFile @[datapath.scala 266:29]
     regFile.clock <= clock
     regFile.reset <= reset
-    node _stall_T = eq(io.icache.cpu_response.ready, UInt<1>("h0")) @[datapath.scala 271:21]
-    node _stall_T_1 = orr(em_pipe_reg.ld_type) @[datapath.scala 271:77]
-    node _stall_T_2 = orr(em_pipe_reg.st_type) @[datapath.scala 271:104]
-    node _stall_T_3 = or(_stall_T_1, _stall_T_2) @[datapath.scala 271:81]
-    node _stall_T_4 = and(_stall_T_3, em_pipe_reg.enable) @[datapath.scala 271:109]
-    node _stall_T_5 = eq(io.dcache.cpu_response.ready, UInt<1>("h0")) @[datapath.scala 271:134]
-    node _stall_T_6 = and(_stall_T_4, _stall_T_5) @[datapath.scala 271:131]
-    node stall = or(_stall_T, _stall_T_6) @[datapath.scala 271:51]
-    inst csr of CSR @[datapath.scala 273:25]
+    node _started_T = asUInt(reset) @[datapath.scala 271:37]
+    reg started : UInt<1>, clock with :
+      reset => (UInt<1>("h0"), started) @[datapath.scala 271:30]
+    started <= _started_T @[datapath.scala 271:30]
+    node _stall_T = eq(io.icache.cpu_response.ready, UInt<1>("h0")) @[datapath.scala 272:21]
+    node _stall_T_1 = orr(em_pipe_reg.ld_type) @[datapath.scala 272:77]
+    node _stall_T_2 = orr(em_pipe_reg.st_type) @[datapath.scala 272:104]
+    node _stall_T_3 = or(_stall_T_1, _stall_T_2) @[datapath.scala 272:81]
+    node _stall_T_4 = and(_stall_T_3, em_pipe_reg.enable) @[datapath.scala 272:109]
+    node _stall_T_5 = eq(io.dcache.cpu_response.ready, UInt<1>("h0")) @[datapath.scala 272:135]
+    node _stall_T_6 = and(_stall_T_4, _stall_T_5) @[datapath.scala 272:131]
+    node stall = or(_stall_T, _stall_T_6) @[datapath.scala 272:51]
+    inst csr of CSR @[datapath.scala 275:25]
     csr.clock <= clock
     csr.reset <= reset
-    wire jump_addr : UInt<64> @[datapath.scala 275:29]
-    inst gpr_ptr of gpr_ptr @[datapath.scala 276:29]
+    wire jump_addr : UInt<64> @[datapath.scala 277:29]
+    inst gpr_ptr of gpr_ptr @[datapath.scala 278:29]
     gpr_ptr.regfile is invalid
     gpr_ptr.reset is invalid
     gpr_ptr.clock is invalid
-    regFile.io.raddr[2] <= UInt<1>("h0") @[datapath.scala 279:29]
-    regFile.io.raddr[3] <= UInt<1>("h0") @[datapath.scala 281:37]
-    gpr_ptr.regfile[0] <= regFile.io.rdata[3] @[datapath.scala 282:41]
-    regFile.io.raddr[4] <= UInt<1>("h1") @[datapath.scala 281:37]
-    gpr_ptr.regfile[1] <= regFile.io.rdata[4] @[datapath.scala 282:41]
-    regFile.io.raddr[5] <= UInt<2>("h2") @[datapath.scala 281:37]
-    gpr_ptr.regfile[2] <= regFile.io.rdata[5] @[datapath.scala 282:41]
-    regFile.io.raddr[6] <= UInt<2>("h3") @[datapath.scala 281:37]
-    gpr_ptr.regfile[3] <= regFile.io.rdata[6] @[datapath.scala 282:41]
-    regFile.io.raddr[7] <= UInt<3>("h4") @[datapath.scala 281:37]
-    gpr_ptr.regfile[4] <= regFile.io.rdata[7] @[datapath.scala 282:41]
-    regFile.io.raddr[8] <= UInt<3>("h5") @[datapath.scala 281:37]
-    gpr_ptr.regfile[5] <= regFile.io.rdata[8] @[datapath.scala 282:41]
-    regFile.io.raddr[9] <= UInt<3>("h6") @[datapath.scala 281:37]
-    gpr_ptr.regfile[6] <= regFile.io.rdata[9] @[datapath.scala 282:41]
-    regFile.io.raddr[10] <= UInt<3>("h7") @[datapath.scala 281:37]
-    gpr_ptr.regfile[7] <= regFile.io.rdata[10] @[datapath.scala 282:41]
-    regFile.io.raddr[11] <= UInt<4>("h8") @[datapath.scala 281:37]
-    gpr_ptr.regfile[8] <= regFile.io.rdata[11] @[datapath.scala 282:41]
-    regFile.io.raddr[12] <= UInt<4>("h9") @[datapath.scala 281:37]
-    gpr_ptr.regfile[9] <= regFile.io.rdata[12] @[datapath.scala 282:41]
-    regFile.io.raddr[13] <= UInt<4>("ha") @[datapath.scala 281:37]
-    gpr_ptr.regfile[10] <= regFile.io.rdata[13] @[datapath.scala 282:41]
-    regFile.io.raddr[14] <= UInt<4>("hb") @[datapath.scala 281:37]
-    gpr_ptr.regfile[11] <= regFile.io.rdata[14] @[datapath.scala 282:41]
-    regFile.io.raddr[15] <= UInt<4>("hc") @[datapath.scala 281:37]
-    gpr_ptr.regfile[12] <= regFile.io.rdata[15] @[datapath.scala 282:41]
-    regFile.io.raddr[16] <= UInt<4>("hd") @[datapath.scala 281:37]
-    gpr_ptr.regfile[13] <= regFile.io.rdata[16] @[datapath.scala 282:41]
-    regFile.io.raddr[17] <= UInt<4>("he") @[datapath.scala 281:37]
-    gpr_ptr.regfile[14] <= regFile.io.rdata[17] @[datapath.scala 282:41]
-    regFile.io.raddr[18] <= UInt<4>("hf") @[datapath.scala 281:37]
-    gpr_ptr.regfile[15] <= regFile.io.rdata[18] @[datapath.scala 282:41]
-    regFile.io.raddr[19] <= UInt<5>("h10") @[datapath.scala 281:37]
-    gpr_ptr.regfile[16] <= regFile.io.rdata[19] @[datapath.scala 282:41]
-    regFile.io.raddr[20] <= UInt<5>("h11") @[datapath.scala 281:37]
-    gpr_ptr.regfile[17] <= regFile.io.rdata[20] @[datapath.scala 282:41]
-    regFile.io.raddr[21] <= UInt<5>("h12") @[datapath.scala 281:37]
-    gpr_ptr.regfile[18] <= regFile.io.rdata[21] @[datapath.scala 282:41]
-    regFile.io.raddr[22] <= UInt<5>("h13") @[datapath.scala 281:37]
-    gpr_ptr.regfile[19] <= regFile.io.rdata[22] @[datapath.scala 282:41]
-    regFile.io.raddr[23] <= UInt<5>("h14") @[datapath.scala 281:37]
-    gpr_ptr.regfile[20] <= regFile.io.rdata[23] @[datapath.scala 282:41]
-    regFile.io.raddr[24] <= UInt<5>("h15") @[datapath.scala 281:37]
-    gpr_ptr.regfile[21] <= regFile.io.rdata[24] @[datapath.scala 282:41]
-    regFile.io.raddr[25] <= UInt<5>("h16") @[datapath.scala 281:37]
-    gpr_ptr.regfile[22] <= regFile.io.rdata[25] @[datapath.scala 282:41]
-    regFile.io.raddr[26] <= UInt<5>("h17") @[datapath.scala 281:37]
-    gpr_ptr.regfile[23] <= regFile.io.rdata[26] @[datapath.scala 282:41]
-    regFile.io.raddr[27] <= UInt<5>("h18") @[datapath.scala 281:37]
-    gpr_ptr.regfile[24] <= regFile.io.rdata[27] @[datapath.scala 282:41]
-    regFile.io.raddr[28] <= UInt<5>("h19") @[datapath.scala 281:37]
-    gpr_ptr.regfile[25] <= regFile.io.rdata[28] @[datapath.scala 282:41]
-    regFile.io.raddr[29] <= UInt<5>("h1a") @[datapath.scala 281:37]
-    gpr_ptr.regfile[26] <= regFile.io.rdata[29] @[datapath.scala 282:41]
-    regFile.io.raddr[30] <= UInt<5>("h1b") @[datapath.scala 281:37]
-    gpr_ptr.regfile[27] <= regFile.io.rdata[30] @[datapath.scala 282:41]
-    regFile.io.raddr[31] <= UInt<5>("h1c") @[datapath.scala 281:37]
-    gpr_ptr.regfile[28] <= regFile.io.rdata[31] @[datapath.scala 282:41]
-    regFile.io.raddr[32] <= UInt<5>("h1d") @[datapath.scala 281:37]
-    gpr_ptr.regfile[29] <= regFile.io.rdata[32] @[datapath.scala 282:41]
-    regFile.io.raddr[33] <= UInt<5>("h1e") @[datapath.scala 281:37]
-    gpr_ptr.regfile[30] <= regFile.io.rdata[33] @[datapath.scala 282:41]
-    regFile.io.raddr[34] <= UInt<5>("h1f") @[datapath.scala 281:37]
-    gpr_ptr.regfile[31] <= regFile.io.rdata[34] @[datapath.scala 282:41]
-    gpr_ptr.clock <= clock @[datapath.scala 286:26]
-    gpr_ptr.reset <= reset @[datapath.scala 287:26]
-    csr.io.extern <= UInt<1>("h0") @[datapath.scala 290:23]
-    csr.io.int_timer <= UInt<1>("h0") @[datapath.scala 291:26]
-    csr.io.int_soft <= UInt<1>("h0") @[datapath.scala 292:25]
-    csr.io.stall <= stall @[datapath.scala 301:22]
+    regFile.io.raddr[2] <= UInt<1>("h0") @[datapath.scala 281:29]
+    regFile.io.raddr[3] <= UInt<1>("h0") @[datapath.scala 283:37]
+    gpr_ptr.regfile[0] <= regFile.io.rdata[3] @[datapath.scala 284:41]
+    regFile.io.raddr[4] <= UInt<1>("h1") @[datapath.scala 283:37]
+    gpr_ptr.regfile[1] <= regFile.io.rdata[4] @[datapath.scala 284:41]
+    regFile.io.raddr[5] <= UInt<2>("h2") @[datapath.scala 283:37]
+    gpr_ptr.regfile[2] <= regFile.io.rdata[5] @[datapath.scala 284:41]
+    regFile.io.raddr[6] <= UInt<2>("h3") @[datapath.scala 283:37]
+    gpr_ptr.regfile[3] <= regFile.io.rdata[6] @[datapath.scala 284:41]
+    regFile.io.raddr[7] <= UInt<3>("h4") @[datapath.scala 283:37]
+    gpr_ptr.regfile[4] <= regFile.io.rdata[7] @[datapath.scala 284:41]
+    regFile.io.raddr[8] <= UInt<3>("h5") @[datapath.scala 283:37]
+    gpr_ptr.regfile[5] <= regFile.io.rdata[8] @[datapath.scala 284:41]
+    regFile.io.raddr[9] <= UInt<3>("h6") @[datapath.scala 283:37]
+    gpr_ptr.regfile[6] <= regFile.io.rdata[9] @[datapath.scala 284:41]
+    regFile.io.raddr[10] <= UInt<3>("h7") @[datapath.scala 283:37]
+    gpr_ptr.regfile[7] <= regFile.io.rdata[10] @[datapath.scala 284:41]
+    regFile.io.raddr[11] <= UInt<4>("h8") @[datapath.scala 283:37]
+    gpr_ptr.regfile[8] <= regFile.io.rdata[11] @[datapath.scala 284:41]
+    regFile.io.raddr[12] <= UInt<4>("h9") @[datapath.scala 283:37]
+    gpr_ptr.regfile[9] <= regFile.io.rdata[12] @[datapath.scala 284:41]
+    regFile.io.raddr[13] <= UInt<4>("ha") @[datapath.scala 283:37]
+    gpr_ptr.regfile[10] <= regFile.io.rdata[13] @[datapath.scala 284:41]
+    regFile.io.raddr[14] <= UInt<4>("hb") @[datapath.scala 283:37]
+    gpr_ptr.regfile[11] <= regFile.io.rdata[14] @[datapath.scala 284:41]
+    regFile.io.raddr[15] <= UInt<4>("hc") @[datapath.scala 283:37]
+    gpr_ptr.regfile[12] <= regFile.io.rdata[15] @[datapath.scala 284:41]
+    regFile.io.raddr[16] <= UInt<4>("hd") @[datapath.scala 283:37]
+    gpr_ptr.regfile[13] <= regFile.io.rdata[16] @[datapath.scala 284:41]
+    regFile.io.raddr[17] <= UInt<4>("he") @[datapath.scala 283:37]
+    gpr_ptr.regfile[14] <= regFile.io.rdata[17] @[datapath.scala 284:41]
+    regFile.io.raddr[18] <= UInt<4>("hf") @[datapath.scala 283:37]
+    gpr_ptr.regfile[15] <= regFile.io.rdata[18] @[datapath.scala 284:41]
+    regFile.io.raddr[19] <= UInt<5>("h10") @[datapath.scala 283:37]
+    gpr_ptr.regfile[16] <= regFile.io.rdata[19] @[datapath.scala 284:41]
+    regFile.io.raddr[20] <= UInt<5>("h11") @[datapath.scala 283:37]
+    gpr_ptr.regfile[17] <= regFile.io.rdata[20] @[datapath.scala 284:41]
+    regFile.io.raddr[21] <= UInt<5>("h12") @[datapath.scala 283:37]
+    gpr_ptr.regfile[18] <= regFile.io.rdata[21] @[datapath.scala 284:41]
+    regFile.io.raddr[22] <= UInt<5>("h13") @[datapath.scala 283:37]
+    gpr_ptr.regfile[19] <= regFile.io.rdata[22] @[datapath.scala 284:41]
+    regFile.io.raddr[23] <= UInt<5>("h14") @[datapath.scala 283:37]
+    gpr_ptr.regfile[20] <= regFile.io.rdata[23] @[datapath.scala 284:41]
+    regFile.io.raddr[24] <= UInt<5>("h15") @[datapath.scala 283:37]
+    gpr_ptr.regfile[21] <= regFile.io.rdata[24] @[datapath.scala 284:41]
+    regFile.io.raddr[25] <= UInt<5>("h16") @[datapath.scala 283:37]
+    gpr_ptr.regfile[22] <= regFile.io.rdata[25] @[datapath.scala 284:41]
+    regFile.io.raddr[26] <= UInt<5>("h17") @[datapath.scala 283:37]
+    gpr_ptr.regfile[23] <= regFile.io.rdata[26] @[datapath.scala 284:41]
+    regFile.io.raddr[27] <= UInt<5>("h18") @[datapath.scala 283:37]
+    gpr_ptr.regfile[24] <= regFile.io.rdata[27] @[datapath.scala 284:41]
+    regFile.io.raddr[28] <= UInt<5>("h19") @[datapath.scala 283:37]
+    gpr_ptr.regfile[25] <= regFile.io.rdata[28] @[datapath.scala 284:41]
+    regFile.io.raddr[29] <= UInt<5>("h1a") @[datapath.scala 283:37]
+    gpr_ptr.regfile[26] <= regFile.io.rdata[29] @[datapath.scala 284:41]
+    regFile.io.raddr[30] <= UInt<5>("h1b") @[datapath.scala 283:37]
+    gpr_ptr.regfile[27] <= regFile.io.rdata[30] @[datapath.scala 284:41]
+    regFile.io.raddr[31] <= UInt<5>("h1c") @[datapath.scala 283:37]
+    gpr_ptr.regfile[28] <= regFile.io.rdata[31] @[datapath.scala 284:41]
+    regFile.io.raddr[32] <= UInt<5>("h1d") @[datapath.scala 283:37]
+    gpr_ptr.regfile[29] <= regFile.io.rdata[32] @[datapath.scala 284:41]
+    regFile.io.raddr[33] <= UInt<5>("h1e") @[datapath.scala 283:37]
+    gpr_ptr.regfile[30] <= regFile.io.rdata[33] @[datapath.scala 284:41]
+    regFile.io.raddr[34] <= UInt<5>("h1f") @[datapath.scala 283:37]
+    gpr_ptr.regfile[31] <= regFile.io.rdata[34] @[datapath.scala 284:41]
+    gpr_ptr.clock <= clock @[datapath.scala 288:26]
+    gpr_ptr.reset <= reset @[datapath.scala 289:26]
+    csr.io.extern <= UInt<1>("h0") @[datapath.scala 292:23]
+    csr.io.int_timer <= UInt<1>("h0") @[datapath.scala 293:26]
+    csr.io.int_soft <= UInt<1>("h0") @[datapath.scala 294:25]
+    csr.io.stall <= stall @[datapath.scala 303:22]
     wire br_flush : UInt<1>
     br_flush <= UInt<1>("h0")
     wire jmp_flush : UInt<1>
     jmp_flush <= UInt<1>("h0")
     wire csr_atomic_flush : UInt<4>
     csr_atomic_flush <= UInt<4>("h0")
-    node _csr_atomic_flush_T = neq(mw_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 308:80]
-    node _csr_atomic_flush_T_1 = and(mw_pipe_reg.enable, _csr_atomic_flush_T) @[datapath.scala 308:52]
-    node _csr_atomic_flush_T_2 = neq(em_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 309:108]
-    node _csr_atomic_flush_T_3 = and(em_pipe_reg.enable, _csr_atomic_flush_T_2) @[datapath.scala 309:80]
-    node _csr_atomic_flush_T_4 = neq(de_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 310:116]
-    node _csr_atomic_flush_T_5 = and(de_pipe_reg.enable, _csr_atomic_flush_T_4) @[datapath.scala 310:88]
-    node _csr_atomic_flush_T_6 = neq(io.ctrl.csr_cmd, UInt<3>("h0")) @[datapath.scala 311:115]
-    node _csr_atomic_flush_T_7 = and(fd_pipe_reg.enable, _csr_atomic_flush_T_6) @[datapath.scala 311:96]
-    node _csr_atomic_flush_T_8 = mux(_csr_atomic_flush_T_7, UInt<1>("h1"), UInt<1>("h0")) @[datapath.scala 311:76]
-    node _csr_atomic_flush_T_9 = mux(_csr_atomic_flush_T_5, UInt<2>("h3"), _csr_atomic_flush_T_8) @[datapath.scala 310:68]
-    node _csr_atomic_flush_T_10 = mux(_csr_atomic_flush_T_3, UInt<3>("h7"), _csr_atomic_flush_T_9) @[datapath.scala 309:60]
-    node _csr_atomic_flush_T_11 = mux(_csr_atomic_flush_T_1, UInt<4>("hf"), _csr_atomic_flush_T_10) @[datapath.scala 308:32]
-    csr_atomic_flush <= _csr_atomic_flush_T_11 @[datapath.scala 308:26]
-    node _flush_fd_T = bits(csr.io.flush_mask, 0, 0) @[datapath.scala 316:41]
-    node _flush_fd_T_1 = or(_flush_fd_T, br_flush) @[datapath.scala 316:45]
-    node _flush_fd_T_2 = or(_flush_fd_T_1, jmp_flush) @[datapath.scala 316:57]
-    node _flush_fd_T_3 = bits(csr_atomic_flush, 0, 0) @[datapath.scala 316:89]
-    node flush_fd = or(_flush_fd_T_2, _flush_fd_T_3) @[datapath.scala 316:70]
-    node _flush_de_T = bits(csr.io.flush_mask, 1, 1) @[datapath.scala 317:41]
-    node _flush_de_T_1 = or(_flush_de_T, br_flush) @[datapath.scala 317:49]
-    node _flush_de_T_2 = or(_flush_de_T_1, jmp_flush) @[datapath.scala 317:65]
-    node _flush_de_T_3 = bits(csr_atomic_flush, 1, 1) @[datapath.scala 317:97]
-    node flush_de = or(_flush_de_T_2, _flush_de_T_3) @[datapath.scala 317:78]
-    node _flush_em_T = bits(csr.io.flush_mask, 2, 2) @[datapath.scala 318:41]
-    node _flush_em_T_1 = bits(csr_atomic_flush, 2, 2) @[datapath.scala 318:68]
-    node flush_em = or(_flush_em_T, _flush_em_T_1) @[datapath.scala 318:49]
-    node _flush_mw_T = bits(csr.io.flush_mask, 3, 3) @[datapath.scala 319:41]
-    node _flush_mw_T_1 = bits(csr_atomic_flush, 3, 3) @[datapath.scala 319:64]
-    node flush_mw = or(_flush_mw_T, _flush_mw_T_1) @[datapath.scala 319:45]
-    node _started_T = asUInt(reset) @[datapath.scala 323:37]
-    reg started : UInt<1>, clock with :
-      reset => (UInt<1>("h0"), started) @[datapath.scala 323:30]
-    started <= _started_T @[datapath.scala 323:30]
+    node _csr_atomic_flush_T = neq(mw_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 310:80]
+    node _csr_atomic_flush_T_1 = and(mw_pipe_reg.enable, _csr_atomic_flush_T) @[datapath.scala 310:52]
+    node _csr_atomic_flush_T_2 = neq(em_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 311:108]
+    node _csr_atomic_flush_T_3 = and(em_pipe_reg.enable, _csr_atomic_flush_T_2) @[datapath.scala 311:80]
+    node _csr_atomic_flush_T_4 = neq(de_pipe_reg.csr_write_op, UInt<3>("h0")) @[datapath.scala 312:116]
+    node _csr_atomic_flush_T_5 = and(de_pipe_reg.enable, _csr_atomic_flush_T_4) @[datapath.scala 312:88]
+    node _csr_atomic_flush_T_6 = neq(io.ctrl.csr_cmd, UInt<3>("h0")) @[datapath.scala 313:115]
+    node _csr_atomic_flush_T_7 = and(fd_pipe_reg.enable, _csr_atomic_flush_T_6) @[datapath.scala 313:96]
+    node _csr_atomic_flush_T_8 = mux(_csr_atomic_flush_T_7, UInt<1>("h1"), UInt<1>("h0")) @[datapath.scala 313:76]
+    node _csr_atomic_flush_T_9 = mux(_csr_atomic_flush_T_5, UInt<2>("h3"), _csr_atomic_flush_T_8) @[datapath.scala 312:68]
+    node _csr_atomic_flush_T_10 = mux(_csr_atomic_flush_T_3, UInt<3>("h7"), _csr_atomic_flush_T_9) @[datapath.scala 311:60]
+    node _csr_atomic_flush_T_11 = mux(_csr_atomic_flush_T_1, UInt<4>("hf"), _csr_atomic_flush_T_10) @[datapath.scala 310:32]
+    csr_atomic_flush <= _csr_atomic_flush_T_11 @[datapath.scala 310:26]
+    node _flush_fd_T = bits(csr.io.flush_mask, 0, 0) @[datapath.scala 318:41]
+    node _flush_fd_T_1 = or(br_flush, jmp_flush) @[datapath.scala 318:58]
+    node _flush_fd_T_2 = or(_flush_fd_T, _flush_fd_T_1) @[datapath.scala 318:45]
+    node _flush_fd_T_3 = bits(csr_atomic_flush, 0, 0) @[datapath.scala 318:91]
+    node flush_fd = or(_flush_fd_T_2, _flush_fd_T_3) @[datapath.scala 318:72]
+    node _flush_de_T = bits(csr.io.flush_mask, 1, 1) @[datapath.scala 319:41]
+    node _flush_de_T_1 = or(br_flush, jmp_flush) @[datapath.scala 319:63]
+    node _flush_de_T_2 = eq(stall, UInt<1>("h0")) @[datapath.scala 319:80]
+    node _flush_de_T_3 = and(_flush_de_T_1, _flush_de_T_2) @[datapath.scala 319:77]
+    node _flush_de_T_4 = or(_flush_de_T, _flush_de_T_3) @[datapath.scala 319:49]
+    node _flush_de_T_5 = bits(csr_atomic_flush, 1, 1) @[datapath.scala 319:107]
+    node flush_de = or(_flush_de_T_4, _flush_de_T_5) @[datapath.scala 319:88]
+    node _flush_em_T = bits(csr.io.flush_mask, 2, 2) @[datapath.scala 320:41]
+    node _flush_em_T_1 = bits(csr_atomic_flush, 2, 2) @[datapath.scala 320:68]
+    node flush_em = or(_flush_em_T, _flush_em_T_1) @[datapath.scala 320:49]
+    node _flush_mw_T = bits(csr.io.flush_mask, 3, 3) @[datapath.scala 321:41]
+    node _flush_mw_T_1 = bits(csr_atomic_flush, 3, 3) @[datapath.scala 321:64]
+    node flush_mw = or(_flush_mw_T, _flush_mw_T_1) @[datapath.scala 321:45]
     wire brCond_taken : UInt<1>
     brCond_taken <= UInt<1>("h0")
     wire is_kill_inst : UInt<1>
@@ -1978,576 +1980,527 @@ circuit myCPU :
     jmp_occur <= UInt<1>("h0")
     wire csr_atomic : UInt<1>
     csr_atomic <= UInt<1>("h0")
-    io.start <= started @[datapath.scala 329:18]
-    node _csr_atomic_T = orr(csr_atomic_flush) @[datapath.scala 330:40]
-    csr_atomic <= _csr_atomic_T @[datapath.scala 330:20]
-    node _pc_T = sub(UInt<64>("h80000000"), UInt<3>("h4")) @[datapath.scala 335:46]
-    node _pc_T_1 = tail(_pc_T, 1) @[datapath.scala 335:46]
+    io.start <= started @[datapath.scala 330:18]
+    node _csr_atomic_T = orr(csr_atomic_flush) @[datapath.scala 331:40]
+    csr_atomic <= _csr_atomic_T @[datapath.scala 331:20]
+    node _pc_T = sub(UInt<64>("h80000000"), UInt<3>("h4")) @[datapath.scala 336:46]
+    node _pc_T_1 = tail(_pc_T, 1) @[datapath.scala 336:46]
     reg pc : UInt, clock with :
-      reset => (reset, _pc_T_1) @[datapath.scala 335:25]
-    node _next_pc_T = add(pc, UInt<3>("h4")) @[datapath.scala 337:20]
-    node _next_pc_T_1 = tail(_next_pc_T, 1) @[datapath.scala 337:20]
-    node _next_pc_T_2 = eq(started, UInt<1>("h0")) @[datapath.scala 341:18]
-    node _next_pc_T_3 = and(_next_pc_T_2, stall) @[datapath.scala 341:27]
+      reset => (reset, _pc_T_1) @[datapath.scala 336:25]
+    node _next_pc_T = add(pc, UInt<3>("h4")) @[datapath.scala 339:20]
+    node _next_pc_T_1 = tail(_next_pc_T, 1) @[datapath.scala 339:20]
+    node _next_pc_T_2 = add(de_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 342:47]
+    node _next_pc_T_3 = tail(_next_pc_T_2, 1) @[datapath.scala 342:47]
     node _next_pc_T_4 = eq(de_pipe_reg.pc_sel, UInt<2>("h1")) @[datapath.scala 343:39]
     node _next_pc_T_5 = and(_next_pc_T_4, de_pipe_reg.enable) @[datapath.scala 343:51]
     node _next_pc_T_6 = or(_next_pc_T_5, brCond_taken) @[datapath.scala 343:73]
     node _next_pc_T_7 = dshr(jump_addr, UInt<1>("h1")) @[datapath.scala 343:103]
     node _next_pc_T_8 = dshl(_next_pc_T_7, UInt<1>("h1")) @[datapath.scala 343:110]
-    node _next_pc_T_9 = mux(_next_pc_T_6, _next_pc_T_8, _next_pc_T_1) @[Mux.scala 101:16]
-    node _next_pc_T_10 = mux(_next_pc_T_3, pc, _next_pc_T_9) @[Mux.scala 101:16]
-    node _next_pc_T_11 = mux(csr_atomic, pc, _next_pc_T_10) @[Mux.scala 101:16]
-    node next_pc = mux(csr.io.trap, csr.io.trapVec, _next_pc_T_11) @[Mux.scala 101:16]
-    node _inst_T = or(started, is_kill_inst) @[datapath.scala 351:36]
-    node _inst_T_1 = or(_inst_T, brCond_taken) @[datapath.scala 351:52]
-    node _inst_T_2 = or(_inst_T_1, csr.io.trap) @[datapath.scala 351:68]
-    node _inst_T_3 = bits(pc, 2, 2) @[datapath.scala 351:108]
-    node _inst_T_4 = bits(_inst_T_3, 0, 0) @[datapath.scala 351:112]
-    node _inst_T_5 = bits(io.icache.cpu_response.data, 63, 32) @[datapath.scala 351:147]
-    node _inst_T_6 = bits(io.icache.cpu_response.data, 31, 0) @[datapath.scala 351:184]
-    node _inst_T_7 = mux(_inst_T_4, _inst_T_5, _inst_T_6) @[datapath.scala 351:105]
-    node inst = mux(_inst_T_2, UInt<32>("h13"), _inst_T_7) @[datapath.scala 351:27]
-    node _T = asUInt(reset) @[datapath.scala 353:15]
-    node _T_1 = eq(_T, UInt<1>("h0")) @[datapath.scala 353:15]
-    when _T_1 : @[datapath.scala 353:15]
-      printf(clock, UInt<1>("h1"), "ready: %x\n", io.icache.cpu_response.ready) : printf @[datapath.scala 353:15]
-    node _T_2 = asUInt(reset) @[datapath.scala 354:15]
-    node _T_3 = eq(_T_2, UInt<1>("h0")) @[datapath.scala 354:15]
-    when _T_3 : @[datapath.scala 354:15]
-      printf(clock, UInt<1>("h1"), "pc: %x\n", pc) : printf_1 @[datapath.scala 354:15]
-    node _T_4 = asUInt(reset) @[datapath.scala 355:15]
-    node _T_5 = eq(_T_4, UInt<1>("h0")) @[datapath.scala 355:15]
-    when _T_5 : @[datapath.scala 355:15]
-      printf(clock, UInt<1>("h1"), "next_pc: %x\n", next_pc) : printf_2 @[datapath.scala 355:15]
-    node _T_6 = asUInt(reset) @[datapath.scala 356:15]
-    node _T_7 = eq(_T_6, UInt<1>("h0")) @[datapath.scala 356:15]
-    when _T_7 : @[datapath.scala 356:15]
-      printf(clock, UInt<1>("h1"), "inst: %d\n", inst) : printf_3 @[datapath.scala 356:15]
-    pc <= next_pc @[datapath.scala 358:12]
-    io.icache.cpu_request.addr <= next_pc @[datapath.scala 367:36]
-    io.icache.cpu_request.valid <= UInt<1>("h1") @[datapath.scala 368:37]
-    io.icache.cpu_request.data <= UInt<1>("h0") @[datapath.scala 369:36]
-    io.icache.cpu_request.rw <= UInt<1>("h0") @[datapath.scala 370:34]
-    io.icache.cpu_request.mask <= UInt<1>("h0") @[datapath.scala 371:36]
-    when flush_fd : @[datapath.scala 382:23]
-      fd_pipe_reg.pc <= UInt<32>("h80000000") @[datapath.scala 383:32]
-      fd_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 384:34]
-      fd_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 385:36]
+    node _next_pc_T_9 = eq(started, UInt<1>("h0")) @[datapath.scala 344:18]
+    node _next_pc_T_10 = and(_next_pc_T_9, stall) @[datapath.scala 344:27]
+    node _next_pc_T_11 = mux(_next_pc_T_10, pc, _next_pc_T_1) @[Mux.scala 101:16]
+    node _next_pc_T_12 = mux(_next_pc_T_6, _next_pc_T_8, _next_pc_T_11) @[Mux.scala 101:16]
+    node _next_pc_T_13 = mux(csr_atomic, _next_pc_T_3, _next_pc_T_12) @[Mux.scala 101:16]
+    node next_pc = mux(csr.io.trap, csr.io.trapVec, _next_pc_T_13) @[Mux.scala 101:16]
+    node _inst_T = or(started, is_kill_inst) @[datapath.scala 353:36]
+    node _inst_T_1 = or(_inst_T, brCond_taken) @[datapath.scala 353:52]
+    node _inst_T_2 = or(_inst_T_1, csr.io.trap) @[datapath.scala 353:68]
+    node _inst_T_3 = bits(pc, 2, 2) @[datapath.scala 353:108]
+    node _inst_T_4 = bits(_inst_T_3, 0, 0) @[datapath.scala 353:112]
+    node _inst_T_5 = bits(io.icache.cpu_response.data, 63, 32) @[datapath.scala 353:147]
+    node _inst_T_6 = bits(io.icache.cpu_response.data, 31, 0) @[datapath.scala 353:184]
+    node _inst_T_7 = mux(_inst_T_4, _inst_T_5, _inst_T_6) @[datapath.scala 353:105]
+    node inst = mux(_inst_T_2, UInt<32>("h13"), _inst_T_7) @[datapath.scala 353:27]
+    pc <= next_pc @[datapath.scala 356:12]
+    io.icache.cpu_request.addr <= next_pc @[datapath.scala 365:36]
+    io.icache.cpu_request.valid <= UInt<1>("h1") @[datapath.scala 366:37]
+    io.icache.cpu_request.data <= UInt<1>("h0") @[datapath.scala 367:36]
+    io.icache.cpu_request.rw <= UInt<1>("h0") @[datapath.scala 368:34]
+    io.icache.cpu_request.mask <= UInt<1>("h0") @[datapath.scala 369:36]
+    node _T = eq(stall, UInt<1>("h0")) @[datapath.scala 380:27]
+    node _T_1 = and(flush_fd, _T) @[datapath.scala 380:23]
+    when _T_1 : @[datapath.scala 380:35]
+      fd_pipe_reg.pc <= UInt<32>("h80000000") @[datapath.scala 381:32]
+      fd_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 382:34]
+      fd_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 383:36]
     else :
-      node _T_8 = eq(stall, UInt<1>("h0")) @[datapath.scala 386:20]
-      when _T_8 : @[datapath.scala 386:27]
-        fd_pipe_reg.pc <= pc @[datapath.scala 387:32]
-        fd_pipe_reg.inst <= inst @[datapath.scala 388:34]
-        fd_pipe_reg.enable <= UInt<1>("h1") @[datapath.scala 389:36]
-    io.ctrl.inst <= fd_pipe_reg.inst @[datapath.scala 397:22]
-    csr.io.fd_enable <= fd_pipe_reg.enable @[datapath.scala 398:26]
-    node _is_kill_inst_T = and(io.ctrl.is_kill, fd_pipe_reg.enable) @[datapath.scala 400:41]
-    is_kill_inst <= _is_kill_inst_T @[datapath.scala 400:22]
-    node src1_addr = bits(fd_pipe_reg.inst, 19, 15) @[datapath.scala 403:41]
-    node src2_addr = bits(fd_pipe_reg.inst, 24, 20) @[datapath.scala 404:41]
-    node dest_addr = bits(fd_pipe_reg.inst, 11, 7) @[datapath.scala 405:41]
-    regFile.io.raddr[0] <= src1_addr @[datapath.scala 408:29]
-    regFile.io.raddr[1] <= src2_addr @[datapath.scala 409:33]
-    immGen.io.inst <= fd_pipe_reg.inst @[datapath.scala 412:24]
-    immGen.io.sel <= io.ctrl.imm_sel @[datapath.scala 413:23]
-    node _csr_op_T = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 427:58]
-    node _csr_op_T_1 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 427:84]
-    node _csr_op_T_2 = and(_csr_op_T, _csr_op_T_1) @[datapath.scala 427:70]
-    node _csr_op_T_3 = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 428:61]
-    node _csr_op_T_4 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 429:70]
-    node _csr_op_T_5 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 429:96]
-    node _csr_op_T_6 = and(_csr_op_T_4, _csr_op_T_5) @[datapath.scala 429:82]
-    node _csr_op_T_7 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 430:77]
-    node _csr_op_T_8 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 431:86]
-    node _csr_op_T_9 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 431:112]
-    node _csr_op_T_10 = and(_csr_op_T_8, _csr_op_T_9) @[datapath.scala 431:98]
-    node _csr_op_T_11 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 432:93]
-    node _csr_op_T_12 = mux(_csr_op_T_11, UInt<3>("h4"), UInt<3>("h0")) @[datapath.scala 432:76]
-    node _csr_op_T_13 = mux(_csr_op_T_10, UInt<3>("h1"), _csr_op_T_12) @[datapath.scala 431:68]
-    node _csr_op_T_14 = mux(_csr_op_T_7, UInt<3>("h5"), _csr_op_T_13) @[datapath.scala 430:60]
-    node _csr_op_T_15 = mux(_csr_op_T_6, UInt<3>("h1"), _csr_op_T_14) @[datapath.scala 429:52]
-    node _csr_op_T_16 = mux(_csr_op_T_3, UInt<3>("h3"), _csr_op_T_15) @[datapath.scala 428:44]
-    node csr_op = mux(_csr_op_T_2, UInt<3>("h2"), _csr_op_T_16) @[datapath.scala 426:25]
-    csr.io.r_op <= csr_op @[datapath.scala 442:21]
-    node _csr_io_r_addr_T = bits(de_pipe_reg.inst, 31, 20) @[datapath.scala 443:42]
-    csr.io.r_addr <= _csr_io_r_addr_T @[datapath.scala 443:23]
-    csr.io.inst_mode <= io.ctrl.prv @[datapath.scala 444:26]
-    node _csr_io_illegal_inst_T = mux(io.ctrl.is_illegal, fd_pipe_reg.inst, UInt<1>("h0")) @[datapath.scala 445:35]
-    csr.io.illegal_inst <= _csr_io_illegal_inst_T @[datapath.scala 445:29]
-    node _csr_io_fetch_misalign_T = and(de_pipe_reg.pc, UInt<2>("h3")) @[datapath.scala 447:50]
-    node _csr_io_fetch_misalign_T_1 = neq(_csr_io_fetch_misalign_T, UInt<1>("h0")) @[datapath.scala 447:57]
-    csr.io.fetch_misalign <= _csr_io_fetch_misalign_T_1 @[datapath.scala 447:31]
-    csr.io.pc_fetch_misalign <= de_pipe_reg.pc @[datapath.scala 448:34]
-    node csr_write_addr = bits(inst, 11, 7) @[datapath.scala 453:34]
-    when flush_de : @[datapath.scala 457:23]
-      de_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 458:34]
-      de_pipe_reg.alu_op <= UInt<1>("h0") @[datapath.scala 459:36]
-      de_pipe_reg.A_sel <= UInt<1>("h0") @[datapath.scala 460:35]
-      de_pipe_reg.B_sel <= UInt<1>("h0") @[datapath.scala 461:35]
-      de_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 462:43]
-      de_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 463:42]
-      de_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 464:44]
-      de_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 465:44]
-      de_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 466:32]
-      de_pipe_reg.imm <= UInt<1>("h0") @[datapath.scala 467:33]
-      de_pipe_reg.rs1 <= UInt<1>("h0") @[datapath.scala 468:33]
-      de_pipe_reg.src1_addr <= UInt<1>("h0") @[datapath.scala 469:39]
-      de_pipe_reg.rs2 <= UInt<1>("h0") @[datapath.scala 470:33]
-      de_pipe_reg.src2_addr <= UInt<1>("h0") @[datapath.scala 471:39]
-      de_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 472:34]
-      de_pipe_reg.pc_sel <= UInt<1>("h0") @[datapath.scala 473:36]
-      de_pipe_reg.br_type <= UInt<1>("h0") @[datapath.scala 474:37]
-      de_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 475:37]
-      de_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 476:37]
-      de_pipe_reg.wd_type <= UInt<2>("h0") @[datapath.scala 477:37]
-      de_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 478:36]
-      de_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 479:35]
-      de_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 480:41]
-      de_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 481:36]
+      node _T_2 = eq(stall, UInt<1>("h0")) @[datapath.scala 384:20]
+      when _T_2 : @[datapath.scala 384:27]
+        fd_pipe_reg.pc <= pc @[datapath.scala 385:32]
+        fd_pipe_reg.inst <= inst @[datapath.scala 386:34]
+        fd_pipe_reg.enable <= UInt<1>("h1") @[datapath.scala 387:36]
+    node _T_3 = asUInt(reset) @[datapath.scala 399:15]
+    node _T_4 = eq(_T_3, UInt<1>("h0")) @[datapath.scala 399:15]
+    when _T_4 : @[datapath.scala 399:15]
+      printf(clock, UInt<1>("h1"), "fetch-decode:\n pc: %x; fd_pipe_reg.inst: %x; fd_pipe_reg.enable: %x\n\n", fd_pipe_reg.pc, fd_pipe_reg.inst, fd_pipe_reg.enable) : printf @[datapath.scala 399:15]
+    io.ctrl.inst <= fd_pipe_reg.inst @[datapath.scala 402:22]
+    csr.io.fd_enable <= fd_pipe_reg.enable @[datapath.scala 403:26]
+    node _is_kill_inst_T = and(io.ctrl.is_kill, fd_pipe_reg.enable) @[datapath.scala 405:41]
+    is_kill_inst <= _is_kill_inst_T @[datapath.scala 405:22]
+    node src1_addr = bits(fd_pipe_reg.inst, 19, 15) @[datapath.scala 408:41]
+    node src2_addr = bits(fd_pipe_reg.inst, 24, 20) @[datapath.scala 409:41]
+    node dest_addr = bits(fd_pipe_reg.inst, 11, 7) @[datapath.scala 410:41]
+    regFile.io.raddr[0] <= src1_addr @[datapath.scala 413:29]
+    regFile.io.raddr[1] <= src2_addr @[datapath.scala 414:33]
+    immGen.io.inst <= fd_pipe_reg.inst @[datapath.scala 417:24]
+    immGen.io.sel <= io.ctrl.imm_sel @[datapath.scala 418:23]
+    node _csr_op_T = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 432:58]
+    node _csr_op_T_1 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 432:84]
+    node _csr_op_T_2 = and(_csr_op_T, _csr_op_T_1) @[datapath.scala 432:70]
+    node _csr_op_T_3 = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 433:61]
+    node _csr_op_T_4 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 434:70]
+    node _csr_op_T_5 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 434:96]
+    node _csr_op_T_6 = and(_csr_op_T_4, _csr_op_T_5) @[datapath.scala 434:82]
+    node _csr_op_T_7 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 435:77]
+    node _csr_op_T_8 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 436:86]
+    node _csr_op_T_9 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 436:112]
+    node _csr_op_T_10 = and(_csr_op_T_8, _csr_op_T_9) @[datapath.scala 436:98]
+    node _csr_op_T_11 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 437:93]
+    node _csr_op_T_12 = mux(_csr_op_T_11, UInt<3>("h4"), UInt<3>("h0")) @[datapath.scala 437:76]
+    node _csr_op_T_13 = mux(_csr_op_T_10, UInt<3>("h1"), _csr_op_T_12) @[datapath.scala 436:68]
+    node _csr_op_T_14 = mux(_csr_op_T_7, UInt<3>("h5"), _csr_op_T_13) @[datapath.scala 435:60]
+    node _csr_op_T_15 = mux(_csr_op_T_6, UInt<3>("h1"), _csr_op_T_14) @[datapath.scala 434:52]
+    node _csr_op_T_16 = mux(_csr_op_T_3, UInt<3>("h3"), _csr_op_T_15) @[datapath.scala 433:44]
+    node csr_op = mux(_csr_op_T_2, UInt<3>("h2"), _csr_op_T_16) @[datapath.scala 431:25]
+    csr.io.r_op <= csr_op @[datapath.scala 447:21]
+    node _csr_io_r_addr_T = bits(de_pipe_reg.inst, 31, 20) @[datapath.scala 448:42]
+    csr.io.r_addr <= _csr_io_r_addr_T @[datapath.scala 448:23]
+    csr.io.inst_mode <= io.ctrl.prv @[datapath.scala 449:26]
+    node _csr_io_illegal_inst_T = mux(io.ctrl.is_illegal, fd_pipe_reg.inst, UInt<1>("h0")) @[datapath.scala 450:35]
+    csr.io.illegal_inst <= _csr_io_illegal_inst_T @[datapath.scala 450:29]
+    node _csr_io_fetch_misalign_T = and(de_pipe_reg.pc, UInt<2>("h3")) @[datapath.scala 452:50]
+    node _csr_io_fetch_misalign_T_1 = neq(_csr_io_fetch_misalign_T, UInt<1>("h0")) @[datapath.scala 452:57]
+    csr.io.fetch_misalign <= _csr_io_fetch_misalign_T_1 @[datapath.scala 452:31]
+    csr.io.pc_fetch_misalign <= de_pipe_reg.pc @[datapath.scala 453:34]
+    node csr_write_addr = bits(inst, 11, 7) @[datapath.scala 458:34]
+    node _T_5 = eq(stall, UInt<1>("h0")) @[datapath.scala 462:27]
+    node _T_6 = and(flush_de, _T_5) @[datapath.scala 462:23]
+    when _T_6 : @[datapath.scala 462:35]
+      de_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 463:34]
+      de_pipe_reg.alu_op <= UInt<1>("h0") @[datapath.scala 464:36]
+      de_pipe_reg.A_sel <= UInt<1>("h0") @[datapath.scala 465:35]
+      de_pipe_reg.B_sel <= UInt<1>("h0") @[datapath.scala 466:35]
+      de_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 467:43]
+      de_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 468:42]
+      de_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 469:44]
+      de_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 470:44]
+      de_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 471:32]
+      de_pipe_reg.imm <= UInt<1>("h0") @[datapath.scala 472:33]
+      de_pipe_reg.rs1 <= UInt<1>("h0") @[datapath.scala 473:33]
+      de_pipe_reg.src1_addr <= UInt<1>("h0") @[datapath.scala 474:39]
+      de_pipe_reg.rs2 <= UInt<1>("h0") @[datapath.scala 475:33]
+      de_pipe_reg.src2_addr <= UInt<1>("h0") @[datapath.scala 476:39]
+      de_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 477:34]
+      de_pipe_reg.pc_sel <= UInt<1>("h0") @[datapath.scala 478:36]
+      de_pipe_reg.br_type <= UInt<1>("h0") @[datapath.scala 479:37]
+      de_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 480:37]
+      de_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 481:37]
+      de_pipe_reg.wd_type <= UInt<2>("h0") @[datapath.scala 482:37]
+      de_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 483:36]
+      de_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 484:35]
+      de_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 485:41]
+      de_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 486:36]
     else :
-      node _T_9 = eq(stall, UInt<1>("h0")) @[datapath.scala 482:20]
-      when _T_9 : @[datapath.scala 482:27]
-        de_pipe_reg.inst <= fd_pipe_reg.inst @[datapath.scala 483:34]
-        de_pipe_reg.alu_op <= io.ctrl.alu_op @[datapath.scala 484:36]
-        de_pipe_reg.A_sel <= io.ctrl.A_sel @[datapath.scala 485:35]
-        de_pipe_reg.B_sel <= io.ctrl.B_sel @[datapath.scala 486:35]
-        de_pipe_reg.csr_read_data <= csr.io.r_data @[datapath.scala 487:43]
-        de_pipe_reg.csr_write_op <= csr_op @[datapath.scala 488:42]
-        de_pipe_reg.csr_write_data <= regFile.io.rdata[1] @[datapath.scala 489:44]
-        de_pipe_reg.csr_write_addr <= csr_write_addr @[datapath.scala 490:44]
-        de_pipe_reg.pc <= fd_pipe_reg.pc @[datapath.scala 491:32]
-        de_pipe_reg.imm <= immGen.io.out @[datapath.scala 492:33]
-        node _de_pipe_reg_rs1_T = eq(mw_pipe_reg.dest, src1_addr) @[datapath.scala 493:80]
-        node _de_pipe_reg_rs1_T_1 = and(mw_pipe_reg.enable, _de_pipe_reg_rs1_T) @[datapath.scala 493:59]
-        node _de_pipe_reg_rs1_T_2 = and(_de_pipe_reg_rs1_T_1, mw_pipe_reg.wb_en) @[datapath.scala 493:95]
-        node _de_pipe_reg_rs1_T_3 = neq(src1_addr, UInt<1>("h0")) @[datapath.scala 493:130]
-        node _de_pipe_reg_rs1_T_4 = and(_de_pipe_reg_rs1_T_2, _de_pipe_reg_rs1_T_3) @[datapath.scala 493:116]
-        node _de_pipe_reg_rs1_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 494:80]
-        node _de_pipe_reg_rs1_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 495:88]
-        node _de_pipe_reg_rs1_T_7 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 495:115]
-        node _de_pipe_reg_rs1_T_8 = tail(_de_pipe_reg_rs1_T_7, 1) @[datapath.scala 495:115]
-        node _de_pipe_reg_rs1_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 496:96]
-        node _de_pipe_reg_rs1_T_10 = mux(_de_pipe_reg_rs1_T_9, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 496:76]
-        node _de_pipe_reg_rs1_T_11 = mux(_de_pipe_reg_rs1_T_6, _de_pipe_reg_rs1_T_8, _de_pipe_reg_rs1_T_10) @[datapath.scala 495:68]
-        node _de_pipe_reg_rs1_T_12 = mux(_de_pipe_reg_rs1_T_5, mw_pipe_reg.alu_out, _de_pipe_reg_rs1_T_11) @[datapath.scala 494:60]
-        node _de_pipe_reg_rs1_T_13 = mux(_de_pipe_reg_rs1_T_4, _de_pipe_reg_rs1_T_12, regFile.io.rdata[0]) @[datapath.scala 493:39]
-        de_pipe_reg.rs1 <= _de_pipe_reg_rs1_T_13 @[datapath.scala 493:33]
-        de_pipe_reg.src1_addr <= src1_addr @[datapath.scala 497:39]
-        node _de_pipe_reg_rs2_T = eq(mw_pipe_reg.dest, src2_addr) @[datapath.scala 498:80]
-        node _de_pipe_reg_rs2_T_1 = and(mw_pipe_reg.enable, _de_pipe_reg_rs2_T) @[datapath.scala 498:59]
-        node _de_pipe_reg_rs2_T_2 = and(_de_pipe_reg_rs2_T_1, mw_pipe_reg.wb_en) @[datapath.scala 498:95]
-        node _de_pipe_reg_rs2_T_3 = neq(src2_addr, UInt<1>("h0")) @[datapath.scala 498:130]
-        node _de_pipe_reg_rs2_T_4 = and(_de_pipe_reg_rs2_T_2, _de_pipe_reg_rs2_T_3) @[datapath.scala 498:116]
-        node _de_pipe_reg_rs2_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 499:80]
-        node _de_pipe_reg_rs2_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 500:88]
-        node _de_pipe_reg_rs2_T_7 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 500:115]
-        node _de_pipe_reg_rs2_T_8 = tail(_de_pipe_reg_rs2_T_7, 1) @[datapath.scala 500:115]
-        node _de_pipe_reg_rs2_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 501:96]
-        node _de_pipe_reg_rs2_T_10 = mux(_de_pipe_reg_rs2_T_9, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 501:76]
-        node _de_pipe_reg_rs2_T_11 = mux(_de_pipe_reg_rs2_T_6, _de_pipe_reg_rs2_T_8, _de_pipe_reg_rs2_T_10) @[datapath.scala 500:68]
-        node _de_pipe_reg_rs2_T_12 = mux(_de_pipe_reg_rs2_T_5, mw_pipe_reg.alu_out, _de_pipe_reg_rs2_T_11) @[datapath.scala 499:60]
-        node _de_pipe_reg_rs2_T_13 = mux(_de_pipe_reg_rs2_T_4, _de_pipe_reg_rs2_T_12, regFile.io.rdata[1]) @[datapath.scala 498:39]
-        de_pipe_reg.rs2 <= _de_pipe_reg_rs2_T_13 @[datapath.scala 498:33]
-        de_pipe_reg.src2_addr <= src2_addr @[datapath.scala 502:39]
-        de_pipe_reg.dest <= dest_addr @[datapath.scala 503:34]
-        de_pipe_reg.pc_sel <= io.ctrl.pc_sel @[datapath.scala 504:36]
-        de_pipe_reg.br_type <= io.ctrl.br_type @[datapath.scala 505:37]
-        de_pipe_reg.st_type <= io.ctrl.st_type @[datapath.scala 506:37]
-        de_pipe_reg.ld_type <= io.ctrl.ld_type @[datapath.scala 507:37]
-        de_pipe_reg.wd_type <= io.ctrl.wd_type @[datapath.scala 508:37]
-        de_pipe_reg.wb_sel <= io.ctrl.wb_sel @[datapath.scala 509:36]
-        de_pipe_reg.wb_en <= io.ctrl.wb_en @[datapath.scala 510:35]
-        de_pipe_reg.is_kill <= io.ctrl.is_kill @[datapath.scala 511:41]
-        de_pipe_reg.enable <= fd_pipe_reg.enable @[datapath.scala 512:36]
-    csr.io.de_enable <= de_pipe_reg.enable @[datapath.scala 524:26]
+      node _T_7 = eq(stall, UInt<1>("h0")) @[datapath.scala 487:20]
+      when _T_7 : @[datapath.scala 487:28]
+        de_pipe_reg.inst <= fd_pipe_reg.inst @[datapath.scala 488:34]
+        de_pipe_reg.alu_op <= io.ctrl.alu_op @[datapath.scala 489:36]
+        de_pipe_reg.A_sel <= io.ctrl.A_sel @[datapath.scala 490:35]
+        de_pipe_reg.B_sel <= io.ctrl.B_sel @[datapath.scala 491:35]
+        de_pipe_reg.csr_read_data <= csr.io.r_data @[datapath.scala 492:43]
+        de_pipe_reg.csr_write_op <= csr_op @[datapath.scala 493:42]
+        de_pipe_reg.csr_write_data <= regFile.io.rdata[1] @[datapath.scala 494:44]
+        de_pipe_reg.csr_write_addr <= csr_write_addr @[datapath.scala 495:44]
+        de_pipe_reg.pc <= fd_pipe_reg.pc @[datapath.scala 496:32]
+        de_pipe_reg.imm <= immGen.io.out @[datapath.scala 497:33]
+        node _de_pipe_reg_rs1_T = eq(mw_pipe_reg.dest, src1_addr) @[datapath.scala 498:80]
+        node _de_pipe_reg_rs1_T_1 = and(mw_pipe_reg.enable, _de_pipe_reg_rs1_T) @[datapath.scala 498:59]
+        node _de_pipe_reg_rs1_T_2 = and(_de_pipe_reg_rs1_T_1, mw_pipe_reg.wb_en) @[datapath.scala 498:95]
+        node _de_pipe_reg_rs1_T_3 = neq(src1_addr, UInt<1>("h0")) @[datapath.scala 498:130]
+        node _de_pipe_reg_rs1_T_4 = and(_de_pipe_reg_rs1_T_2, _de_pipe_reg_rs1_T_3) @[datapath.scala 498:116]
+        node _de_pipe_reg_rs1_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 499:80]
+        node _de_pipe_reg_rs1_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 500:88]
+        node _de_pipe_reg_rs1_T_7 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 500:115]
+        node _de_pipe_reg_rs1_T_8 = tail(_de_pipe_reg_rs1_T_7, 1) @[datapath.scala 500:115]
+        node _de_pipe_reg_rs1_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 501:96]
+        node _de_pipe_reg_rs1_T_10 = mux(_de_pipe_reg_rs1_T_9, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 501:76]
+        node _de_pipe_reg_rs1_T_11 = mux(_de_pipe_reg_rs1_T_6, _de_pipe_reg_rs1_T_8, _de_pipe_reg_rs1_T_10) @[datapath.scala 500:68]
+        node _de_pipe_reg_rs1_T_12 = mux(_de_pipe_reg_rs1_T_5, mw_pipe_reg.alu_out, _de_pipe_reg_rs1_T_11) @[datapath.scala 499:60]
+        node _de_pipe_reg_rs1_T_13 = mux(_de_pipe_reg_rs1_T_4, _de_pipe_reg_rs1_T_12, regFile.io.rdata[0]) @[datapath.scala 498:39]
+        de_pipe_reg.rs1 <= _de_pipe_reg_rs1_T_13 @[datapath.scala 498:33]
+        de_pipe_reg.src1_addr <= src1_addr @[datapath.scala 502:39]
+        node _de_pipe_reg_rs2_T = eq(mw_pipe_reg.dest, src2_addr) @[datapath.scala 503:80]
+        node _de_pipe_reg_rs2_T_1 = and(mw_pipe_reg.enable, _de_pipe_reg_rs2_T) @[datapath.scala 503:59]
+        node _de_pipe_reg_rs2_T_2 = and(_de_pipe_reg_rs2_T_1, mw_pipe_reg.wb_en) @[datapath.scala 503:95]
+        node _de_pipe_reg_rs2_T_3 = neq(src2_addr, UInt<1>("h0")) @[datapath.scala 503:130]
+        node _de_pipe_reg_rs2_T_4 = and(_de_pipe_reg_rs2_T_2, _de_pipe_reg_rs2_T_3) @[datapath.scala 503:116]
+        node _de_pipe_reg_rs2_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 504:80]
+        node _de_pipe_reg_rs2_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 505:88]
+        node _de_pipe_reg_rs2_T_7 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 505:115]
+        node _de_pipe_reg_rs2_T_8 = tail(_de_pipe_reg_rs2_T_7, 1) @[datapath.scala 505:115]
+        node _de_pipe_reg_rs2_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 506:96]
+        node _de_pipe_reg_rs2_T_10 = mux(_de_pipe_reg_rs2_T_9, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 506:76]
+        node _de_pipe_reg_rs2_T_11 = mux(_de_pipe_reg_rs2_T_6, _de_pipe_reg_rs2_T_8, _de_pipe_reg_rs2_T_10) @[datapath.scala 505:68]
+        node _de_pipe_reg_rs2_T_12 = mux(_de_pipe_reg_rs2_T_5, mw_pipe_reg.alu_out, _de_pipe_reg_rs2_T_11) @[datapath.scala 504:60]
+        node _de_pipe_reg_rs2_T_13 = mux(_de_pipe_reg_rs2_T_4, _de_pipe_reg_rs2_T_12, regFile.io.rdata[1]) @[datapath.scala 503:39]
+        de_pipe_reg.rs2 <= _de_pipe_reg_rs2_T_13 @[datapath.scala 503:33]
+        de_pipe_reg.src2_addr <= src2_addr @[datapath.scala 507:39]
+        de_pipe_reg.dest <= dest_addr @[datapath.scala 508:34]
+        de_pipe_reg.pc_sel <= io.ctrl.pc_sel @[datapath.scala 509:36]
+        de_pipe_reg.br_type <= io.ctrl.br_type @[datapath.scala 510:37]
+        de_pipe_reg.st_type <= io.ctrl.st_type @[datapath.scala 511:37]
+        de_pipe_reg.ld_type <= io.ctrl.ld_type @[datapath.scala 512:37]
+        de_pipe_reg.wd_type <= io.ctrl.wd_type @[datapath.scala 513:37]
+        de_pipe_reg.wb_sel <= io.ctrl.wb_sel @[datapath.scala 514:36]
+        de_pipe_reg.wb_en <= io.ctrl.wb_en @[datapath.scala 515:35]
+        de_pipe_reg.is_kill <= io.ctrl.is_kill @[datapath.scala 516:41]
+        de_pipe_reg.enable <= fd_pipe_reg.enable @[datapath.scala 517:36]
+    node _T_8 = asUInt(reset) @[datapath.scala 521:15]
+    node _T_9 = eq(_T_8, UInt<1>("h0")) @[datapath.scala 521:15]
+    when _T_9 : @[datapath.scala 521:15]
+      printf(clock, UInt<1>("h1"), "decode-execute: \ninst:%x; alu_op:%d; A_sel:%d; B_sel:%d; csr_read_data: %d\nwrite_op:%d; write_data: %x write_addr: %x; pc:%x\nimm: %x; rs1: %x; rs2:%x; src1_addr:%x; src2_addr:%x;dest: %x; pc_sel: %d;  br_type:%d; st_type:%d; ld_type:%d\nwd_type: %d; wb_sel: %d; wb_en:%d; is_kill:%d; enable:%d\n\n", de_pipe_reg.inst, de_pipe_reg.alu_op, de_pipe_reg.A_sel, de_pipe_reg.B_sel, de_pipe_reg.csr_read_data, de_pipe_reg.csr_write_op, de_pipe_reg.csr_write_data, de_pipe_reg.csr_write_addr, de_pipe_reg.pc, de_pipe_reg.imm, de_pipe_reg.rs1, de_pipe_reg.rs2, de_pipe_reg.src1_addr, de_pipe_reg.src2_addr, de_pipe_reg.dest, de_pipe_reg.pc_sel, de_pipe_reg.br_type, de_pipe_reg.st_type, de_pipe_reg.ld_type, de_pipe_reg.wd_type, de_pipe_reg.wb_sel, de_pipe_reg.wb_en, de_pipe_reg.is_kill, de_pipe_reg.enable) : printf_1 @[datapath.scala 521:15]
+    csr.io.de_enable <= de_pipe_reg.enable @[datapath.scala 528:26]
     wire src1_data : UInt<64>
     src1_data <= UInt<64>("h0")
     wire src2_data : UInt<64>
     src2_data <= UInt<64>("h0")
-    node _load_data_hazard_T = and(em_pipe_reg.alu_out, UInt<3>("h7")) @[datapath.scala 528:85]
-    node _load_data_hazard_T_1 = dshl(_load_data_hazard_T, UInt<2>("h3")) @[datapath.scala 528:96]
-    node load_data_hazard = dshr(io.dcache.cpu_response.data, _load_data_hazard_T_1) @[datapath.scala 528:60]
-    node _load_data_ext_hazard_T = eq(em_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 529:60]
-    node _load_data_ext_hazard_T_1 = bits(load_data_hazard, 31, 31) @[datapath.scala 529:95]
-    node _load_data_ext_hazard_T_2 = bits(_load_data_ext_hazard_T_1, 0, 0) @[datapath.scala 529:100]
-    node _load_data_ext_hazard_T_3 = mux(_load_data_ext_hazard_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[datapath.scala 529:78]
-    node _load_data_ext_hazard_T_4 = bits(load_data_hazard, 31, 0) @[datapath.scala 529:151]
-    node _load_data_ext_hazard_T_5 = cat(_load_data_ext_hazard_T_3, _load_data_ext_hazard_T_4) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_6 = eq(em_pipe_reg.ld_type, UInt<3>("h6")) @[datapath.scala 530:89]
-    node _load_data_ext_hazard_T_7 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_hazard_T_8 = bits(load_data_hazard, 31, 0) @[datapath.scala 530:136]
-    node _load_data_ext_hazard_T_9 = cat(_load_data_ext_hazard_T_7, _load_data_ext_hazard_T_8) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_10 = eq(em_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 531:97]
-    node _load_data_ext_hazard_T_11 = bits(load_data_hazard, 15, 15) @[datapath.scala 531:132]
-    node _load_data_ext_hazard_T_12 = bits(_load_data_ext_hazard_T_11, 0, 0) @[datapath.scala 531:137]
-    node _load_data_ext_hazard_T_13 = mux(_load_data_ext_hazard_T_12, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[datapath.scala 531:115]
-    node _load_data_ext_hazard_T_14 = bits(load_data_hazard, 15, 0) @[datapath.scala 531:192]
-    node _load_data_ext_hazard_T_15 = cat(_load_data_ext_hazard_T_13, _load_data_ext_hazard_T_14) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_16 = eq(em_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 532:105]
-    node _load_data_ext_hazard_T_17 = mux(UInt<1>("h0"), UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_hazard_T_18 = bits(load_data_hazard, 15, 0) @[datapath.scala 532:152]
-    node _load_data_ext_hazard_T_19 = cat(_load_data_ext_hazard_T_17, _load_data_ext_hazard_T_18) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_20 = eq(em_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 533:113]
-    node _load_data_ext_hazard_T_21 = bits(load_data_hazard, 7, 7) @[datapath.scala 533:148]
-    node _load_data_ext_hazard_T_22 = bits(_load_data_ext_hazard_T_21, 0, 0) @[datapath.scala 533:152]
-    node _load_data_ext_hazard_T_23 = mux(_load_data_ext_hazard_T_22, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[datapath.scala 533:131]
-    node _load_data_ext_hazard_T_24 = bits(load_data_hazard, 7, 0) @[datapath.scala 533:209]
-    node _load_data_ext_hazard_T_25 = cat(_load_data_ext_hazard_T_23, _load_data_ext_hazard_T_24) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_26 = eq(em_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 534:121]
-    node _load_data_ext_hazard_T_27 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_hazard_T_28 = bits(load_data_hazard, 7, 0) @[datapath.scala 534:168]
-    node _load_data_ext_hazard_T_29 = cat(_load_data_ext_hazard_T_27, _load_data_ext_hazard_T_28) @[Cat.scala 31:58]
-    node _load_data_ext_hazard_T_30 = mux(_load_data_ext_hazard_T_26, _load_data_ext_hazard_T_29, load_data_hazard) @[datapath.scala 534:100]
-    node _load_data_ext_hazard_T_31 = mux(_load_data_ext_hazard_T_20, _load_data_ext_hazard_T_25, _load_data_ext_hazard_T_30) @[datapath.scala 533:92]
-    node _load_data_ext_hazard_T_32 = mux(_load_data_ext_hazard_T_16, _load_data_ext_hazard_T_19, _load_data_ext_hazard_T_31) @[datapath.scala 532:84]
-    node _load_data_ext_hazard_T_33 = mux(_load_data_ext_hazard_T_10, _load_data_ext_hazard_T_15, _load_data_ext_hazard_T_32) @[datapath.scala 531:76]
-    node _load_data_ext_hazard_T_34 = mux(_load_data_ext_hazard_T_6, _load_data_ext_hazard_T_9, _load_data_ext_hazard_T_33) @[datapath.scala 530:68]
-    node load_data_ext_hazard = mux(_load_data_ext_hazard_T, _load_data_ext_hazard_T_5, _load_data_ext_hazard_T_34) @[datapath.scala 529:39]
-    node _T_10 = and(em_pipe_reg.enable, em_pipe_reg.wb_en) @[datapath.scala 541:33]
-    node _T_11 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 541:80]
-    node _T_12 = and(_T_10, _T_11) @[datapath.scala 541:54]
-    node _T_13 = neq(de_pipe_reg.src1_addr, UInt<1>("h0")) @[datapath.scala 541:128]
-    node _T_14 = and(_T_12, _T_13) @[datapath.scala 541:102]
-    when _T_14 : @[datapath.scala 541:137]
-      node _T_15 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 543:44]
-      when _T_15 : @[datapath.scala 543:65]
-        node _src1_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 544:61]
-        node _src1_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 545:72]
-        node _src1_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 545:99]
-        node _src1_data_T_3 = tail(_src1_data_T_2, 1) @[datapath.scala 545:99]
-        node _src1_data_T_4 = eq(em_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 546:80]
-        node _src1_data_T_5 = mux(_src1_data_T_4, em_pipe_reg.csr_read_data, load_data_ext_hazard) @[datapath.scala 546:60]
-        node _src1_data_T_6 = mux(_src1_data_T_1, _src1_data_T_3, _src1_data_T_5) @[datapath.scala 545:52]
-        node _src1_data_T_7 = mux(_src1_data_T, em_pipe_reg.alu_out, _src1_data_T_6) @[datapath.scala 544:41]
-        src1_data <= _src1_data_T_7 @[datapath.scala 544:35]
+    node _T_10 = and(em_pipe_reg.enable, em_pipe_reg.wb_en) @[datapath.scala 548:33]
+    node _T_11 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 548:80]
+    node _T_12 = and(_T_10, _T_11) @[datapath.scala 548:54]
+    node _T_13 = neq(de_pipe_reg.src1_addr, UInt<1>("h0")) @[datapath.scala 548:128]
+    node _T_14 = and(_T_12, _T_13) @[datapath.scala 548:102]
+    node _T_15 = eq(em_pipe_reg.ld_type, UInt<1>("h0")) @[datapath.scala 548:161]
+    node _T_16 = and(_T_14, _T_15) @[datapath.scala 548:137]
+    when _T_16 : @[datapath.scala 548:170]
+      node _T_17 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 550:44]
+      when _T_17 : @[datapath.scala 550:65]
+        node _src1_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 551:61]
+        node _src1_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 552:72]
+        node _src1_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 552:99]
+        node _src1_data_T_3 = tail(_src1_data_T_2, 1) @[datapath.scala 552:99]
+        node _src1_data_T_4 = mux(_src1_data_T_1, _src1_data_T_3, em_pipe_reg.csr_read_data) @[datapath.scala 552:52]
+        node _src1_data_T_5 = mux(_src1_data_T, em_pipe_reg.alu_out, _src1_data_T_4) @[datapath.scala 551:41]
+        src1_data <= _src1_data_T_5 @[datapath.scala 551:35]
     else :
-      node _T_16 = and(mw_pipe_reg.enable, mw_pipe_reg.wb_en) @[datapath.scala 548:39]
-      node _T_17 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 548:85]
-      node _T_18 = and(_T_16, _T_17) @[datapath.scala 548:60]
-      node _T_19 = neq(de_pipe_reg.src1_addr, UInt<1>("h0")) @[datapath.scala 548:133]
-      node _T_20 = and(_T_18, _T_19) @[datapath.scala 548:107]
-      when _T_20 : @[datapath.scala 548:142]
-        node _T_21 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 550:44]
-        when _T_21 : @[datapath.scala 550:65]
-          node _src1_data_T_8 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 551:61]
-          node _src1_data_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 552:72]
-          node _src1_data_T_10 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 552:99]
-          node _src1_data_T_11 = tail(_src1_data_T_10, 1) @[datapath.scala 552:99]
-          node _src1_data_T_12 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 553:80]
-          node _src1_data_T_13 = mux(_src1_data_T_12, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 553:60]
-          node _src1_data_T_14 = mux(_src1_data_T_9, _src1_data_T_11, _src1_data_T_13) @[datapath.scala 552:52]
-          node _src1_data_T_15 = mux(_src1_data_T_8, mw_pipe_reg.alu_out, _src1_data_T_14) @[datapath.scala 551:41]
-          src1_data <= _src1_data_T_15 @[datapath.scala 551:35]
+      node _T_18 = and(mw_pipe_reg.enable, mw_pipe_reg.wb_en) @[datapath.scala 555:39]
+      node _T_19 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 555:85]
+      node _T_20 = and(_T_18, _T_19) @[datapath.scala 555:60]
+      node _T_21 = neq(de_pipe_reg.src1_addr, UInt<1>("h0")) @[datapath.scala 555:133]
+      node _T_22 = and(_T_20, _T_21) @[datapath.scala 555:107]
+      when _T_22 : @[datapath.scala 555:142]
+        node _T_23 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 557:44]
+        when _T_23 : @[datapath.scala 557:65]
+          node _src1_data_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 558:61]
+          node _src1_data_T_7 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 559:72]
+          node _src1_data_T_8 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 559:99]
+          node _src1_data_T_9 = tail(_src1_data_T_8, 1) @[datapath.scala 559:99]
+          node _src1_data_T_10 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 560:80]
+          node _src1_data_T_11 = mux(_src1_data_T_10, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 560:60]
+          node _src1_data_T_12 = mux(_src1_data_T_7, _src1_data_T_9, _src1_data_T_11) @[datapath.scala 559:52]
+          node _src1_data_T_13 = mux(_src1_data_T_6, mw_pipe_reg.alu_out, _src1_data_T_12) @[datapath.scala 558:41]
+          src1_data <= _src1_data_T_13 @[datapath.scala 558:35]
       else :
-        src1_data <= de_pipe_reg.rs1 @[datapath.scala 556:27]
-    node _T_22 = and(em_pipe_reg.enable, em_pipe_reg.wb_en) @[datapath.scala 559:33]
-    node _T_23 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 559:80]
-    node _T_24 = and(_T_22, _T_23) @[datapath.scala 559:54]
-    node _T_25 = neq(de_pipe_reg.src2_addr, UInt<1>("h0")) @[datapath.scala 559:128]
-    node _T_26 = and(_T_24, _T_25) @[datapath.scala 559:102]
-    when _T_26 : @[datapath.scala 559:137]
-      node _T_27 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 561:44]
-      when _T_27 : @[datapath.scala 561:65]
-        node _src2_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 562:61]
-        node _src2_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 563:72]
-        node _src2_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 563:99]
-        node _src2_data_T_3 = tail(_src2_data_T_2, 1) @[datapath.scala 563:99]
-        node _src2_data_T_4 = eq(em_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 564:80]
-        node _src2_data_T_5 = mux(_src2_data_T_4, em_pipe_reg.csr_read_data, load_data_ext_hazard) @[datapath.scala 564:60]
-        node _src2_data_T_6 = mux(_src2_data_T_1, _src2_data_T_3, _src2_data_T_5) @[datapath.scala 563:52]
-        node _src2_data_T_7 = mux(_src2_data_T, em_pipe_reg.alu_out, _src2_data_T_6) @[datapath.scala 562:41]
-        src2_data <= _src2_data_T_7 @[datapath.scala 562:35]
+        src1_data <= de_pipe_reg.rs1 @[datapath.scala 563:27]
+    node _T_24 = and(em_pipe_reg.enable, em_pipe_reg.wb_en) @[datapath.scala 566:33]
+    node _T_25 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 566:80]
+    node _T_26 = and(_T_24, _T_25) @[datapath.scala 566:54]
+    node _T_27 = neq(de_pipe_reg.src2_addr, UInt<1>("h0")) @[datapath.scala 566:128]
+    node _T_28 = and(_T_26, _T_27) @[datapath.scala 566:102]
+    node _T_29 = eq(em_pipe_reg.ld_type, UInt<1>("h0")) @[datapath.scala 566:161]
+    node _T_30 = and(_T_28, _T_29) @[datapath.scala 566:137]
+    when _T_30 : @[datapath.scala 566:170]
+      node _T_31 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 568:44]
+      when _T_31 : @[datapath.scala 568:65]
+        node _src2_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 569:61]
+        node _src2_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 570:72]
+        node _src2_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 570:99]
+        node _src2_data_T_3 = tail(_src2_data_T_2, 1) @[datapath.scala 570:99]
+        node _src2_data_T_4 = mux(_src2_data_T_1, _src2_data_T_3, em_pipe_reg.csr_read_data) @[datapath.scala 570:52]
+        node _src2_data_T_5 = mux(_src2_data_T, em_pipe_reg.alu_out, _src2_data_T_4) @[datapath.scala 569:41]
+        src2_data <= _src2_data_T_5 @[datapath.scala 569:35]
     else :
-      node _T_28 = and(mw_pipe_reg.enable, mw_pipe_reg.wb_en) @[datapath.scala 566:39]
-      node _T_29 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 566:85]
-      node _T_30 = and(_T_28, _T_29) @[datapath.scala 566:60]
-      node _T_31 = neq(de_pipe_reg.src2_addr, UInt<1>("h0")) @[datapath.scala 566:133]
-      node _T_32 = and(_T_30, _T_31) @[datapath.scala 566:107]
-      when _T_32 : @[datapath.scala 566:142]
-        node _T_33 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 568:44]
-        when _T_33 : @[datapath.scala 568:65]
-          node _src2_data_T_8 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 569:61]
-          node _src2_data_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 570:72]
-          node _src2_data_T_10 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 570:99]
-          node _src2_data_T_11 = tail(_src2_data_T_10, 1) @[datapath.scala 570:99]
-          node _src2_data_T_12 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 571:80]
-          node _src2_data_T_13 = mux(_src2_data_T_12, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 571:60]
-          node _src2_data_T_14 = mux(_src2_data_T_9, _src2_data_T_11, _src2_data_T_13) @[datapath.scala 570:52]
-          node _src2_data_T_15 = mux(_src2_data_T_8, mw_pipe_reg.alu_out, _src2_data_T_14) @[datapath.scala 569:41]
-          src2_data <= _src2_data_T_15 @[datapath.scala 569:35]
+      node _T_32 = and(mw_pipe_reg.enable, mw_pipe_reg.wb_en) @[datapath.scala 573:39]
+      node _T_33 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 573:85]
+      node _T_34 = and(_T_32, _T_33) @[datapath.scala 573:60]
+      node _T_35 = neq(de_pipe_reg.src2_addr, UInt<1>("h0")) @[datapath.scala 573:133]
+      node _T_36 = and(_T_34, _T_35) @[datapath.scala 573:107]
+      when _T_36 : @[datapath.scala 573:142]
+        node _T_37 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 575:44]
+        when _T_37 : @[datapath.scala 575:65]
+          node _src2_data_T_6 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 576:61]
+          node _src2_data_T_7 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 577:72]
+          node _src2_data_T_8 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 577:99]
+          node _src2_data_T_9 = tail(_src2_data_T_8, 1) @[datapath.scala 577:99]
+          node _src2_data_T_10 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 578:80]
+          node _src2_data_T_11 = mux(_src2_data_T_10, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 578:60]
+          node _src2_data_T_12 = mux(_src2_data_T_7, _src2_data_T_9, _src2_data_T_11) @[datapath.scala 577:52]
+          node _src2_data_T_13 = mux(_src2_data_T_6, mw_pipe_reg.alu_out, _src2_data_T_12) @[datapath.scala 576:41]
+          src2_data <= _src2_data_T_13 @[datapath.scala 576:35]
       else :
-        src2_data <= de_pipe_reg.rs2 @[datapath.scala 574:27]
-    alu.io.alu_op <= de_pipe_reg.alu_op @[datapath.scala 583:23]
-    alu.io.width_type <= de_pipe_reg.wd_type @[datapath.scala 584:27]
-    node _A_data_T = bits(de_pipe_reg.A_sel, 0, 0) @[datapath.scala 585:44]
-    node A_data = mux(_A_data_T, src1_data, de_pipe_reg.pc) @[datapath.scala 585:25]
-    node _B_data_T = bits(de_pipe_reg.B_sel, 0, 0) @[datapath.scala 586:44]
-    node B_data = mux(_B_data_T, src2_data, de_pipe_reg.imm) @[datapath.scala 586:25]
-    node _alu_io_A_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 587:45]
-    node _alu_io_A_T_1 = bits(A_data, 31, 0) @[datapath.scala 587:60]
-    node _alu_io_A_T_2 = mux(_alu_io_A_T, _alu_io_A_T_1, A_data) @[datapath.scala 587:24]
-    alu.io.A <= _alu_io_A_T_2 @[datapath.scala 587:18]
-    node _alu_io_B_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 588:45]
-    node _alu_io_B_T_1 = bits(B_data, 31, 0) @[datapath.scala 588:60]
-    node _alu_io_B_T_2 = mux(_alu_io_B_T, _alu_io_B_T_1, B_data) @[datapath.scala 588:24]
-    alu.io.B <= _alu_io_B_T_2 @[datapath.scala 588:18]
-    node _jmp_occur_T = eq(de_pipe_reg.pc_sel, UInt<2>("h1")) @[datapath.scala 595:64]
-    node _jmp_occur_T_1 = and(de_pipe_reg.enable, _jmp_occur_T) @[datapath.scala 595:41]
-    jmp_occur <= _jmp_occur_T_1 @[datapath.scala 595:19]
-    jmp_flush <= jmp_occur @[datapath.scala 596:19]
-    brCond.io.br_type <= de_pipe_reg.br_type @[datapath.scala 597:27]
-    brCond.io.rs1 <= src1_data @[datapath.scala 598:23]
-    brCond.io.rs2 <= src2_data @[datapath.scala 599:23]
-    jump_addr <= alu.io.out @[datapath.scala 600:19]
-    node _brCond_taken_T = and(brCond.io.taken, de_pipe_reg.enable) @[datapath.scala 610:41]
-    brCond_taken <= _brCond_taken_T @[datapath.scala 610:22]
-    br_flush <= brCond_taken @[datapath.scala 611:18]
-    node _csr_io_store_misalign_T = neq(de_pipe_reg.st_type, UInt<3>("h0")) @[datapath.scala 614:55]
-    node _csr_io_store_misalign_T_1 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 617:110]
-    node _csr_io_store_misalign_T_2 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 618:110]
-    node _csr_io_store_misalign_T_3 = bits(alu.io.out, 0, 0) @[datapath.scala 618:132]
-    node _csr_io_store_misalign_T_4 = neq(_csr_io_store_misalign_T_3, UInt<1>("h0")) @[datapath.scala 618:136]
-    node _csr_io_store_misalign_T_5 = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 619:110]
-    node _csr_io_store_misalign_T_6 = bits(alu.io.out, 1, 0) @[datapath.scala 619:132]
-    node _csr_io_store_misalign_T_7 = neq(_csr_io_store_misalign_T_6, UInt<1>("h0")) @[datapath.scala 619:139]
-    node _csr_io_store_misalign_T_8 = eq(de_pipe_reg.st_type, UInt<3>("h4")) @[datapath.scala 620:110]
-    node _csr_io_store_misalign_T_9 = bits(alu.io.out, 2, 0) @[datapath.scala 620:132]
-    node _csr_io_store_misalign_T_10 = neq(_csr_io_store_misalign_T_9, UInt<1>("h0")) @[datapath.scala 620:139]
+        src2_data <= de_pipe_reg.rs2 @[datapath.scala 581:27]
+    alu.io.alu_op <= de_pipe_reg.alu_op @[datapath.scala 590:23]
+    alu.io.width_type <= de_pipe_reg.wd_type @[datapath.scala 591:27]
+    node _A_data_T = bits(de_pipe_reg.A_sel, 0, 0) @[datapath.scala 592:44]
+    node A_data = mux(_A_data_T, src1_data, de_pipe_reg.pc) @[datapath.scala 592:25]
+    node _B_data_T = bits(de_pipe_reg.B_sel, 0, 0) @[datapath.scala 593:44]
+    node B_data = mux(_B_data_T, src2_data, de_pipe_reg.imm) @[datapath.scala 593:25]
+    node _alu_io_A_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 594:45]
+    node _alu_io_A_T_1 = bits(A_data, 31, 0) @[datapath.scala 594:60]
+    node _alu_io_A_T_2 = mux(_alu_io_A_T, _alu_io_A_T_1, A_data) @[datapath.scala 594:24]
+    alu.io.A <= _alu_io_A_T_2 @[datapath.scala 594:18]
+    node _alu_io_B_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 595:45]
+    node _alu_io_B_T_1 = bits(B_data, 31, 0) @[datapath.scala 595:60]
+    node _alu_io_B_T_2 = mux(_alu_io_B_T, _alu_io_B_T_1, B_data) @[datapath.scala 595:24]
+    alu.io.B <= _alu_io_B_T_2 @[datapath.scala 595:18]
+    node _jmp_occur_T = eq(de_pipe_reg.pc_sel, UInt<2>("h1")) @[datapath.scala 602:64]
+    node _jmp_occur_T_1 = and(de_pipe_reg.enable, _jmp_occur_T) @[datapath.scala 602:41]
+    jmp_occur <= _jmp_occur_T_1 @[datapath.scala 602:19]
+    jmp_flush <= jmp_occur @[datapath.scala 603:19]
+    brCond.io.br_type <= de_pipe_reg.br_type @[datapath.scala 604:27]
+    brCond.io.rs1 <= src1_data @[datapath.scala 605:23]
+    brCond.io.rs2 <= src2_data @[datapath.scala 606:23]
+    jump_addr <= alu.io.out @[datapath.scala 607:19]
+    node _brCond_taken_T = and(brCond.io.taken, de_pipe_reg.enable) @[datapath.scala 617:41]
+    brCond_taken <= _brCond_taken_T @[datapath.scala 617:22]
+    br_flush <= brCond_taken @[datapath.scala 618:18]
+    node _csr_io_store_misalign_T = neq(de_pipe_reg.st_type, UInt<3>("h0")) @[datapath.scala 621:55]
+    node _csr_io_store_misalign_T_1 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 624:110]
+    node _csr_io_store_misalign_T_2 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 625:110]
+    node _csr_io_store_misalign_T_3 = bits(alu.io.out, 0, 0) @[datapath.scala 625:132]
+    node _csr_io_store_misalign_T_4 = neq(_csr_io_store_misalign_T_3, UInt<1>("h0")) @[datapath.scala 625:136]
+    node _csr_io_store_misalign_T_5 = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 626:110]
+    node _csr_io_store_misalign_T_6 = bits(alu.io.out, 1, 0) @[datapath.scala 626:132]
+    node _csr_io_store_misalign_T_7 = neq(_csr_io_store_misalign_T_6, UInt<1>("h0")) @[datapath.scala 626:139]
+    node _csr_io_store_misalign_T_8 = eq(de_pipe_reg.st_type, UInt<3>("h4")) @[datapath.scala 627:110]
+    node _csr_io_store_misalign_T_9 = bits(alu.io.out, 2, 0) @[datapath.scala 627:132]
+    node _csr_io_store_misalign_T_10 = neq(_csr_io_store_misalign_T_9, UInt<1>("h0")) @[datapath.scala 627:139]
     node _csr_io_store_misalign_T_11 = mux(_csr_io_store_misalign_T_8, _csr_io_store_misalign_T_10, UInt<1>("h0")) @[Mux.scala 101:16]
     node _csr_io_store_misalign_T_12 = mux(_csr_io_store_misalign_T_5, _csr_io_store_misalign_T_7, _csr_io_store_misalign_T_11) @[Mux.scala 101:16]
     node _csr_io_store_misalign_T_13 = mux(_csr_io_store_misalign_T_2, _csr_io_store_misalign_T_4, _csr_io_store_misalign_T_12) @[Mux.scala 101:16]
     node _csr_io_store_misalign_T_14 = mux(_csr_io_store_misalign_T_1, UInt<1>("h0"), _csr_io_store_misalign_T_13) @[Mux.scala 101:16]
-    node _csr_io_store_misalign_T_15 = and(_csr_io_store_misalign_T, _csr_io_store_misalign_T_14) @[datapath.scala 614:67]
-    csr.io.store_misalign <= _csr_io_store_misalign_T_15 @[datapath.scala 614:31]
-    node _csr_io_load_misalign_T = neq(de_pipe_reg.ld_type, UInt<3>("h0")) @[datapath.scala 623:54]
-    node _csr_io_load_misalign_T_1 = eq(de_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 626:110]
-    node _csr_io_load_misalign_T_2 = eq(de_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 626:143]
-    node _csr_io_load_misalign_T_3 = or(_csr_io_load_misalign_T_1, _csr_io_load_misalign_T_2) @[datapath.scala 626:120]
-    node _csr_io_load_misalign_T_4 = eq(de_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 627:110]
-    node _csr_io_load_misalign_T_5 = eq(de_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 627:143]
-    node _csr_io_load_misalign_T_6 = or(_csr_io_load_misalign_T_4, _csr_io_load_misalign_T_5) @[datapath.scala 627:120]
-    node _csr_io_load_misalign_T_7 = bits(alu.io.out, 0, 0) @[datapath.scala 627:166]
-    node _csr_io_load_misalign_T_8 = neq(_csr_io_load_misalign_T_7, UInt<1>("h0")) @[datapath.scala 627:170]
-    node _csr_io_load_misalign_T_9 = eq(de_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 628:110]
-    node _csr_io_load_misalign_T_10 = and(de_pipe_reg.ld_type, UInt<15>("h707f")) @[datapath.scala 628:143]
-    node _csr_io_load_misalign_T_11 = eq(UInt<15>("h6003"), _csr_io_load_misalign_T_10) @[datapath.scala 628:143]
-    node _csr_io_load_misalign_T_12 = or(_csr_io_load_misalign_T_9, _csr_io_load_misalign_T_11) @[datapath.scala 628:120]
-    node _csr_io_load_misalign_T_13 = bits(alu.io.out, 1, 0) @[datapath.scala 628:164]
-    node _csr_io_load_misalign_T_14 = neq(_csr_io_load_misalign_T_13, UInt<1>("h0")) @[datapath.scala 628:171]
-    node _csr_io_load_misalign_T_15 = eq(de_pipe_reg.ld_type, UInt<3>("h7")) @[datapath.scala 629:110]
-    node _csr_io_load_misalign_T_16 = bits(alu.io.out, 2, 0) @[datapath.scala 629:132]
-    node _csr_io_load_misalign_T_17 = neq(_csr_io_load_misalign_T_16, UInt<1>("h0")) @[datapath.scala 629:138]
+    node _csr_io_store_misalign_T_15 = and(_csr_io_store_misalign_T, _csr_io_store_misalign_T_14) @[datapath.scala 621:67]
+    csr.io.store_misalign <= _csr_io_store_misalign_T_15 @[datapath.scala 621:31]
+    node _csr_io_load_misalign_T = neq(de_pipe_reg.ld_type, UInt<3>("h0")) @[datapath.scala 630:54]
+    node _csr_io_load_misalign_T_1 = eq(de_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 633:110]
+    node _csr_io_load_misalign_T_2 = eq(de_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 633:143]
+    node _csr_io_load_misalign_T_3 = or(_csr_io_load_misalign_T_1, _csr_io_load_misalign_T_2) @[datapath.scala 633:120]
+    node _csr_io_load_misalign_T_4 = eq(de_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 634:110]
+    node _csr_io_load_misalign_T_5 = eq(de_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 634:143]
+    node _csr_io_load_misalign_T_6 = or(_csr_io_load_misalign_T_4, _csr_io_load_misalign_T_5) @[datapath.scala 634:120]
+    node _csr_io_load_misalign_T_7 = bits(alu.io.out, 0, 0) @[datapath.scala 634:166]
+    node _csr_io_load_misalign_T_8 = neq(_csr_io_load_misalign_T_7, UInt<1>("h0")) @[datapath.scala 634:170]
+    node _csr_io_load_misalign_T_9 = eq(de_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 635:110]
+    node _csr_io_load_misalign_T_10 = and(de_pipe_reg.ld_type, UInt<15>("h707f")) @[datapath.scala 635:143]
+    node _csr_io_load_misalign_T_11 = eq(UInt<15>("h6003"), _csr_io_load_misalign_T_10) @[datapath.scala 635:143]
+    node _csr_io_load_misalign_T_12 = or(_csr_io_load_misalign_T_9, _csr_io_load_misalign_T_11) @[datapath.scala 635:120]
+    node _csr_io_load_misalign_T_13 = bits(alu.io.out, 1, 0) @[datapath.scala 635:164]
+    node _csr_io_load_misalign_T_14 = neq(_csr_io_load_misalign_T_13, UInt<1>("h0")) @[datapath.scala 635:171]
+    node _csr_io_load_misalign_T_15 = eq(de_pipe_reg.ld_type, UInt<3>("h7")) @[datapath.scala 636:110]
+    node _csr_io_load_misalign_T_16 = bits(alu.io.out, 2, 0) @[datapath.scala 636:132]
+    node _csr_io_load_misalign_T_17 = neq(_csr_io_load_misalign_T_16, UInt<1>("h0")) @[datapath.scala 636:138]
     node _csr_io_load_misalign_T_18 = mux(_csr_io_load_misalign_T_15, _csr_io_load_misalign_T_17, UInt<1>("h0")) @[Mux.scala 101:16]
     node _csr_io_load_misalign_T_19 = mux(_csr_io_load_misalign_T_12, _csr_io_load_misalign_T_14, _csr_io_load_misalign_T_18) @[Mux.scala 101:16]
     node _csr_io_load_misalign_T_20 = mux(_csr_io_load_misalign_T_6, _csr_io_load_misalign_T_8, _csr_io_load_misalign_T_19) @[Mux.scala 101:16]
     node _csr_io_load_misalign_T_21 = mux(_csr_io_load_misalign_T_3, UInt<1>("h0"), _csr_io_load_misalign_T_20) @[Mux.scala 101:16]
-    node _csr_io_load_misalign_T_22 = and(_csr_io_load_misalign_T, _csr_io_load_misalign_T_21) @[datapath.scala 623:66]
-    csr.io.load_misalign <= _csr_io_load_misalign_T_22 @[datapath.scala 623:30]
-    csr.io.load_misalign_addr <= alu.io.sum @[datapath.scala 631:35]
-    csr.io.store_misalign_addr <= alu.io.sum @[datapath.scala 632:36]
-    when flush_em : @[datapath.scala 634:23]
-      em_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 635:34]
-      em_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 636:34]
-      em_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 637:37]
-      em_pipe_reg.alu_sum <= UInt<1>("h0") @[datapath.scala 638:37]
-      em_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 639:43]
-      em_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 640:42]
-      em_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 641:44]
-      em_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 642:44]
-      em_pipe_reg.jump_addr <= UInt<1>("h0") @[datapath.scala 643:39]
-      em_pipe_reg.jump_taken <= UInt<1>("h0") @[datapath.scala 644:40]
-      em_pipe_reg.st_data <= UInt<1>("h0") @[datapath.scala 645:37]
-      em_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 646:37]
-      em_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 647:37]
-      em_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 648:36]
-      em_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 649:35]
-      em_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 650:32]
-      em_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 651:37]
-      em_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 652:36]
+    node _csr_io_load_misalign_T_22 = and(_csr_io_load_misalign_T, _csr_io_load_misalign_T_21) @[datapath.scala 630:66]
+    csr.io.load_misalign <= _csr_io_load_misalign_T_22 @[datapath.scala 630:30]
+    csr.io.load_misalign_addr <= alu.io.sum @[datapath.scala 638:35]
+    csr.io.store_misalign_addr <= alu.io.sum @[datapath.scala 639:36]
+    node _T_38 = eq(stall, UInt<1>("h0")) @[datapath.scala 641:29]
+    node _T_39 = and(flush_em, _T_38) @[datapath.scala 641:26]
+    when _T_39 : @[datapath.scala 641:36]
+      em_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 642:34]
+      em_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 643:34]
+      em_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 644:37]
+      em_pipe_reg.alu_sum <= UInt<1>("h0") @[datapath.scala 645:37]
+      em_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 646:43]
+      em_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 647:42]
+      em_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 648:44]
+      em_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 649:44]
+      em_pipe_reg.jump_addr <= UInt<1>("h0") @[datapath.scala 650:39]
+      em_pipe_reg.jump_taken <= UInt<1>("h0") @[datapath.scala 651:40]
+      em_pipe_reg.st_data <= UInt<1>("h0") @[datapath.scala 652:37]
+      em_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 653:37]
+      em_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 654:37]
+      em_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 655:36]
+      em_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 656:35]
+      em_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 657:32]
+      em_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 658:37]
+      em_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 659:36]
     else :
-      node _T_34 = eq(stall, UInt<1>("h0")) @[datapath.scala 653:20]
-      when _T_34 : @[datapath.scala 653:27]
-        em_pipe_reg.inst <= de_pipe_reg.inst @[datapath.scala 654:34]
-        em_pipe_reg.dest <= de_pipe_reg.dest @[datapath.scala 655:34]
-        em_pipe_reg.alu_out <= alu.io.out @[datapath.scala 656:37]
-        em_pipe_reg.alu_sum <= alu.io.sum @[datapath.scala 657:37]
-        em_pipe_reg.csr_read_data <= de_pipe_reg.csr_read_data @[datapath.scala 658:43]
-        em_pipe_reg.csr_write_op <= de_pipe_reg.csr_write_op @[datapath.scala 659:42]
-        em_pipe_reg.csr_write_addr <= de_pipe_reg.csr_write_addr @[datapath.scala 660:44]
-        em_pipe_reg.csr_write_data <= de_pipe_reg.csr_write_data @[datapath.scala 661:44]
-        em_pipe_reg.jump_addr <= alu.io.out @[datapath.scala 662:39]
-        node _em_pipe_reg_jump_taken_T = eq(de_pipe_reg.pc_sel, UInt<2>("h1")) @[datapath.scala 663:79]
-        node _em_pipe_reg_jump_taken_T_1 = and(_em_pipe_reg_jump_taken_T, de_pipe_reg.enable) @[datapath.scala 663:90]
-        node _em_pipe_reg_jump_taken_T_2 = or(brCond_taken, _em_pipe_reg_jump_taken_T_1) @[datapath.scala 663:56]
-        em_pipe_reg.jump_taken <= _em_pipe_reg_jump_taken_T_2 @[datapath.scala 663:40]
-        em_pipe_reg.st_data <= src2_data @[datapath.scala 664:37]
-        em_pipe_reg.st_type <= de_pipe_reg.st_type @[datapath.scala 665:37]
-        em_pipe_reg.ld_type <= de_pipe_reg.ld_type @[datapath.scala 666:37]
-        em_pipe_reg.wb_sel <= de_pipe_reg.wb_sel @[datapath.scala 667:36]
-        em_pipe_reg.wb_en <= de_pipe_reg.wb_en @[datapath.scala 668:35]
-        em_pipe_reg.pc <= de_pipe_reg.pc @[datapath.scala 669:32]
-        em_pipe_reg.is_kill <= de_pipe_reg.is_kill @[datapath.scala 670:37]
-        em_pipe_reg.enable <= de_pipe_reg.enable @[datapath.scala 671:36]
-    csr.io.em_enable <= em_pipe_reg.enable @[datapath.scala 682:26]
-    node _io_dcache_cpu_request_valid_T = orr(em_pipe_reg.ld_type) @[datapath.scala 683:72]
-    node _io_dcache_cpu_request_valid_T_1 = orr(em_pipe_reg.st_type) @[datapath.scala 683:99]
-    node _io_dcache_cpu_request_valid_T_2 = or(_io_dcache_cpu_request_valid_T, _io_dcache_cpu_request_valid_T_1) @[datapath.scala 683:76]
-    node _io_dcache_cpu_request_valid_T_3 = and(_io_dcache_cpu_request_valid_T_2, em_pipe_reg.enable) @[datapath.scala 683:104]
-    node _io_dcache_cpu_request_valid_T_4 = orr(de_pipe_reg.ld_type) @[datapath.scala 683:148]
-    node _io_dcache_cpu_request_valid_T_5 = orr(de_pipe_reg.st_type) @[datapath.scala 683:175]
-    node _io_dcache_cpu_request_valid_T_6 = or(_io_dcache_cpu_request_valid_T_4, _io_dcache_cpu_request_valid_T_5) @[datapath.scala 683:152]
-    node _io_dcache_cpu_request_valid_T_7 = and(_io_dcache_cpu_request_valid_T_6, de_pipe_reg.enable) @[datapath.scala 683:180]
-    node _io_dcache_cpu_request_valid_T_8 = mux(stall, _io_dcache_cpu_request_valid_T_3, _io_dcache_cpu_request_valid_T_7) @[datapath.scala 683:43]
-    io.dcache.cpu_request.valid <= _io_dcache_cpu_request_valid_T_8 @[datapath.scala 683:37]
-    node _io_dcache_cpu_request_rw_T = orr(em_pipe_reg.st_type) @[datapath.scala 686:68]
-    node _io_dcache_cpu_request_rw_T_1 = and(_io_dcache_cpu_request_rw_T, em_pipe_reg.enable) @[datapath.scala 686:72]
-    node _io_dcache_cpu_request_rw_T_2 = orr(em_pipe_reg.st_type) @[datapath.scala 686:115]
-    node _io_dcache_cpu_request_rw_T_3 = and(_io_dcache_cpu_request_rw_T_2, de_pipe_reg.enable) @[datapath.scala 686:119]
-    node _io_dcache_cpu_request_rw_T_4 = mux(stall, _io_dcache_cpu_request_rw_T_1, _io_dcache_cpu_request_rw_T_3) @[datapath.scala 686:40]
-    io.dcache.cpu_request.rw <= _io_dcache_cpu_request_rw_T_4 @[datapath.scala 686:34]
-    node _io_dcache_cpu_request_addr_T = mux(stall, em_pipe_reg.alu_out, alu.io.out) @[datapath.scala 688:42]
-    io.dcache.cpu_request.addr <= _io_dcache_cpu_request_addr_T @[datapath.scala 688:36]
-    node _io_dcache_cpu_request_data_T = bits(em_pipe_reg.alu_out, 2, 0) @[datapath.scala 692:93]
-    node _io_dcache_cpu_request_data_T_1 = dshl(_io_dcache_cpu_request_data_T, UInt<2>("h3")) @[datapath.scala 692:100]
-    node _io_dcache_cpu_request_data_T_2 = dshl(em_pipe_reg.st_data, _io_dcache_cpu_request_data_T_1) @[datapath.scala 692:70]
-    node _io_dcache_cpu_request_data_T_3 = bits(alu.io.out, 2, 0) @[datapath.scala 692:130]
-    node _io_dcache_cpu_request_data_T_4 = dshl(_io_dcache_cpu_request_data_T_3, UInt<2>("h3")) @[datapath.scala 692:137]
-    node _io_dcache_cpu_request_data_T_5 = dshl(src2_data, _io_dcache_cpu_request_data_T_4) @[datapath.scala 692:119]
-    node _io_dcache_cpu_request_data_T_6 = mux(stall, _io_dcache_cpu_request_data_T_2, _io_dcache_cpu_request_data_T_5) @[datapath.scala 692:42]
-    node _io_dcache_cpu_request_data_T_7 = bits(_io_dcache_cpu_request_data_T_6, 63, 0) @[datapath.scala 692:145]
-    io.dcache.cpu_request.data <= _io_dcache_cpu_request_data_T_7 @[datapath.scala 692:36]
-    node _st_mask_T = eq(em_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 694:58]
-    node _st_mask_T_1 = eq(em_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 695:89]
-    node _st_mask_T_2 = eq(em_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 696:97]
-    node _st_mask_T_3 = mux(_st_mask_T_2, UInt<1>("h1"), UInt<8>("hff")) @[datapath.scala 696:76]
-    node _st_mask_T_4 = mux(_st_mask_T_1, UInt<2>("h3"), _st_mask_T_3) @[datapath.scala 695:68]
-    node _st_mask_T_5 = mux(_st_mask_T, UInt<4>("hf"), _st_mask_T_4) @[datapath.scala 694:37]
-    node _st_mask_T_6 = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 698:83]
-    node _st_mask_T_7 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 699:81]
-    node _st_mask_T_8 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 700:89]
-    node _st_mask_T_9 = mux(_st_mask_T_8, UInt<1>("h1"), UInt<8>("hff")) @[datapath.scala 700:68]
-    node _st_mask_T_10 = mux(_st_mask_T_7, UInt<2>("h3"), _st_mask_T_9) @[datapath.scala 699:60]
-    node _st_mask_T_11 = mux(_st_mask_T_6, UInt<4>("hf"), _st_mask_T_10) @[datapath.scala 698:62]
-    node st_mask = mux(stall, _st_mask_T_5, _st_mask_T_11) @[datapath.scala 694:26]
-    node _io_dcache_cpu_request_mask_T = eq(st_mask, UInt<8>("hff")) @[datapath.scala 707:51]
-    node _io_dcache_cpu_request_mask_T_1 = bits(st_mask, 7, 0) @[datapath.scala 707:77]
-    node _io_dcache_cpu_request_mask_T_2 = bits(em_pipe_reg.alu_out, 2, 0) @[datapath.scala 707:127]
-    node _io_dcache_cpu_request_mask_T_3 = dshl(st_mask, _io_dcache_cpu_request_mask_T_2) @[datapath.scala 707:105]
-    node _io_dcache_cpu_request_mask_T_4 = bits(_io_dcache_cpu_request_mask_T_3, 7, 0) @[datapath.scala 707:133]
-    node _io_dcache_cpu_request_mask_T_5 = bits(alu.io.out, 2, 0) @[datapath.scala 707:160]
-    node _io_dcache_cpu_request_mask_T_6 = dshl(st_mask, _io_dcache_cpu_request_mask_T_5) @[datapath.scala 707:150]
-    node _io_dcache_cpu_request_mask_T_7 = bits(_io_dcache_cpu_request_mask_T_6, 7, 0) @[datapath.scala 707:166]
-    node _io_dcache_cpu_request_mask_T_8 = mux(stall, _io_dcache_cpu_request_mask_T_4, _io_dcache_cpu_request_mask_T_7) @[datapath.scala 707:88]
-    node _io_dcache_cpu_request_mask_T_9 = mux(_io_dcache_cpu_request_mask_T, _io_dcache_cpu_request_mask_T_1, _io_dcache_cpu_request_mask_T_8) @[datapath.scala 707:42]
-    io.dcache.cpu_request.mask <= _io_dcache_cpu_request_mask_T_9 @[datapath.scala 707:36]
-    node _load_data_T = and(em_pipe_reg.alu_out, UInt<3>("h7")) @[datapath.scala 709:78]
-    node _load_data_T_1 = dshl(_load_data_T, UInt<2>("h3")) @[datapath.scala 709:89]
-    node load_data = dshr(io.dcache.cpu_response.data, _load_data_T_1) @[datapath.scala 709:53]
-    node _load_data_ext_T = eq(em_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 711:53]
-    node _load_data_ext_T_1 = bits(load_data, 31, 31) @[datapath.scala 711:81]
-    node _load_data_ext_T_2 = bits(_load_data_ext_T_1, 0, 0) @[datapath.scala 711:86]
-    node _load_data_ext_T_3 = mux(_load_data_ext_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[datapath.scala 711:71]
-    node _load_data_ext_T_4 = bits(load_data, 31, 0) @[datapath.scala 711:130]
+      node _T_40 = eq(stall, UInt<1>("h0")) @[datapath.scala 660:20]
+      when _T_40 : @[datapath.scala 660:27]
+        em_pipe_reg.inst <= de_pipe_reg.inst @[datapath.scala 661:34]
+        em_pipe_reg.dest <= de_pipe_reg.dest @[datapath.scala 662:34]
+        em_pipe_reg.alu_out <= alu.io.out @[datapath.scala 663:37]
+        em_pipe_reg.alu_sum <= alu.io.sum @[datapath.scala 664:37]
+        em_pipe_reg.csr_read_data <= de_pipe_reg.csr_read_data @[datapath.scala 665:43]
+        em_pipe_reg.csr_write_op <= de_pipe_reg.csr_write_op @[datapath.scala 666:42]
+        em_pipe_reg.csr_write_addr <= de_pipe_reg.csr_write_addr @[datapath.scala 667:44]
+        em_pipe_reg.csr_write_data <= de_pipe_reg.csr_write_data @[datapath.scala 668:44]
+        em_pipe_reg.jump_addr <= alu.io.out @[datapath.scala 669:39]
+        node _em_pipe_reg_jump_taken_T = eq(de_pipe_reg.pc_sel, UInt<2>("h1")) @[datapath.scala 670:79]
+        node _em_pipe_reg_jump_taken_T_1 = and(_em_pipe_reg_jump_taken_T, de_pipe_reg.enable) @[datapath.scala 670:90]
+        node _em_pipe_reg_jump_taken_T_2 = or(brCond_taken, _em_pipe_reg_jump_taken_T_1) @[datapath.scala 670:56]
+        em_pipe_reg.jump_taken <= _em_pipe_reg_jump_taken_T_2 @[datapath.scala 670:40]
+        em_pipe_reg.st_data <= src2_data @[datapath.scala 671:37]
+        em_pipe_reg.st_type <= de_pipe_reg.st_type @[datapath.scala 672:37]
+        em_pipe_reg.ld_type <= de_pipe_reg.ld_type @[datapath.scala 673:37]
+        em_pipe_reg.wb_sel <= de_pipe_reg.wb_sel @[datapath.scala 674:36]
+        em_pipe_reg.wb_en <= de_pipe_reg.wb_en @[datapath.scala 675:35]
+        em_pipe_reg.pc <= de_pipe_reg.pc @[datapath.scala 676:32]
+        em_pipe_reg.is_kill <= de_pipe_reg.is_kill @[datapath.scala 677:37]
+        em_pipe_reg.enable <= de_pipe_reg.enable @[datapath.scala 678:36]
+    node _T_41 = asUInt(reset) @[datapath.scala 682:15]
+    node _T_42 = eq(_T_41, UInt<1>("h0")) @[datapath.scala 682:15]
+    when _T_42 : @[datapath.scala 682:15]
+      printf(clock, UInt<1>("h1"), "execute_memory:\ninst: %x; dest:%d; alu_out:%x alu_sum:%x\ncsr_read_data: %x; csr_write_op: %x; csr_write_addr: %x; csr_write_data: %x;\n st_data: %x; st_type: %d; ld_type: %d\n wb_sel: %d; wb_en:%d; pc:%x; is_kill: %d; enable:%d\n\n", em_pipe_reg.inst, em_pipe_reg.dest, em_pipe_reg.alu_out, em_pipe_reg.alu_sum, em_pipe_reg.csr_read_data, em_pipe_reg.csr_write_op, em_pipe_reg.csr_write_addr, em_pipe_reg.csr_write_data, em_pipe_reg.st_data, em_pipe_reg.st_type, em_pipe_reg.ld_type, em_pipe_reg.wb_sel, em_pipe_reg.wb_en, em_pipe_reg.pc, em_pipe_reg.is_kill, em_pipe_reg.enable) : printf_2 @[datapath.scala 682:15]
+    csr.io.em_enable <= em_pipe_reg.enable @[datapath.scala 690:26]
+    node _io_dcache_cpu_request_valid_T = orr(de_pipe_reg.ld_type) @[datapath.scala 692:61]
+    node _io_dcache_cpu_request_valid_T_1 = orr(de_pipe_reg.st_type) @[datapath.scala 692:88]
+    node _io_dcache_cpu_request_valid_T_2 = or(_io_dcache_cpu_request_valid_T, _io_dcache_cpu_request_valid_T_1) @[datapath.scala 692:65]
+    node _io_dcache_cpu_request_valid_T_3 = and(_io_dcache_cpu_request_valid_T_2, de_pipe_reg.enable) @[datapath.scala 692:93]
+    io.dcache.cpu_request.valid <= _io_dcache_cpu_request_valid_T_3 @[datapath.scala 692:37]
+    node _io_dcache_cpu_request_rw_T = orr(em_pipe_reg.st_type) @[datapath.scala 695:57]
+    node _io_dcache_cpu_request_rw_T_1 = and(_io_dcache_cpu_request_rw_T, de_pipe_reg.enable) @[datapath.scala 695:61]
+    io.dcache.cpu_request.rw <= _io_dcache_cpu_request_rw_T_1 @[datapath.scala 695:34]
+    io.dcache.cpu_request.addr <= alu.io.out @[datapath.scala 698:36]
+    node _io_dcache_cpu_request_data_T = bits(alu.io.out, 2, 0) @[datapath.scala 704:61]
+    node _io_dcache_cpu_request_data_T_1 = dshl(_io_dcache_cpu_request_data_T, UInt<2>("h3")) @[datapath.scala 704:68]
+    node _io_dcache_cpu_request_data_T_2 = dshl(src2_data, _io_dcache_cpu_request_data_T_1) @[datapath.scala 704:50]
+    node _io_dcache_cpu_request_data_T_3 = bits(_io_dcache_cpu_request_data_T_2, 63, 0) @[datapath.scala 704:76]
+    io.dcache.cpu_request.data <= _io_dcache_cpu_request_data_T_3 @[datapath.scala 704:36]
+    node _st_mask_T = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 719:47]
+    node _st_mask_T_1 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 720:81]
+    node _st_mask_T_2 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 721:89]
+    node _st_mask_T_3 = mux(_st_mask_T_2, UInt<1>("h1"), UInt<8>("hff")) @[datapath.scala 721:68]
+    node _st_mask_T_4 = mux(_st_mask_T_1, UInt<2>("h3"), _st_mask_T_3) @[datapath.scala 720:60]
+    node st_mask = mux(_st_mask_T, UInt<4>("hf"), _st_mask_T_4) @[datapath.scala 719:26]
+    node _io_dcache_cpu_request_mask_T = eq(st_mask, UInt<8>("hff")) @[datapath.scala 727:51]
+    node _io_dcache_cpu_request_mask_T_1 = bits(st_mask, 7, 0) @[datapath.scala 727:77]
+    node _io_dcache_cpu_request_mask_T_2 = bits(em_pipe_reg.alu_out, 2, 0) @[datapath.scala 727:127]
+    node _io_dcache_cpu_request_mask_T_3 = dshl(st_mask, _io_dcache_cpu_request_mask_T_2) @[datapath.scala 727:105]
+    node _io_dcache_cpu_request_mask_T_4 = bits(_io_dcache_cpu_request_mask_T_3, 7, 0) @[datapath.scala 727:133]
+    node _io_dcache_cpu_request_mask_T_5 = bits(alu.io.out, 2, 0) @[datapath.scala 727:160]
+    node _io_dcache_cpu_request_mask_T_6 = dshl(st_mask, _io_dcache_cpu_request_mask_T_5) @[datapath.scala 727:150]
+    node _io_dcache_cpu_request_mask_T_7 = bits(_io_dcache_cpu_request_mask_T_6, 7, 0) @[datapath.scala 727:166]
+    node _io_dcache_cpu_request_mask_T_8 = mux(stall, _io_dcache_cpu_request_mask_T_4, _io_dcache_cpu_request_mask_T_7) @[datapath.scala 727:88]
+    node _io_dcache_cpu_request_mask_T_9 = mux(_io_dcache_cpu_request_mask_T, _io_dcache_cpu_request_mask_T_1, _io_dcache_cpu_request_mask_T_8) @[datapath.scala 727:42]
+    io.dcache.cpu_request.mask <= _io_dcache_cpu_request_mask_T_9 @[datapath.scala 727:36]
+    node _load_data_T = and(em_pipe_reg.alu_out, UInt<3>("h7")) @[datapath.scala 729:78]
+    node _load_data_T_1 = dshl(_load_data_T, UInt<2>("h3")) @[datapath.scala 729:89]
+    node load_data = dshr(io.dcache.cpu_response.data, _load_data_T_1) @[datapath.scala 729:53]
+    node _load_data_ext_T = eq(em_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 731:53]
+    node _load_data_ext_T_1 = bits(load_data, 31, 31) @[datapath.scala 731:81]
+    node _load_data_ext_T_2 = bits(_load_data_ext_T_1, 0, 0) @[datapath.scala 731:86]
+    node _load_data_ext_T_3 = mux(_load_data_ext_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[datapath.scala 731:71]
+    node _load_data_ext_T_4 = bits(load_data, 31, 0) @[datapath.scala 731:130]
     node _load_data_ext_T_5 = cat(_load_data_ext_T_3, _load_data_ext_T_4) @[Cat.scala 31:58]
-    node _load_data_ext_T_6 = eq(em_pipe_reg.ld_type, UInt<3>("h6")) @[datapath.scala 712:81]
+    node _load_data_ext_T_6 = eq(em_pipe_reg.ld_type, UInt<3>("h6")) @[datapath.scala 732:81]
     node _load_data_ext_T_7 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_T_8 = bits(load_data, 31, 0) @[datapath.scala 712:121]
+    node _load_data_ext_T_8 = bits(load_data, 31, 0) @[datapath.scala 732:121]
     node _load_data_ext_T_9 = cat(_load_data_ext_T_7, _load_data_ext_T_8) @[Cat.scala 31:58]
-    node _load_data_ext_T_10 = eq(em_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 713:89]
-    node _load_data_ext_T_11 = bits(load_data, 15, 15) @[datapath.scala 713:117]
-    node _load_data_ext_T_12 = bits(_load_data_ext_T_11, 0, 0) @[datapath.scala 713:122]
-    node _load_data_ext_T_13 = mux(_load_data_ext_T_12, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[datapath.scala 713:107]
-    node _load_data_ext_T_14 = bits(load_data, 15, 0) @[datapath.scala 713:170]
+    node _load_data_ext_T_10 = eq(em_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 733:89]
+    node _load_data_ext_T_11 = bits(load_data, 15, 15) @[datapath.scala 733:117]
+    node _load_data_ext_T_12 = bits(_load_data_ext_T_11, 0, 0) @[datapath.scala 733:122]
+    node _load_data_ext_T_13 = mux(_load_data_ext_T_12, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[datapath.scala 733:107]
+    node _load_data_ext_T_14 = bits(load_data, 15, 0) @[datapath.scala 733:170]
     node _load_data_ext_T_15 = cat(_load_data_ext_T_13, _load_data_ext_T_14) @[Cat.scala 31:58]
-    node _load_data_ext_T_16 = eq(em_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 714:97]
+    node _load_data_ext_T_16 = eq(em_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 734:97]
     node _load_data_ext_T_17 = mux(UInt<1>("h0"), UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_T_18 = bits(load_data, 15, 0) @[datapath.scala 714:137]
+    node _load_data_ext_T_18 = bits(load_data, 15, 0) @[datapath.scala 734:137]
     node _load_data_ext_T_19 = cat(_load_data_ext_T_17, _load_data_ext_T_18) @[Cat.scala 31:58]
-    node _load_data_ext_T_20 = eq(em_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 715:105]
-    node _load_data_ext_T_21 = bits(load_data, 7, 7) @[datapath.scala 715:133]
-    node _load_data_ext_T_22 = bits(_load_data_ext_T_21, 0, 0) @[datapath.scala 715:137]
-    node _load_data_ext_T_23 = mux(_load_data_ext_T_22, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[datapath.scala 715:123]
-    node _load_data_ext_T_24 = bits(load_data, 7, 0) @[datapath.scala 715:187]
+    node _load_data_ext_T_20 = eq(em_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 735:105]
+    node _load_data_ext_T_21 = bits(load_data, 7, 7) @[datapath.scala 735:133]
+    node _load_data_ext_T_22 = bits(_load_data_ext_T_21, 0, 0) @[datapath.scala 735:137]
+    node _load_data_ext_T_23 = mux(_load_data_ext_T_22, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[datapath.scala 735:123]
+    node _load_data_ext_T_24 = bits(load_data, 7, 0) @[datapath.scala 735:187]
     node _load_data_ext_T_25 = cat(_load_data_ext_T_23, _load_data_ext_T_24) @[Cat.scala 31:58]
-    node _load_data_ext_T_26 = eq(em_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 716:113]
+    node _load_data_ext_T_26 = eq(em_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 736:113]
     node _load_data_ext_T_27 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
-    node _load_data_ext_T_28 = bits(load_data, 7, 0) @[datapath.scala 716:153]
+    node _load_data_ext_T_28 = bits(load_data, 7, 0) @[datapath.scala 736:153]
     node _load_data_ext_T_29 = cat(_load_data_ext_T_27, _load_data_ext_T_28) @[Cat.scala 31:58]
-    node _load_data_ext_T_30 = mux(_load_data_ext_T_26, _load_data_ext_T_29, load_data) @[datapath.scala 716:92]
-    node _load_data_ext_T_31 = mux(_load_data_ext_T_20, _load_data_ext_T_25, _load_data_ext_T_30) @[datapath.scala 715:84]
-    node _load_data_ext_T_32 = mux(_load_data_ext_T_16, _load_data_ext_T_19, _load_data_ext_T_31) @[datapath.scala 714:76]
-    node _load_data_ext_T_33 = mux(_load_data_ext_T_10, _load_data_ext_T_15, _load_data_ext_T_32) @[datapath.scala 713:68]
-    node _load_data_ext_T_34 = mux(_load_data_ext_T_6, _load_data_ext_T_9, _load_data_ext_T_33) @[datapath.scala 712:60]
-    node load_data_ext = mux(_load_data_ext_T, _load_data_ext_T_5, _load_data_ext_T_34) @[datapath.scala 711:32]
-    when flush_mw : @[datapath.scala 723:23]
-      mw_pipe_reg.load_data <= UInt<1>("h0") @[datapath.scala 724:39]
-      mw_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 725:37]
-      mw_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 726:34]
-      mw_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 727:36]
-      mw_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 728:35]
-      mw_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 729:32]
-      mw_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 730:34]
-      mw_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 731:43]
-      mw_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 732:42]
-      mw_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 733:44]
-      mw_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 734:44]
-      mw_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 735:36]
+    node _load_data_ext_T_30 = mux(_load_data_ext_T_26, _load_data_ext_T_29, load_data) @[datapath.scala 736:92]
+    node _load_data_ext_T_31 = mux(_load_data_ext_T_20, _load_data_ext_T_25, _load_data_ext_T_30) @[datapath.scala 735:84]
+    node _load_data_ext_T_32 = mux(_load_data_ext_T_16, _load_data_ext_T_19, _load_data_ext_T_31) @[datapath.scala 734:76]
+    node _load_data_ext_T_33 = mux(_load_data_ext_T_10, _load_data_ext_T_15, _load_data_ext_T_32) @[datapath.scala 733:68]
+    node _load_data_ext_T_34 = mux(_load_data_ext_T_6, _load_data_ext_T_9, _load_data_ext_T_33) @[datapath.scala 732:60]
+    node load_data_ext = mux(_load_data_ext_T, _load_data_ext_T_5, _load_data_ext_T_34) @[datapath.scala 731:32]
+    node _T_43 = eq(stall, UInt<1>("h0")) @[datapath.scala 743:26]
+    node _T_44 = and(flush_mw, _T_43) @[datapath.scala 743:23]
+    when _T_44 : @[datapath.scala 743:33]
+      mw_pipe_reg.load_data <= UInt<1>("h0") @[datapath.scala 744:39]
+      mw_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 745:37]
+      mw_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 746:34]
+      mw_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 747:36]
+      mw_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 748:35]
+      mw_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 749:32]
+      mw_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 750:34]
+      mw_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 751:43]
+      mw_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 752:42]
+      mw_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 753:44]
+      mw_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 754:44]
+      mw_pipe_reg.enable <= UInt<1>("h0") @[datapath.scala 755:36]
     else :
-      node _T_35 = eq(stall, UInt<1>("h0")) @[datapath.scala 736:20]
-      when _T_35 : @[datapath.scala 736:27]
-        mw_pipe_reg.load_data <= load_data_ext @[datapath.scala 737:39]
-        mw_pipe_reg.alu_out <= em_pipe_reg.alu_out @[datapath.scala 738:37]
-        mw_pipe_reg.dest <= em_pipe_reg.dest @[datapath.scala 739:34]
-        mw_pipe_reg.wb_sel <= em_pipe_reg.wb_sel @[datapath.scala 740:36]
-        mw_pipe_reg.wb_en <= em_pipe_reg.wb_en @[datapath.scala 741:35]
-        mw_pipe_reg.pc <= em_pipe_reg.pc @[datapath.scala 742:32]
-        mw_pipe_reg.inst <= em_pipe_reg.inst @[datapath.scala 743:34]
-        mw_pipe_reg.jump_addr <= em_pipe_reg.jump_addr @[datapath.scala 744:39]
-        mw_pipe_reg.jump_taken <= em_pipe_reg.jump_taken @[datapath.scala 745:40]
-        mw_pipe_reg.csr_read_data <= em_pipe_reg.csr_read_data @[datapath.scala 746:43]
-        mw_pipe_reg.csr_write_op <= em_pipe_reg.csr_write_op @[datapath.scala 747:42]
-        mw_pipe_reg.csr_write_data <= em_pipe_reg.csr_write_data @[datapath.scala 748:44]
-        mw_pipe_reg.csr_write_addr <= em_pipe_reg.csr_write_addr @[datapath.scala 749:44]
-        mw_pipe_reg.enable <= em_pipe_reg.enable @[datapath.scala 750:36]
-    csr.io.mw_enable <= mw_pipe_reg.enable @[datapath.scala 760:26]
-    csr.io.w_op <= mw_pipe_reg.csr_write_op @[datapath.scala 761:21]
-    csr.io.w_addr <= mw_pipe_reg.csr_write_addr @[datapath.scala 762:23]
-    csr.io.w_data <= mw_pipe_reg.csr_write_data @[datapath.scala 763:23]
-    csr.io.inst <= mw_pipe_reg.inst @[datapath.scala 764:21]
-    csr.io.ebreak_addr <= mw_pipe_reg.pc @[datapath.scala 765:28]
-    node _csr_io_retired_T = neq(mw_pipe_reg.inst, UInt<32>("h13")) @[datapath.scala 766:44]
-    csr.io.retired <= _csr_io_retired_T @[datapath.scala 766:24]
-    node _csr_io_isSret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 767:43]
-    node _csr_io_isSret_T_1 = eq(UInt<29>("h10200073"), _csr_io_isSret_T) @[datapath.scala 767:43]
-    csr.io.isSret <= _csr_io_isSret_T_1 @[datapath.scala 767:23]
-    node _csr_io_isMret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 768:43]
-    node _csr_io_isMret_T_1 = eq(UInt<30>("h30200073"), _csr_io_isMret_T) @[datapath.scala 768:43]
-    csr.io.isMret <= _csr_io_isMret_T_1 @[datapath.scala 768:23]
-    csr.io.excPC <= mw_pipe_reg.pc @[datapath.scala 769:22]
-    csr.io.jump_taken <= mw_pipe_reg.jump_taken @[datapath.scala 770:27]
-    csr.io.jump_addr <= mw_pipe_reg.jump_taken @[datapath.scala 771:26]
-    io.pc <= mw_pipe_reg.pc @[datapath.scala 774:15]
-    io.inst <= mw_pipe_reg.inst @[datapath.scala 775:17]
-    node _regFile_io_wen_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 777:48]
-    node _regFile_io_wen_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 778:68]
-    node _regFile_io_wen_T_2 = or(_regFile_io_wen_T, _regFile_io_wen_T_1) @[datapath.scala 777:59]
-    node _regFile_io_wen_T_3 = eq(mw_pipe_reg.wb_sel, UInt<2>("h1")) @[datapath.scala 779:68]
-    node _regFile_io_wen_T_4 = or(_regFile_io_wen_T_2, _regFile_io_wen_T_3) @[datapath.scala 778:79]
-    node _regFile_io_wen_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 779:101]
-    node _regFile_io_wen_T_6 = or(_regFile_io_wen_T_4, _regFile_io_wen_T_5) @[datapath.scala 779:79]
-    node _regFile_io_wen_T_7 = and(_regFile_io_wen_T_6, mw_pipe_reg.wb_en) @[datapath.scala 779:113]
-    node _regFile_io_wen_T_8 = and(_regFile_io_wen_T_7, mw_pipe_reg.enable) @[datapath.scala 779:137]
-    regFile.io.wen <= _regFile_io_wen_T_8 @[datapath.scala 777:24]
-    regFile.io.waddr <= mw_pipe_reg.dest @[datapath.scala 780:26]
-    node _regFile_io_wdata_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 781:52]
-    node _regFile_io_wdata_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 782:72]
-    node _regFile_io_wdata_T_2 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 782:99]
-    node _regFile_io_wdata_T_3 = tail(_regFile_io_wdata_T_2, 1) @[datapath.scala 782:99]
-    node _regFile_io_wdata_T_4 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 783:80]
-    node _regFile_io_wdata_T_5 = mux(_regFile_io_wdata_T_4, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 783:60]
-    node _regFile_io_wdata_T_6 = mux(_regFile_io_wdata_T_1, _regFile_io_wdata_T_3, _regFile_io_wdata_T_5) @[datapath.scala 782:52]
-    node _regFile_io_wdata_T_7 = mux(_regFile_io_wdata_T, mw_pipe_reg.alu_out, _regFile_io_wdata_T_6) @[datapath.scala 781:32]
-    regFile.io.wdata <= _regFile_io_wdata_T_7 @[datapath.scala 781:26]
+      node _T_45 = eq(stall, UInt<1>("h0")) @[datapath.scala 756:20]
+      when _T_45 : @[datapath.scala 756:27]
+        mw_pipe_reg.load_data <= load_data_ext @[datapath.scala 757:39]
+        mw_pipe_reg.alu_out <= em_pipe_reg.alu_out @[datapath.scala 758:37]
+        mw_pipe_reg.dest <= em_pipe_reg.dest @[datapath.scala 759:34]
+        mw_pipe_reg.wb_sel <= em_pipe_reg.wb_sel @[datapath.scala 760:36]
+        mw_pipe_reg.wb_en <= em_pipe_reg.wb_en @[datapath.scala 761:35]
+        mw_pipe_reg.pc <= em_pipe_reg.pc @[datapath.scala 762:32]
+        mw_pipe_reg.inst <= em_pipe_reg.inst @[datapath.scala 763:34]
+        mw_pipe_reg.jump_addr <= em_pipe_reg.jump_addr @[datapath.scala 764:39]
+        mw_pipe_reg.jump_taken <= em_pipe_reg.jump_taken @[datapath.scala 765:40]
+        mw_pipe_reg.csr_read_data <= em_pipe_reg.csr_read_data @[datapath.scala 766:43]
+        mw_pipe_reg.csr_write_op <= em_pipe_reg.csr_write_op @[datapath.scala 767:42]
+        mw_pipe_reg.csr_write_data <= em_pipe_reg.csr_write_data @[datapath.scala 768:44]
+        mw_pipe_reg.csr_write_addr <= em_pipe_reg.csr_write_addr @[datapath.scala 769:44]
+        mw_pipe_reg.enable <= em_pipe_reg.enable @[datapath.scala 770:36]
+    node _T_46 = asUInt(reset) @[datapath.scala 774:15]
+    node _T_47 = eq(_T_46, UInt<1>("h0")) @[datapath.scala 774:15]
+    when _T_47 : @[datapath.scala 774:15]
+      printf(clock, UInt<1>("h1"), "memory_writeback:\nload_data: %x; alu_out: %x; dest: %d; wb_sel: %d; wb_en:%d\n pc:%x; inst:%x; \ncsr_read_data: %x; csr_write_op:%d; csr_write_data: %x; csr_write_addr:%x\n enable: %d\n\n\n\n", mw_pipe_reg.load_data, mw_pipe_reg.alu_out, mw_pipe_reg.dest, mw_pipe_reg.wb_sel, mw_pipe_reg.wb_en, mw_pipe_reg.pc, mw_pipe_reg.inst, mw_pipe_reg.csr_read_data, mw_pipe_reg.csr_write_op, mw_pipe_reg.csr_write_data, mw_pipe_reg.csr_write_addr, mw_pipe_reg.enable) : printf_3 @[datapath.scala 774:15]
+    csr.io.mw_enable <= mw_pipe_reg.enable @[datapath.scala 781:26]
+    csr.io.w_op <= mw_pipe_reg.csr_write_op @[datapath.scala 782:21]
+    csr.io.w_addr <= mw_pipe_reg.csr_write_addr @[datapath.scala 783:23]
+    csr.io.w_data <= mw_pipe_reg.csr_write_data @[datapath.scala 784:23]
+    csr.io.inst <= mw_pipe_reg.inst @[datapath.scala 785:21]
+    csr.io.ebreak_addr <= mw_pipe_reg.pc @[datapath.scala 786:28]
+    node _csr_io_retired_T = neq(mw_pipe_reg.inst, UInt<32>("h13")) @[datapath.scala 787:44]
+    csr.io.retired <= _csr_io_retired_T @[datapath.scala 787:24]
+    node _csr_io_isSret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 788:43]
+    node _csr_io_isSret_T_1 = eq(UInt<29>("h10200073"), _csr_io_isSret_T) @[datapath.scala 788:43]
+    csr.io.isSret <= _csr_io_isSret_T_1 @[datapath.scala 788:23]
+    node _csr_io_isMret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 789:43]
+    node _csr_io_isMret_T_1 = eq(UInt<30>("h30200073"), _csr_io_isMret_T) @[datapath.scala 789:43]
+    csr.io.isMret <= _csr_io_isMret_T_1 @[datapath.scala 789:23]
+    csr.io.excPC <= mw_pipe_reg.pc @[datapath.scala 790:22]
+    csr.io.jump_taken <= mw_pipe_reg.jump_taken @[datapath.scala 791:27]
+    csr.io.jump_addr <= mw_pipe_reg.jump_taken @[datapath.scala 792:26]
+    io.pc <= mw_pipe_reg.pc @[datapath.scala 795:15]
+    io.inst <= mw_pipe_reg.inst @[datapath.scala 796:17]
+    node _regFile_io_wen_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 798:48]
+    node _regFile_io_wen_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 799:68]
+    node _regFile_io_wen_T_2 = or(_regFile_io_wen_T, _regFile_io_wen_T_1) @[datapath.scala 798:59]
+    node _regFile_io_wen_T_3 = eq(mw_pipe_reg.wb_sel, UInt<2>("h1")) @[datapath.scala 800:68]
+    node _regFile_io_wen_T_4 = or(_regFile_io_wen_T_2, _regFile_io_wen_T_3) @[datapath.scala 799:79]
+    node _regFile_io_wen_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 800:101]
+    node _regFile_io_wen_T_6 = or(_regFile_io_wen_T_4, _regFile_io_wen_T_5) @[datapath.scala 800:79]
+    node _regFile_io_wen_T_7 = and(_regFile_io_wen_T_6, mw_pipe_reg.wb_en) @[datapath.scala 800:113]
+    node _regFile_io_wen_T_8 = and(_regFile_io_wen_T_7, mw_pipe_reg.enable) @[datapath.scala 800:137]
+    regFile.io.wen <= _regFile_io_wen_T_8 @[datapath.scala 798:24]
+    regFile.io.waddr <= mw_pipe_reg.dest @[datapath.scala 801:26]
+    node _regFile_io_wdata_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 802:52]
+    node _regFile_io_wdata_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 803:72]
+    node _regFile_io_wdata_T_2 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 803:99]
+    node _regFile_io_wdata_T_3 = tail(_regFile_io_wdata_T_2, 1) @[datapath.scala 803:99]
+    node _regFile_io_wdata_T_4 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 804:80]
+    node _regFile_io_wdata_T_5 = mux(_regFile_io_wdata_T_4, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 804:60]
+    node _regFile_io_wdata_T_6 = mux(_regFile_io_wdata_T_1, _regFile_io_wdata_T_3, _regFile_io_wdata_T_5) @[datapath.scala 803:52]
+    node _regFile_io_wdata_T_7 = mux(_regFile_io_wdata_T, mw_pipe_reg.alu_out, _regFile_io_wdata_T_6) @[datapath.scala 802:32]
+    regFile.io.wdata <= _regFile_io_wdata_T_7 @[datapath.scala 802:26]
 
   module Control :
     input clock : Clock
@@ -3749,120 +3702,140 @@ circuit myCPU :
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_1 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_2 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_3 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module data_cache :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_1 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_2 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_3 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module Cache :
     input clock : Clock
@@ -3870,29 +3843,29 @@ circuit myCPU :
     output io : { flip cpu_request : { addr : UInt<32>, data : UInt<64>, mask : UInt<8>, rw : UInt<1>, valid : UInt<1>}, cpu_response : { data : UInt<64>, ready : UInt<1>}, mem_io : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, id : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<4>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, id : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}}
 
     reg cache_state : UInt<3>, clock with :
-      reset => (reset, UInt<1>("h0")) @[cache.scala 131:34]
-    inst tag_mem_0 of tag_cache @[cache.scala 133:45]
+      reset => (reset, UInt<1>("h0")) @[cache.scala 150:34]
+    inst tag_mem_0 of tag_cache @[cache.scala 152:45]
     tag_mem_0.clock <= clock
     tag_mem_0.reset <= reset
-    inst tag_mem_1 of tag_cache_1 @[cache.scala 133:45]
+    inst tag_mem_1 of tag_cache_1 @[cache.scala 152:45]
     tag_mem_1.clock <= clock
     tag_mem_1.reset <= reset
-    inst tag_mem_2 of tag_cache_2 @[cache.scala 133:45]
+    inst tag_mem_2 of tag_cache_2 @[cache.scala 152:45]
     tag_mem_2.clock <= clock
     tag_mem_2.reset <= reset
-    inst tag_mem_3 of tag_cache_3 @[cache.scala 133:45]
+    inst tag_mem_3 of tag_cache_3 @[cache.scala 152:45]
     tag_mem_3.clock <= clock
     tag_mem_3.reset <= reset
-    inst data_mem_0 of data_cache @[cache.scala 134:46]
+    inst data_mem_0 of data_cache @[cache.scala 153:46]
     data_mem_0.clock <= clock
     data_mem_0.reset <= reset
-    inst data_mem_1 of data_cache_1 @[cache.scala 134:46]
+    inst data_mem_1 of data_cache_1 @[cache.scala 153:46]
     data_mem_1.clock <= clock
     data_mem_1.reset <= reset
-    inst data_mem_2 of data_cache_2 @[cache.scala 134:46]
+    inst data_mem_2 of data_cache_2 @[cache.scala 153:46]
     data_mem_2.clock <= clock
     data_mem_2.reset <= reset
-    inst data_mem_3 of data_cache_3 @[cache.scala 134:46]
+    inst data_mem_3 of data_cache_3 @[cache.scala 153:46]
     data_mem_3.clock <= clock
     data_mem_3.reset <= reset
     wire fill_block_en : UInt<1>
@@ -3908,2534 +3881,2837 @@ circuit myCPU :
       index <= _wrap_value_T_1 @[Counter.scala 78:15]
       last <= wrap_wrap @[Counter.scala 120:23]
     reg index_reg : UInt, clock with :
-      reset => (reset, UInt<1>("h0")) @[cache.scala 139:32]
+      reset => (reset, UInt<1>("h0")) @[cache.scala 158:32]
     wire next_state : UInt<3>
     next_state <= UInt<1>("h0")
     reg replace : UInt<2>, clock with :
-      reset => (reset, UInt<2>("h0")) @[cache.scala 141:30]
+      reset => (reset, UInt<2>("h0")) @[cache.scala 160:30]
     reg refill_addr : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 142:34]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 161:34]
     reg writeback_addr : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 143:37]
-    cache_state <= next_state @[cache.scala 145:21]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 162:37]
+    cache_state <= next_state @[cache.scala 164:21]
     reg cpu_request_addr_reg : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 147:43]
-    cpu_request_addr_reg <= io.cpu_request.addr @[cache.scala 148:30]
-    node cpu_request_addr_index = bits(cpu_request_addr_reg, 8, 7) @[cache.scala 149:58]
-    node cpu_request_addr_tag = bits(cpu_request_addr_reg, 31, 9) @[cache.scala 150:56]
-    tag_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.visit <= tag_mem_0.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.valid <= tag_mem_0.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_0.io.data_write.data <= data_mem_0.io.data_read.data @[cache.scala 163:43]
-    tag_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.visit <= tag_mem_1.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.valid <= tag_mem_1.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_1.io.data_write.data <= data_mem_1.io.data_read.data @[cache.scala 163:43]
-    tag_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.visit <= tag_mem_2.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.valid <= tag_mem_2.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_2.io.data_write.data <= data_mem_2.io.data_read.data @[cache.scala 163:43]
-    tag_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.visit <= tag_mem_3.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.valid <= tag_mem_3.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_3.io.data_write.data <= data_mem_3.io.data_read.data @[cache.scala 163:43]
-    io.cpu_response.ready <= UInt<1>("h0") @[cache.scala 181:31]
-    io.cpu_response.data <= UInt<1>("h0") @[cache.scala 182:30]
-    io.mem_io.aw.valid <= UInt<1>("h0") @[cache.scala 188:28]
-    node _io_mem_io_aw_bits_addr_T = bits(io.cpu_request.addr, 31, 0) @[cache.scala 189:54]
-    io.mem_io.aw.bits.addr <= _io_mem_io_aw_bits_addr_T @[cache.scala 189:32]
-    io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 190:31]
-    io.mem_io.aw.bits.size <= UInt<3>("h6") @[cache.scala 191:32]
-    io.mem_io.aw.bits.burst <= UInt<1>("h1") @[cache.scala 192:33]
-    io.mem_io.aw.bits.id <= UInt<1>("h0") @[cache.scala 193:30]
-    io.mem_io.ar.valid <= UInt<1>("h0") @[cache.scala 195:28]
-    node _io_mem_io_ar_bits_addr_T = bits(io.cpu_request.addr, 31, 0) @[cache.scala 196:54]
-    io.mem_io.ar.bits.addr <= _io_mem_io_ar_bits_addr_T @[cache.scala 196:32]
-    io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 197:31]
-    io.mem_io.ar.bits.size <= UInt<3>("h6") @[cache.scala 198:32]
-    io.mem_io.ar.bits.burst <= UInt<1>("h1") @[cache.scala 199:33]
-    io.mem_io.ar.bits.id <= UInt<1>("h0") @[cache.scala 200:30]
-    io.mem_io.w.valid <= UInt<1>("h0") @[cache.scala 202:27]
-    io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 203:31]
-    io.mem_io.w.bits.data <= UInt<1>("h0") @[cache.scala 204:31]
-    io.mem_io.w.bits.last <= UInt<1>("h0") @[cache.scala 205:31]
-    io.mem_io.r.ready <= UInt<1>("h0") @[cache.scala 207:27]
-    io.mem_io.b.ready <= UInt<1>("h0") @[cache.scala 209:27]
-    node _T = asUInt(reset) @[cache.scala 215:15]
-    node _T_1 = eq(_T, UInt<1>("h0")) @[cache.scala 215:15]
-    when _T_1 : @[cache.scala 215:15]
-      printf(clock, UInt<1>("h1"), "State: cache_state\n") : printf @[cache.scala 215:15]
-    node _T_2 = asUInt(UInt<1>("h0")) @[cache.scala 218:28]
-    node _T_3 = asUInt(cache_state) @[cache.scala 218:28]
-    node _T_4 = eq(_T_2, _T_3) @[cache.scala 218:28]
-    when _T_4 : @[cache.scala 218:28]
-      when io.cpu_request.valid : @[cache.scala 220:51]
-        next_state <= UInt<1>("h1") @[cache.scala 221:44]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 166:43]
+    reg cpu_request_data : UInt<64>, clock with :
+      reset => (reset, UInt<64>("h0")) @[cache.scala 167:39]
+    reg cpu_request_mask : UInt<8>, clock with :
+      reset => (reset, UInt<8>("h0")) @[cache.scala 168:39]
+    reg cpu_request_rw : UInt<1>, clock with :
+      reset => (reset, UInt<1>("h0")) @[cache.scala 169:37]
+    reg cpu_request_valid : UInt<1>, clock with :
+      reset => (reset, UInt<1>("h0")) @[cache.scala 170:40]
+    cpu_request_addr_reg <= io.cpu_request.addr @[cache.scala 172:30]
+    cpu_request_data <= io.cpu_request.data @[cache.scala 173:26]
+    cpu_request_mask <= io.cpu_request.mask @[cache.scala 174:26]
+    cpu_request_rw <= io.cpu_request.rw @[cache.scala 175:24]
+    cpu_request_valid <= io.cpu_request.valid @[cache.scala 176:27]
+    node cpu_request_addr_index = bits(cpu_request_addr_reg, 8, 7) @[cache.scala 180:58]
+    node cpu_request_addr_tag = bits(cpu_request_addr_reg, 31, 9) @[cache.scala 181:56]
+    tag_mem_0.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_0_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_0.io.cache_req.index <= _data_mem_0_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.visit <= tag_mem_0.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.valid <= tag_mem_0.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_0.io.data_write.data <= data_mem_0.io.data_read.data @[cache.scala 196:43]
+    tag_mem_1.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_1_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_1.io.cache_req.index <= _data_mem_1_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.visit <= tag_mem_1.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.valid <= tag_mem_1.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_1.io.data_write.data <= data_mem_1.io.data_read.data @[cache.scala 196:43]
+    tag_mem_2.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_2_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_2.io.cache_req.index <= _data_mem_2_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.visit <= tag_mem_2.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.valid <= tag_mem_2.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_2.io.data_write.data <= data_mem_2.io.data_read.data @[cache.scala 196:43]
+    tag_mem_3.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_3_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_3.io.cache_req.index <= _data_mem_3_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.visit <= tag_mem_3.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.valid <= tag_mem_3.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_3.io.data_write.data <= data_mem_3.io.data_read.data @[cache.scala 196:43]
+    io.cpu_response.ready <= UInt<1>("h0") @[cache.scala 214:31]
+    io.cpu_response.data <= UInt<1>("h0") @[cache.scala 215:30]
+    io.mem_io.aw.valid <= UInt<1>("h0") @[cache.scala 221:28]
+    io.mem_io.aw.bits.addr <= cpu_request_addr_reg @[cache.scala 222:32]
+    io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 223:31]
+    io.mem_io.aw.bits.size <= UInt<3>("h6") @[cache.scala 224:32]
+    io.mem_io.aw.bits.burst <= UInt<1>("h1") @[cache.scala 225:33]
+    io.mem_io.aw.bits.id <= UInt<1>("h0") @[cache.scala 226:30]
+    io.mem_io.ar.valid <= UInt<1>("h0") @[cache.scala 228:28]
+    io.mem_io.ar.bits.addr <= cpu_request_addr_reg @[cache.scala 229:32]
+    io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 230:31]
+    io.mem_io.ar.bits.size <= UInt<3>("h6") @[cache.scala 231:32]
+    io.mem_io.ar.bits.burst <= UInt<1>("h1") @[cache.scala 232:33]
+    io.mem_io.ar.bits.id <= UInt<1>("h0") @[cache.scala 233:30]
+    io.mem_io.w.valid <= UInt<1>("h0") @[cache.scala 235:27]
+    io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 236:31]
+    io.mem_io.w.bits.data <= UInt<1>("h0") @[cache.scala 237:31]
+    io.mem_io.w.bits.last <= UInt<1>("h0") @[cache.scala 238:31]
+    io.mem_io.r.ready <= UInt<1>("h0") @[cache.scala 240:27]
+    io.mem_io.b.ready <= UInt<1>("h0") @[cache.scala 242:27]
+    node _T = asUInt(UInt<1>("h0")) @[cache.scala 256:28]
+    node _T_1 = asUInt(cache_state) @[cache.scala 256:28]
+    node _T_2 = eq(_T, _T_1) @[cache.scala 256:28]
+    when _T_2 : @[cache.scala 256:28]
+      when cpu_request_valid : @[cache.scala 258:48]
+        next_state <= UInt<1>("h1") @[cache.scala 259:44]
     else :
-      node _T_5 = asUInt(UInt<1>("h1")) @[cache.scala 218:28]
-      node _T_6 = asUInt(cache_state) @[cache.scala 218:28]
-      node _T_7 = eq(_T_5, _T_6) @[cache.scala 218:28]
-      when _T_7 : @[cache.scala 218:28]
-        wire is_match : UInt<1>[4] @[cache.scala 225:47]
-        is_match[0] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[1] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[2] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[3] <= UInt<1>("h0") @[cache.scala 225:47]
-        node _T_8 = eq(tag_mem_0.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_9 = and(_T_8, tag_mem_0.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_10 = eq(tag_mem_1.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_11 = and(_T_10, tag_mem_1.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_12 = eq(tag_mem_2.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_13 = and(_T_12, tag_mem_2.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_14 = eq(tag_mem_3.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_15 = and(_T_14, tag_mem_3.io.tag_read.valid) @[cache.scala 227:98]
-        is_match[0] <= _T_9 @[cache.scala 227:34]
-        is_match[1] <= _T_11 @[cache.scala 227:34]
-        is_match[2] <= _T_13 @[cache.scala 227:34]
-        is_match[3] <= _T_15 @[cache.scala 227:34]
-        node _T_16 = or(is_match[0], is_match[1]) @[cache.scala 228:51]
-        node _T_17 = or(_T_16, is_match[2]) @[cache.scala 228:51]
-        node _T_18 = or(_T_17, is_match[3]) @[cache.scala 228:51]
-        when _T_18 : @[cache.scala 228:55]
-          node _T_19 = asUInt(reset) @[cache.scala 229:39]
-          node _T_20 = eq(_T_19, UInt<1>("h0")) @[cache.scala 229:39]
-          when _T_20 : @[cache.scala 229:39]
-            printf(clock, UInt<1>("h1"), "Match\n") : printf_1 @[cache.scala 229:39]
-          io.cpu_response.ready <= UInt<1>("h1") @[cache.scala 230:55]
-          node _io_cpu_response_data_T = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_1 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_2 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_3 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_4 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_5 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_6 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_7 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_8 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_9 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_10 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_11 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_12 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_13 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_14 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_15 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 232:120]
-          wire _io_cpu_response_data_WIRE : UInt<64>[16] @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[0] <= _io_cpu_response_data_T @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[1] <= _io_cpu_response_data_T_1 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[2] <= _io_cpu_response_data_T_2 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[3] <= _io_cpu_response_data_T_3 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[4] <= _io_cpu_response_data_T_4 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[5] <= _io_cpu_response_data_T_5 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[6] <= _io_cpu_response_data_T_6 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[7] <= _io_cpu_response_data_T_7 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[8] <= _io_cpu_response_data_T_8 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[9] <= _io_cpu_response_data_T_9 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[10] <= _io_cpu_response_data_T_10 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[11] <= _io_cpu_response_data_T_11 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[12] <= _io_cpu_response_data_T_12 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[13] <= _io_cpu_response_data_T_13 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[14] <= _io_cpu_response_data_T_14 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[15] <= _io_cpu_response_data_T_15 @[cache.scala 232:85]
-          node _io_cpu_response_data_T_16 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 232:174]
-          node _io_cpu_response_data_T_17 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_18 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_19 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_20 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_21 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_22 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_23 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_24 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_25 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_26 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_27 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_28 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_29 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_30 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_31 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_32 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 233:165]
-          wire _io_cpu_response_data_WIRE_1 : UInt<64>[16] @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[0] <= _io_cpu_response_data_T_17 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[1] <= _io_cpu_response_data_T_18 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[2] <= _io_cpu_response_data_T_19 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[3] <= _io_cpu_response_data_T_20 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[4] <= _io_cpu_response_data_T_21 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[5] <= _io_cpu_response_data_T_22 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[6] <= _io_cpu_response_data_T_23 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[7] <= _io_cpu_response_data_T_24 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[8] <= _io_cpu_response_data_T_25 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[9] <= _io_cpu_response_data_T_26 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[10] <= _io_cpu_response_data_T_27 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[11] <= _io_cpu_response_data_T_28 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[12] <= _io_cpu_response_data_T_29 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[13] <= _io_cpu_response_data_T_30 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[14] <= _io_cpu_response_data_T_31 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[15] <= _io_cpu_response_data_T_32 @[cache.scala 233:130]
-          node _io_cpu_response_data_T_33 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 233:219]
-          node _io_cpu_response_data_T_34 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_35 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_36 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_37 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_38 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_39 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_40 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_41 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_42 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_43 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_44 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_45 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_46 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_47 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_48 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_49 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 234:175]
-          wire _io_cpu_response_data_WIRE_2 : UInt<64>[16] @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[0] <= _io_cpu_response_data_T_34 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[1] <= _io_cpu_response_data_T_35 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[2] <= _io_cpu_response_data_T_36 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[3] <= _io_cpu_response_data_T_37 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[4] <= _io_cpu_response_data_T_38 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[5] <= _io_cpu_response_data_T_39 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[6] <= _io_cpu_response_data_T_40 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[7] <= _io_cpu_response_data_T_41 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[8] <= _io_cpu_response_data_T_42 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[9] <= _io_cpu_response_data_T_43 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[10] <= _io_cpu_response_data_T_44 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[11] <= _io_cpu_response_data_T_45 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[12] <= _io_cpu_response_data_T_46 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[13] <= _io_cpu_response_data_T_47 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[14] <= _io_cpu_response_data_T_48 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[15] <= _io_cpu_response_data_T_49 @[cache.scala 234:140]
-          node _io_cpu_response_data_T_50 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 234:229]
-          node _io_cpu_response_data_T_51 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_52 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_53 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_54 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_55 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_56 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_57 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_58 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_59 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_60 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_61 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_62 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_63 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_64 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_65 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_66 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 235:175]
-          wire _io_cpu_response_data_WIRE_3 : UInt<64>[16] @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[0] <= _io_cpu_response_data_T_51 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[1] <= _io_cpu_response_data_T_52 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[2] <= _io_cpu_response_data_T_53 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[3] <= _io_cpu_response_data_T_54 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[4] <= _io_cpu_response_data_T_55 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[5] <= _io_cpu_response_data_T_56 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[6] <= _io_cpu_response_data_T_57 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[7] <= _io_cpu_response_data_T_58 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[8] <= _io_cpu_response_data_T_59 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[9] <= _io_cpu_response_data_T_60 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[10] <= _io_cpu_response_data_T_61 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[11] <= _io_cpu_response_data_T_62 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[12] <= _io_cpu_response_data_T_63 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[13] <= _io_cpu_response_data_T_64 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[14] <= _io_cpu_response_data_T_65 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[15] <= _io_cpu_response_data_T_66 @[cache.scala 235:140]
-          node _io_cpu_response_data_T_67 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 235:229]
-          node _io_cpu_response_data_T_68 = mux(is_match[2], _io_cpu_response_data_WIRE_3[_io_cpu_response_data_T_67], _io_cpu_response_data_WIRE[_io_cpu_response_data_T_16]) @[Mux.scala 101:16]
-          node _io_cpu_response_data_T_69 = mux(is_match[1], _io_cpu_response_data_WIRE_2[_io_cpu_response_data_T_50], _io_cpu_response_data_T_68) @[Mux.scala 101:16]
-          node _io_cpu_response_data_T_70 = mux(is_match[0], _io_cpu_response_data_WIRE_1[_io_cpu_response_data_T_33], _io_cpu_response_data_T_69) @[Mux.scala 101:16]
-          io.cpu_response.data <= _io_cpu_response_data_T_70 @[cache.scala 232:54]
-          tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          when io.cpu_request.rw : @[cache.scala 254:56]
-            when is_match[0] : @[cache.scala 256:66]
-              data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_0.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_1 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_2 = shl(_part_0_T_1, 0) @[cache.scala 268:142]
-              node _part_0_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE[0] <= _part_0_T_3 @[cache.scala 269:118]
-              _part_0_WIRE[1] <= _part_0_T_4 @[cache.scala 269:118]
-              _part_0_WIRE[2] <= _part_0_T_5 @[cache.scala 269:118]
-              _part_0_WIRE[3] <= _part_0_T_6 @[cache.scala 269:118]
-              _part_0_WIRE[4] <= _part_0_T_7 @[cache.scala 269:118]
-              _part_0_WIRE[5] <= _part_0_T_8 @[cache.scala 269:118]
-              _part_0_WIRE[6] <= _part_0_T_9 @[cache.scala 269:118]
-              _part_0_WIRE[7] <= _part_0_T_10 @[cache.scala 269:118]
-              _part_0_WIRE[8] <= _part_0_T_11 @[cache.scala 269:118]
-              _part_0_WIRE[9] <= _part_0_T_12 @[cache.scala 269:118]
-              _part_0_WIRE[10] <= _part_0_T_13 @[cache.scala 269:118]
-              _part_0_WIRE[11] <= _part_0_T_14 @[cache.scala 269:118]
-              _part_0_WIRE[12] <= _part_0_T_15 @[cache.scala 269:118]
-              _part_0_WIRE[13] <= _part_0_T_16 @[cache.scala 269:118]
-              _part_0_WIRE[14] <= _part_0_T_17 @[cache.scala 269:118]
-              _part_0_WIRE[15] <= _part_0_T_18 @[cache.scala 269:118]
-              node _part_0_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_20 = bits(_part_0_WIRE[_part_0_T_19], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_21 = shl(_part_0_T_20, 0) @[cache.scala 269:267]
-              node _part_0_T_22 = mux(_part_0_T, _part_0_T_2, _part_0_T_21) @[cache.scala 268:79]
-              part[0] <= _part_0_T_22 @[cache.scala 268:73]
-              node _part_1_T = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_1 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_2 = shl(_part_1_T_1, 8) @[cache.scala 268:142]
-              node _part_1_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE[0] <= _part_1_T_3 @[cache.scala 269:118]
-              _part_1_WIRE[1] <= _part_1_T_4 @[cache.scala 269:118]
-              _part_1_WIRE[2] <= _part_1_T_5 @[cache.scala 269:118]
-              _part_1_WIRE[3] <= _part_1_T_6 @[cache.scala 269:118]
-              _part_1_WIRE[4] <= _part_1_T_7 @[cache.scala 269:118]
-              _part_1_WIRE[5] <= _part_1_T_8 @[cache.scala 269:118]
-              _part_1_WIRE[6] <= _part_1_T_9 @[cache.scala 269:118]
-              _part_1_WIRE[7] <= _part_1_T_10 @[cache.scala 269:118]
-              _part_1_WIRE[8] <= _part_1_T_11 @[cache.scala 269:118]
-              _part_1_WIRE[9] <= _part_1_T_12 @[cache.scala 269:118]
-              _part_1_WIRE[10] <= _part_1_T_13 @[cache.scala 269:118]
-              _part_1_WIRE[11] <= _part_1_T_14 @[cache.scala 269:118]
-              _part_1_WIRE[12] <= _part_1_T_15 @[cache.scala 269:118]
-              _part_1_WIRE[13] <= _part_1_T_16 @[cache.scala 269:118]
-              _part_1_WIRE[14] <= _part_1_T_17 @[cache.scala 269:118]
-              _part_1_WIRE[15] <= _part_1_T_18 @[cache.scala 269:118]
-              node _part_1_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_20 = bits(_part_1_WIRE[_part_1_T_19], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_21 = shl(_part_1_T_20, 8) @[cache.scala 269:267]
-              node _part_1_T_22 = mux(_part_1_T, _part_1_T_2, _part_1_T_21) @[cache.scala 268:79]
-              part[1] <= _part_1_T_22 @[cache.scala 268:73]
-              node _part_2_T = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_1 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_2 = shl(_part_2_T_1, 16) @[cache.scala 268:142]
-              node _part_2_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE[0] <= _part_2_T_3 @[cache.scala 269:118]
-              _part_2_WIRE[1] <= _part_2_T_4 @[cache.scala 269:118]
-              _part_2_WIRE[2] <= _part_2_T_5 @[cache.scala 269:118]
-              _part_2_WIRE[3] <= _part_2_T_6 @[cache.scala 269:118]
-              _part_2_WIRE[4] <= _part_2_T_7 @[cache.scala 269:118]
-              _part_2_WIRE[5] <= _part_2_T_8 @[cache.scala 269:118]
-              _part_2_WIRE[6] <= _part_2_T_9 @[cache.scala 269:118]
-              _part_2_WIRE[7] <= _part_2_T_10 @[cache.scala 269:118]
-              _part_2_WIRE[8] <= _part_2_T_11 @[cache.scala 269:118]
-              _part_2_WIRE[9] <= _part_2_T_12 @[cache.scala 269:118]
-              _part_2_WIRE[10] <= _part_2_T_13 @[cache.scala 269:118]
-              _part_2_WIRE[11] <= _part_2_T_14 @[cache.scala 269:118]
-              _part_2_WIRE[12] <= _part_2_T_15 @[cache.scala 269:118]
-              _part_2_WIRE[13] <= _part_2_T_16 @[cache.scala 269:118]
-              _part_2_WIRE[14] <= _part_2_T_17 @[cache.scala 269:118]
-              _part_2_WIRE[15] <= _part_2_T_18 @[cache.scala 269:118]
-              node _part_2_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_20 = bits(_part_2_WIRE[_part_2_T_19], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_21 = shl(_part_2_T_20, 16) @[cache.scala 269:267]
-              node _part_2_T_22 = mux(_part_2_T, _part_2_T_2, _part_2_T_21) @[cache.scala 268:79]
-              part[2] <= _part_2_T_22 @[cache.scala 268:73]
-              node _part_3_T = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_1 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_2 = shl(_part_3_T_1, 24) @[cache.scala 268:142]
-              node _part_3_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE[0] <= _part_3_T_3 @[cache.scala 269:118]
-              _part_3_WIRE[1] <= _part_3_T_4 @[cache.scala 269:118]
-              _part_3_WIRE[2] <= _part_3_T_5 @[cache.scala 269:118]
-              _part_3_WIRE[3] <= _part_3_T_6 @[cache.scala 269:118]
-              _part_3_WIRE[4] <= _part_3_T_7 @[cache.scala 269:118]
-              _part_3_WIRE[5] <= _part_3_T_8 @[cache.scala 269:118]
-              _part_3_WIRE[6] <= _part_3_T_9 @[cache.scala 269:118]
-              _part_3_WIRE[7] <= _part_3_T_10 @[cache.scala 269:118]
-              _part_3_WIRE[8] <= _part_3_T_11 @[cache.scala 269:118]
-              _part_3_WIRE[9] <= _part_3_T_12 @[cache.scala 269:118]
-              _part_3_WIRE[10] <= _part_3_T_13 @[cache.scala 269:118]
-              _part_3_WIRE[11] <= _part_3_T_14 @[cache.scala 269:118]
-              _part_3_WIRE[12] <= _part_3_T_15 @[cache.scala 269:118]
-              _part_3_WIRE[13] <= _part_3_T_16 @[cache.scala 269:118]
-              _part_3_WIRE[14] <= _part_3_T_17 @[cache.scala 269:118]
-              _part_3_WIRE[15] <= _part_3_T_18 @[cache.scala 269:118]
-              node _part_3_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_20 = bits(_part_3_WIRE[_part_3_T_19], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_21 = shl(_part_3_T_20, 24) @[cache.scala 269:267]
-              node _part_3_T_22 = mux(_part_3_T, _part_3_T_2, _part_3_T_21) @[cache.scala 268:79]
-              part[3] <= _part_3_T_22 @[cache.scala 268:73]
-              node _part_4_T = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_1 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_2 = shl(_part_4_T_1, 32) @[cache.scala 268:142]
-              node _part_4_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE[0] <= _part_4_T_3 @[cache.scala 269:118]
-              _part_4_WIRE[1] <= _part_4_T_4 @[cache.scala 269:118]
-              _part_4_WIRE[2] <= _part_4_T_5 @[cache.scala 269:118]
-              _part_4_WIRE[3] <= _part_4_T_6 @[cache.scala 269:118]
-              _part_4_WIRE[4] <= _part_4_T_7 @[cache.scala 269:118]
-              _part_4_WIRE[5] <= _part_4_T_8 @[cache.scala 269:118]
-              _part_4_WIRE[6] <= _part_4_T_9 @[cache.scala 269:118]
-              _part_4_WIRE[7] <= _part_4_T_10 @[cache.scala 269:118]
-              _part_4_WIRE[8] <= _part_4_T_11 @[cache.scala 269:118]
-              _part_4_WIRE[9] <= _part_4_T_12 @[cache.scala 269:118]
-              _part_4_WIRE[10] <= _part_4_T_13 @[cache.scala 269:118]
-              _part_4_WIRE[11] <= _part_4_T_14 @[cache.scala 269:118]
-              _part_4_WIRE[12] <= _part_4_T_15 @[cache.scala 269:118]
-              _part_4_WIRE[13] <= _part_4_T_16 @[cache.scala 269:118]
-              _part_4_WIRE[14] <= _part_4_T_17 @[cache.scala 269:118]
-              _part_4_WIRE[15] <= _part_4_T_18 @[cache.scala 269:118]
-              node _part_4_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_20 = bits(_part_4_WIRE[_part_4_T_19], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_21 = shl(_part_4_T_20, 32) @[cache.scala 269:267]
-              node _part_4_T_22 = mux(_part_4_T, _part_4_T_2, _part_4_T_21) @[cache.scala 268:79]
-              part[4] <= _part_4_T_22 @[cache.scala 268:73]
-              node _part_5_T = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_1 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_2 = shl(_part_5_T_1, 40) @[cache.scala 268:142]
-              node _part_5_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE[0] <= _part_5_T_3 @[cache.scala 269:118]
-              _part_5_WIRE[1] <= _part_5_T_4 @[cache.scala 269:118]
-              _part_5_WIRE[2] <= _part_5_T_5 @[cache.scala 269:118]
-              _part_5_WIRE[3] <= _part_5_T_6 @[cache.scala 269:118]
-              _part_5_WIRE[4] <= _part_5_T_7 @[cache.scala 269:118]
-              _part_5_WIRE[5] <= _part_5_T_8 @[cache.scala 269:118]
-              _part_5_WIRE[6] <= _part_5_T_9 @[cache.scala 269:118]
-              _part_5_WIRE[7] <= _part_5_T_10 @[cache.scala 269:118]
-              _part_5_WIRE[8] <= _part_5_T_11 @[cache.scala 269:118]
-              _part_5_WIRE[9] <= _part_5_T_12 @[cache.scala 269:118]
-              _part_5_WIRE[10] <= _part_5_T_13 @[cache.scala 269:118]
-              _part_5_WIRE[11] <= _part_5_T_14 @[cache.scala 269:118]
-              _part_5_WIRE[12] <= _part_5_T_15 @[cache.scala 269:118]
-              _part_5_WIRE[13] <= _part_5_T_16 @[cache.scala 269:118]
-              _part_5_WIRE[14] <= _part_5_T_17 @[cache.scala 269:118]
-              _part_5_WIRE[15] <= _part_5_T_18 @[cache.scala 269:118]
-              node _part_5_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_20 = bits(_part_5_WIRE[_part_5_T_19], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_21 = shl(_part_5_T_20, 40) @[cache.scala 269:267]
-              node _part_5_T_22 = mux(_part_5_T, _part_5_T_2, _part_5_T_21) @[cache.scala 268:79]
-              part[5] <= _part_5_T_22 @[cache.scala 268:73]
-              node _part_6_T = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_1 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_2 = shl(_part_6_T_1, 48) @[cache.scala 268:142]
-              node _part_6_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE[0] <= _part_6_T_3 @[cache.scala 269:118]
-              _part_6_WIRE[1] <= _part_6_T_4 @[cache.scala 269:118]
-              _part_6_WIRE[2] <= _part_6_T_5 @[cache.scala 269:118]
-              _part_6_WIRE[3] <= _part_6_T_6 @[cache.scala 269:118]
-              _part_6_WIRE[4] <= _part_6_T_7 @[cache.scala 269:118]
-              _part_6_WIRE[5] <= _part_6_T_8 @[cache.scala 269:118]
-              _part_6_WIRE[6] <= _part_6_T_9 @[cache.scala 269:118]
-              _part_6_WIRE[7] <= _part_6_T_10 @[cache.scala 269:118]
-              _part_6_WIRE[8] <= _part_6_T_11 @[cache.scala 269:118]
-              _part_6_WIRE[9] <= _part_6_T_12 @[cache.scala 269:118]
-              _part_6_WIRE[10] <= _part_6_T_13 @[cache.scala 269:118]
-              _part_6_WIRE[11] <= _part_6_T_14 @[cache.scala 269:118]
-              _part_6_WIRE[12] <= _part_6_T_15 @[cache.scala 269:118]
-              _part_6_WIRE[13] <= _part_6_T_16 @[cache.scala 269:118]
-              _part_6_WIRE[14] <= _part_6_T_17 @[cache.scala 269:118]
-              _part_6_WIRE[15] <= _part_6_T_18 @[cache.scala 269:118]
-              node _part_6_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_20 = bits(_part_6_WIRE[_part_6_T_19], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_21 = shl(_part_6_T_20, 48) @[cache.scala 269:267]
-              node _part_6_T_22 = mux(_part_6_T, _part_6_T_2, _part_6_T_21) @[cache.scala 268:79]
-              part[6] <= _part_6_T_22 @[cache.scala 268:73]
-              node _part_7_T = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_1 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_2 = shl(_part_7_T_1, 56) @[cache.scala 268:142]
-              node _part_7_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE[0] <= _part_7_T_3 @[cache.scala 269:118]
-              _part_7_WIRE[1] <= _part_7_T_4 @[cache.scala 269:118]
-              _part_7_WIRE[2] <= _part_7_T_5 @[cache.scala 269:118]
-              _part_7_WIRE[3] <= _part_7_T_6 @[cache.scala 269:118]
-              _part_7_WIRE[4] <= _part_7_T_7 @[cache.scala 269:118]
-              _part_7_WIRE[5] <= _part_7_T_8 @[cache.scala 269:118]
-              _part_7_WIRE[6] <= _part_7_T_9 @[cache.scala 269:118]
-              _part_7_WIRE[7] <= _part_7_T_10 @[cache.scala 269:118]
-              _part_7_WIRE[8] <= _part_7_T_11 @[cache.scala 269:118]
-              _part_7_WIRE[9] <= _part_7_T_12 @[cache.scala 269:118]
-              _part_7_WIRE[10] <= _part_7_T_13 @[cache.scala 269:118]
-              _part_7_WIRE[11] <= _part_7_T_14 @[cache.scala 269:118]
-              _part_7_WIRE[12] <= _part_7_T_15 @[cache.scala 269:118]
-              _part_7_WIRE[13] <= _part_7_T_16 @[cache.scala 269:118]
-              _part_7_WIRE[14] <= _part_7_T_17 @[cache.scala 269:118]
-              _part_7_WIRE[15] <= _part_7_T_18 @[cache.scala 269:118]
-              node _part_7_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_20 = bits(_part_7_WIRE[_part_7_T_19], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_21 = shl(_part_7_T_20, 56) @[cache.scala 269:267]
-              node _part_7_T_22 = mux(_part_7_T, _part_7_T_2, _part_7_T_21) @[cache.scala 268:79]
-              part[7] <= _part_7_T_22 @[cache.scala 268:73]
-              node _result_T = or(part[0], part[1]) @[cache.scala 276:83]
-              node _result_T_1 = or(_result_T, part[2]) @[cache.scala 276:83]
-              node _result_T_2 = or(_result_T_1, part[3]) @[cache.scala 276:83]
-              node _result_T_3 = or(_result_T_2, part[4]) @[cache.scala 276:83]
-              node _result_T_4 = or(_result_T_3, part[5]) @[cache.scala 276:83]
-              node _result_T_5 = or(_result_T_4, part[6]) @[cache.scala 276:83]
-              node result = or(_result_T_5, part[7]) @[cache.scala 276:83]
-              node _cache_data_T = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_1 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_2 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_3 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_4 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_5 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_6 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_7 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_8 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_9 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_10 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_11 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_12 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_13 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_14 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_15 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data : UInt<64>[16] @[cache.scala 277:94]
-              cache_data[0] <= _cache_data_T @[cache.scala 277:94]
-              cache_data[1] <= _cache_data_T_1 @[cache.scala 277:94]
-              cache_data[2] <= _cache_data_T_2 @[cache.scala 277:94]
-              cache_data[3] <= _cache_data_T_3 @[cache.scala 277:94]
-              cache_data[4] <= _cache_data_T_4 @[cache.scala 277:94]
-              cache_data[5] <= _cache_data_T_5 @[cache.scala 277:94]
-              cache_data[6] <= _cache_data_T_6 @[cache.scala 277:94]
-              cache_data[7] <= _cache_data_T_7 @[cache.scala 277:94]
-              cache_data[8] <= _cache_data_T_8 @[cache.scala 277:94]
-              cache_data[9] <= _cache_data_T_9 @[cache.scala 277:94]
-              cache_data[10] <= _cache_data_T_10 @[cache.scala 277:94]
-              cache_data[11] <= _cache_data_T_11 @[cache.scala 277:94]
-              cache_data[12] <= _cache_data_T_12 @[cache.scala 277:94]
-              cache_data[13] <= _cache_data_T_13 @[cache.scala 277:94]
-              cache_data[14] <= _cache_data_T_14 @[cache.scala 277:94]
-              cache_data[15] <= _cache_data_T_15 @[cache.scala 277:94]
-              node _T_21 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data[_T_21] <= result @[cache.scala 278:131]
-              node data_mem_0_io_data_write_data_lo_lo_lo = cat(cache_data[1], cache_data[0]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_lo_hi = cat(cache_data[3], cache_data[2]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_lo = cat(data_mem_0_io_data_write_data_lo_lo_hi, data_mem_0_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi_lo = cat(cache_data[5], cache_data[4]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi_hi = cat(cache_data[7], cache_data[6]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi = cat(data_mem_0_io_data_write_data_lo_hi_hi, data_mem_0_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo = cat(data_mem_0_io_data_write_data_lo_hi, data_mem_0_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo_lo = cat(cache_data[9], cache_data[8]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo_hi = cat(cache_data[11], cache_data[10]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo = cat(data_mem_0_io_data_write_data_hi_lo_hi, data_mem_0_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi_lo = cat(cache_data[13], cache_data[12]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi_hi = cat(cache_data[15], cache_data[14]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi = cat(data_mem_0_io_data_write_data_hi_hi_hi, data_mem_0_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi = cat(data_mem_0_io_data_write_data_hi_hi, data_mem_0_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_0_io_data_write_data_T = cat(data_mem_0_io_data_write_data_hi, data_mem_0_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[1] : @[cache.scala 256:66]
-              data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_1.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_1 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_23 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_24 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_25 = shl(_part_0_T_24, 0) @[cache.scala 268:142]
-              node _part_0_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_1[0] <= _part_0_T_26 @[cache.scala 269:118]
-              _part_0_WIRE_1[1] <= _part_0_T_27 @[cache.scala 269:118]
-              _part_0_WIRE_1[2] <= _part_0_T_28 @[cache.scala 269:118]
-              _part_0_WIRE_1[3] <= _part_0_T_29 @[cache.scala 269:118]
-              _part_0_WIRE_1[4] <= _part_0_T_30 @[cache.scala 269:118]
-              _part_0_WIRE_1[5] <= _part_0_T_31 @[cache.scala 269:118]
-              _part_0_WIRE_1[6] <= _part_0_T_32 @[cache.scala 269:118]
-              _part_0_WIRE_1[7] <= _part_0_T_33 @[cache.scala 269:118]
-              _part_0_WIRE_1[8] <= _part_0_T_34 @[cache.scala 269:118]
-              _part_0_WIRE_1[9] <= _part_0_T_35 @[cache.scala 269:118]
-              _part_0_WIRE_1[10] <= _part_0_T_36 @[cache.scala 269:118]
-              _part_0_WIRE_1[11] <= _part_0_T_37 @[cache.scala 269:118]
-              _part_0_WIRE_1[12] <= _part_0_T_38 @[cache.scala 269:118]
-              _part_0_WIRE_1[13] <= _part_0_T_39 @[cache.scala 269:118]
-              _part_0_WIRE_1[14] <= _part_0_T_40 @[cache.scala 269:118]
-              _part_0_WIRE_1[15] <= _part_0_T_41 @[cache.scala 269:118]
-              node _part_0_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_43 = bits(_part_0_WIRE_1[_part_0_T_42], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_44 = shl(_part_0_T_43, 0) @[cache.scala 269:267]
-              node _part_0_T_45 = mux(_part_0_T_23, _part_0_T_25, _part_0_T_44) @[cache.scala 268:79]
-              part_1[0] <= _part_0_T_45 @[cache.scala 268:73]
-              node _part_1_T_23 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_24 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_25 = shl(_part_1_T_24, 8) @[cache.scala 268:142]
-              node _part_1_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_1[0] <= _part_1_T_26 @[cache.scala 269:118]
-              _part_1_WIRE_1[1] <= _part_1_T_27 @[cache.scala 269:118]
-              _part_1_WIRE_1[2] <= _part_1_T_28 @[cache.scala 269:118]
-              _part_1_WIRE_1[3] <= _part_1_T_29 @[cache.scala 269:118]
-              _part_1_WIRE_1[4] <= _part_1_T_30 @[cache.scala 269:118]
-              _part_1_WIRE_1[5] <= _part_1_T_31 @[cache.scala 269:118]
-              _part_1_WIRE_1[6] <= _part_1_T_32 @[cache.scala 269:118]
-              _part_1_WIRE_1[7] <= _part_1_T_33 @[cache.scala 269:118]
-              _part_1_WIRE_1[8] <= _part_1_T_34 @[cache.scala 269:118]
-              _part_1_WIRE_1[9] <= _part_1_T_35 @[cache.scala 269:118]
-              _part_1_WIRE_1[10] <= _part_1_T_36 @[cache.scala 269:118]
-              _part_1_WIRE_1[11] <= _part_1_T_37 @[cache.scala 269:118]
-              _part_1_WIRE_1[12] <= _part_1_T_38 @[cache.scala 269:118]
-              _part_1_WIRE_1[13] <= _part_1_T_39 @[cache.scala 269:118]
-              _part_1_WIRE_1[14] <= _part_1_T_40 @[cache.scala 269:118]
-              _part_1_WIRE_1[15] <= _part_1_T_41 @[cache.scala 269:118]
-              node _part_1_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_43 = bits(_part_1_WIRE_1[_part_1_T_42], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_44 = shl(_part_1_T_43, 8) @[cache.scala 269:267]
-              node _part_1_T_45 = mux(_part_1_T_23, _part_1_T_25, _part_1_T_44) @[cache.scala 268:79]
-              part_1[1] <= _part_1_T_45 @[cache.scala 268:73]
-              node _part_2_T_23 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_24 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_25 = shl(_part_2_T_24, 16) @[cache.scala 268:142]
-              node _part_2_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_1[0] <= _part_2_T_26 @[cache.scala 269:118]
-              _part_2_WIRE_1[1] <= _part_2_T_27 @[cache.scala 269:118]
-              _part_2_WIRE_1[2] <= _part_2_T_28 @[cache.scala 269:118]
-              _part_2_WIRE_1[3] <= _part_2_T_29 @[cache.scala 269:118]
-              _part_2_WIRE_1[4] <= _part_2_T_30 @[cache.scala 269:118]
-              _part_2_WIRE_1[5] <= _part_2_T_31 @[cache.scala 269:118]
-              _part_2_WIRE_1[6] <= _part_2_T_32 @[cache.scala 269:118]
-              _part_2_WIRE_1[7] <= _part_2_T_33 @[cache.scala 269:118]
-              _part_2_WIRE_1[8] <= _part_2_T_34 @[cache.scala 269:118]
-              _part_2_WIRE_1[9] <= _part_2_T_35 @[cache.scala 269:118]
-              _part_2_WIRE_1[10] <= _part_2_T_36 @[cache.scala 269:118]
-              _part_2_WIRE_1[11] <= _part_2_T_37 @[cache.scala 269:118]
-              _part_2_WIRE_1[12] <= _part_2_T_38 @[cache.scala 269:118]
-              _part_2_WIRE_1[13] <= _part_2_T_39 @[cache.scala 269:118]
-              _part_2_WIRE_1[14] <= _part_2_T_40 @[cache.scala 269:118]
-              _part_2_WIRE_1[15] <= _part_2_T_41 @[cache.scala 269:118]
-              node _part_2_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_43 = bits(_part_2_WIRE_1[_part_2_T_42], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_44 = shl(_part_2_T_43, 16) @[cache.scala 269:267]
-              node _part_2_T_45 = mux(_part_2_T_23, _part_2_T_25, _part_2_T_44) @[cache.scala 268:79]
-              part_1[2] <= _part_2_T_45 @[cache.scala 268:73]
-              node _part_3_T_23 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_24 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_25 = shl(_part_3_T_24, 24) @[cache.scala 268:142]
-              node _part_3_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_1[0] <= _part_3_T_26 @[cache.scala 269:118]
-              _part_3_WIRE_1[1] <= _part_3_T_27 @[cache.scala 269:118]
-              _part_3_WIRE_1[2] <= _part_3_T_28 @[cache.scala 269:118]
-              _part_3_WIRE_1[3] <= _part_3_T_29 @[cache.scala 269:118]
-              _part_3_WIRE_1[4] <= _part_3_T_30 @[cache.scala 269:118]
-              _part_3_WIRE_1[5] <= _part_3_T_31 @[cache.scala 269:118]
-              _part_3_WIRE_1[6] <= _part_3_T_32 @[cache.scala 269:118]
-              _part_3_WIRE_1[7] <= _part_3_T_33 @[cache.scala 269:118]
-              _part_3_WIRE_1[8] <= _part_3_T_34 @[cache.scala 269:118]
-              _part_3_WIRE_1[9] <= _part_3_T_35 @[cache.scala 269:118]
-              _part_3_WIRE_1[10] <= _part_3_T_36 @[cache.scala 269:118]
-              _part_3_WIRE_1[11] <= _part_3_T_37 @[cache.scala 269:118]
-              _part_3_WIRE_1[12] <= _part_3_T_38 @[cache.scala 269:118]
-              _part_3_WIRE_1[13] <= _part_3_T_39 @[cache.scala 269:118]
-              _part_3_WIRE_1[14] <= _part_3_T_40 @[cache.scala 269:118]
-              _part_3_WIRE_1[15] <= _part_3_T_41 @[cache.scala 269:118]
-              node _part_3_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_43 = bits(_part_3_WIRE_1[_part_3_T_42], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_44 = shl(_part_3_T_43, 24) @[cache.scala 269:267]
-              node _part_3_T_45 = mux(_part_3_T_23, _part_3_T_25, _part_3_T_44) @[cache.scala 268:79]
-              part_1[3] <= _part_3_T_45 @[cache.scala 268:73]
-              node _part_4_T_23 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_24 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_25 = shl(_part_4_T_24, 32) @[cache.scala 268:142]
-              node _part_4_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_1[0] <= _part_4_T_26 @[cache.scala 269:118]
-              _part_4_WIRE_1[1] <= _part_4_T_27 @[cache.scala 269:118]
-              _part_4_WIRE_1[2] <= _part_4_T_28 @[cache.scala 269:118]
-              _part_4_WIRE_1[3] <= _part_4_T_29 @[cache.scala 269:118]
-              _part_4_WIRE_1[4] <= _part_4_T_30 @[cache.scala 269:118]
-              _part_4_WIRE_1[5] <= _part_4_T_31 @[cache.scala 269:118]
-              _part_4_WIRE_1[6] <= _part_4_T_32 @[cache.scala 269:118]
-              _part_4_WIRE_1[7] <= _part_4_T_33 @[cache.scala 269:118]
-              _part_4_WIRE_1[8] <= _part_4_T_34 @[cache.scala 269:118]
-              _part_4_WIRE_1[9] <= _part_4_T_35 @[cache.scala 269:118]
-              _part_4_WIRE_1[10] <= _part_4_T_36 @[cache.scala 269:118]
-              _part_4_WIRE_1[11] <= _part_4_T_37 @[cache.scala 269:118]
-              _part_4_WIRE_1[12] <= _part_4_T_38 @[cache.scala 269:118]
-              _part_4_WIRE_1[13] <= _part_4_T_39 @[cache.scala 269:118]
-              _part_4_WIRE_1[14] <= _part_4_T_40 @[cache.scala 269:118]
-              _part_4_WIRE_1[15] <= _part_4_T_41 @[cache.scala 269:118]
-              node _part_4_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_43 = bits(_part_4_WIRE_1[_part_4_T_42], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_44 = shl(_part_4_T_43, 32) @[cache.scala 269:267]
-              node _part_4_T_45 = mux(_part_4_T_23, _part_4_T_25, _part_4_T_44) @[cache.scala 268:79]
-              part_1[4] <= _part_4_T_45 @[cache.scala 268:73]
-              node _part_5_T_23 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_24 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_25 = shl(_part_5_T_24, 40) @[cache.scala 268:142]
-              node _part_5_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_1[0] <= _part_5_T_26 @[cache.scala 269:118]
-              _part_5_WIRE_1[1] <= _part_5_T_27 @[cache.scala 269:118]
-              _part_5_WIRE_1[2] <= _part_5_T_28 @[cache.scala 269:118]
-              _part_5_WIRE_1[3] <= _part_5_T_29 @[cache.scala 269:118]
-              _part_5_WIRE_1[4] <= _part_5_T_30 @[cache.scala 269:118]
-              _part_5_WIRE_1[5] <= _part_5_T_31 @[cache.scala 269:118]
-              _part_5_WIRE_1[6] <= _part_5_T_32 @[cache.scala 269:118]
-              _part_5_WIRE_1[7] <= _part_5_T_33 @[cache.scala 269:118]
-              _part_5_WIRE_1[8] <= _part_5_T_34 @[cache.scala 269:118]
-              _part_5_WIRE_1[9] <= _part_5_T_35 @[cache.scala 269:118]
-              _part_5_WIRE_1[10] <= _part_5_T_36 @[cache.scala 269:118]
-              _part_5_WIRE_1[11] <= _part_5_T_37 @[cache.scala 269:118]
-              _part_5_WIRE_1[12] <= _part_5_T_38 @[cache.scala 269:118]
-              _part_5_WIRE_1[13] <= _part_5_T_39 @[cache.scala 269:118]
-              _part_5_WIRE_1[14] <= _part_5_T_40 @[cache.scala 269:118]
-              _part_5_WIRE_1[15] <= _part_5_T_41 @[cache.scala 269:118]
-              node _part_5_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_43 = bits(_part_5_WIRE_1[_part_5_T_42], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_44 = shl(_part_5_T_43, 40) @[cache.scala 269:267]
-              node _part_5_T_45 = mux(_part_5_T_23, _part_5_T_25, _part_5_T_44) @[cache.scala 268:79]
-              part_1[5] <= _part_5_T_45 @[cache.scala 268:73]
-              node _part_6_T_23 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_24 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_25 = shl(_part_6_T_24, 48) @[cache.scala 268:142]
-              node _part_6_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_1[0] <= _part_6_T_26 @[cache.scala 269:118]
-              _part_6_WIRE_1[1] <= _part_6_T_27 @[cache.scala 269:118]
-              _part_6_WIRE_1[2] <= _part_6_T_28 @[cache.scala 269:118]
-              _part_6_WIRE_1[3] <= _part_6_T_29 @[cache.scala 269:118]
-              _part_6_WIRE_1[4] <= _part_6_T_30 @[cache.scala 269:118]
-              _part_6_WIRE_1[5] <= _part_6_T_31 @[cache.scala 269:118]
-              _part_6_WIRE_1[6] <= _part_6_T_32 @[cache.scala 269:118]
-              _part_6_WIRE_1[7] <= _part_6_T_33 @[cache.scala 269:118]
-              _part_6_WIRE_1[8] <= _part_6_T_34 @[cache.scala 269:118]
-              _part_6_WIRE_1[9] <= _part_6_T_35 @[cache.scala 269:118]
-              _part_6_WIRE_1[10] <= _part_6_T_36 @[cache.scala 269:118]
-              _part_6_WIRE_1[11] <= _part_6_T_37 @[cache.scala 269:118]
-              _part_6_WIRE_1[12] <= _part_6_T_38 @[cache.scala 269:118]
-              _part_6_WIRE_1[13] <= _part_6_T_39 @[cache.scala 269:118]
-              _part_6_WIRE_1[14] <= _part_6_T_40 @[cache.scala 269:118]
-              _part_6_WIRE_1[15] <= _part_6_T_41 @[cache.scala 269:118]
-              node _part_6_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_43 = bits(_part_6_WIRE_1[_part_6_T_42], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_44 = shl(_part_6_T_43, 48) @[cache.scala 269:267]
-              node _part_6_T_45 = mux(_part_6_T_23, _part_6_T_25, _part_6_T_44) @[cache.scala 268:79]
-              part_1[6] <= _part_6_T_45 @[cache.scala 268:73]
-              node _part_7_T_23 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_24 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_25 = shl(_part_7_T_24, 56) @[cache.scala 268:142]
-              node _part_7_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_1[0] <= _part_7_T_26 @[cache.scala 269:118]
-              _part_7_WIRE_1[1] <= _part_7_T_27 @[cache.scala 269:118]
-              _part_7_WIRE_1[2] <= _part_7_T_28 @[cache.scala 269:118]
-              _part_7_WIRE_1[3] <= _part_7_T_29 @[cache.scala 269:118]
-              _part_7_WIRE_1[4] <= _part_7_T_30 @[cache.scala 269:118]
-              _part_7_WIRE_1[5] <= _part_7_T_31 @[cache.scala 269:118]
-              _part_7_WIRE_1[6] <= _part_7_T_32 @[cache.scala 269:118]
-              _part_7_WIRE_1[7] <= _part_7_T_33 @[cache.scala 269:118]
-              _part_7_WIRE_1[8] <= _part_7_T_34 @[cache.scala 269:118]
-              _part_7_WIRE_1[9] <= _part_7_T_35 @[cache.scala 269:118]
-              _part_7_WIRE_1[10] <= _part_7_T_36 @[cache.scala 269:118]
-              _part_7_WIRE_1[11] <= _part_7_T_37 @[cache.scala 269:118]
-              _part_7_WIRE_1[12] <= _part_7_T_38 @[cache.scala 269:118]
-              _part_7_WIRE_1[13] <= _part_7_T_39 @[cache.scala 269:118]
-              _part_7_WIRE_1[14] <= _part_7_T_40 @[cache.scala 269:118]
-              _part_7_WIRE_1[15] <= _part_7_T_41 @[cache.scala 269:118]
-              node _part_7_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_43 = bits(_part_7_WIRE_1[_part_7_T_42], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_44 = shl(_part_7_T_43, 56) @[cache.scala 269:267]
-              node _part_7_T_45 = mux(_part_7_T_23, _part_7_T_25, _part_7_T_44) @[cache.scala 268:79]
-              part_1[7] <= _part_7_T_45 @[cache.scala 268:73]
-              node _result_T_6 = or(part_1[0], part_1[1]) @[cache.scala 276:83]
-              node _result_T_7 = or(_result_T_6, part_1[2]) @[cache.scala 276:83]
-              node _result_T_8 = or(_result_T_7, part_1[3]) @[cache.scala 276:83]
-              node _result_T_9 = or(_result_T_8, part_1[4]) @[cache.scala 276:83]
-              node _result_T_10 = or(_result_T_9, part_1[5]) @[cache.scala 276:83]
-              node _result_T_11 = or(_result_T_10, part_1[6]) @[cache.scala 276:83]
-              node result_1 = or(_result_T_11, part_1[7]) @[cache.scala 276:83]
-              node _cache_data_T_16 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_17 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_18 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_19 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_20 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_21 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_22 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_23 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_24 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_25 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_26 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_27 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_28 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_29 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_30 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_31 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_1 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_1[0] <= _cache_data_T_16 @[cache.scala 277:94]
-              cache_data_1[1] <= _cache_data_T_17 @[cache.scala 277:94]
-              cache_data_1[2] <= _cache_data_T_18 @[cache.scala 277:94]
-              cache_data_1[3] <= _cache_data_T_19 @[cache.scala 277:94]
-              cache_data_1[4] <= _cache_data_T_20 @[cache.scala 277:94]
-              cache_data_1[5] <= _cache_data_T_21 @[cache.scala 277:94]
-              cache_data_1[6] <= _cache_data_T_22 @[cache.scala 277:94]
-              cache_data_1[7] <= _cache_data_T_23 @[cache.scala 277:94]
-              cache_data_1[8] <= _cache_data_T_24 @[cache.scala 277:94]
-              cache_data_1[9] <= _cache_data_T_25 @[cache.scala 277:94]
-              cache_data_1[10] <= _cache_data_T_26 @[cache.scala 277:94]
-              cache_data_1[11] <= _cache_data_T_27 @[cache.scala 277:94]
-              cache_data_1[12] <= _cache_data_T_28 @[cache.scala 277:94]
-              cache_data_1[13] <= _cache_data_T_29 @[cache.scala 277:94]
-              cache_data_1[14] <= _cache_data_T_30 @[cache.scala 277:94]
-              cache_data_1[15] <= _cache_data_T_31 @[cache.scala 277:94]
-              node _T_22 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_1[_T_22] <= result_1 @[cache.scala 278:131]
-              node data_mem_1_io_data_write_data_lo_lo_lo = cat(cache_data_1[1], cache_data_1[0]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_lo_hi = cat(cache_data_1[3], cache_data_1[2]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_lo = cat(data_mem_1_io_data_write_data_lo_lo_hi, data_mem_1_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi_lo = cat(cache_data_1[5], cache_data_1[4]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi_hi = cat(cache_data_1[7], cache_data_1[6]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi = cat(data_mem_1_io_data_write_data_lo_hi_hi, data_mem_1_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo = cat(data_mem_1_io_data_write_data_lo_hi, data_mem_1_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo_lo = cat(cache_data_1[9], cache_data_1[8]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo_hi = cat(cache_data_1[11], cache_data_1[10]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo = cat(data_mem_1_io_data_write_data_hi_lo_hi, data_mem_1_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi_lo = cat(cache_data_1[13], cache_data_1[12]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi_hi = cat(cache_data_1[15], cache_data_1[14]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi = cat(data_mem_1_io_data_write_data_hi_hi_hi, data_mem_1_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi = cat(data_mem_1_io_data_write_data_hi_hi, data_mem_1_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_1_io_data_write_data_T = cat(data_mem_1_io_data_write_data_hi, data_mem_1_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[2] : @[cache.scala 256:66]
-              data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_2.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_2 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_46 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_47 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_48 = shl(_part_0_T_47, 0) @[cache.scala 268:142]
-              node _part_0_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_2[0] <= _part_0_T_49 @[cache.scala 269:118]
-              _part_0_WIRE_2[1] <= _part_0_T_50 @[cache.scala 269:118]
-              _part_0_WIRE_2[2] <= _part_0_T_51 @[cache.scala 269:118]
-              _part_0_WIRE_2[3] <= _part_0_T_52 @[cache.scala 269:118]
-              _part_0_WIRE_2[4] <= _part_0_T_53 @[cache.scala 269:118]
-              _part_0_WIRE_2[5] <= _part_0_T_54 @[cache.scala 269:118]
-              _part_0_WIRE_2[6] <= _part_0_T_55 @[cache.scala 269:118]
-              _part_0_WIRE_2[7] <= _part_0_T_56 @[cache.scala 269:118]
-              _part_0_WIRE_2[8] <= _part_0_T_57 @[cache.scala 269:118]
-              _part_0_WIRE_2[9] <= _part_0_T_58 @[cache.scala 269:118]
-              _part_0_WIRE_2[10] <= _part_0_T_59 @[cache.scala 269:118]
-              _part_0_WIRE_2[11] <= _part_0_T_60 @[cache.scala 269:118]
-              _part_0_WIRE_2[12] <= _part_0_T_61 @[cache.scala 269:118]
-              _part_0_WIRE_2[13] <= _part_0_T_62 @[cache.scala 269:118]
-              _part_0_WIRE_2[14] <= _part_0_T_63 @[cache.scala 269:118]
-              _part_0_WIRE_2[15] <= _part_0_T_64 @[cache.scala 269:118]
-              node _part_0_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_66 = bits(_part_0_WIRE_2[_part_0_T_65], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_67 = shl(_part_0_T_66, 0) @[cache.scala 269:267]
-              node _part_0_T_68 = mux(_part_0_T_46, _part_0_T_48, _part_0_T_67) @[cache.scala 268:79]
-              part_2[0] <= _part_0_T_68 @[cache.scala 268:73]
-              node _part_1_T_46 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_47 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_48 = shl(_part_1_T_47, 8) @[cache.scala 268:142]
-              node _part_1_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_2[0] <= _part_1_T_49 @[cache.scala 269:118]
-              _part_1_WIRE_2[1] <= _part_1_T_50 @[cache.scala 269:118]
-              _part_1_WIRE_2[2] <= _part_1_T_51 @[cache.scala 269:118]
-              _part_1_WIRE_2[3] <= _part_1_T_52 @[cache.scala 269:118]
-              _part_1_WIRE_2[4] <= _part_1_T_53 @[cache.scala 269:118]
-              _part_1_WIRE_2[5] <= _part_1_T_54 @[cache.scala 269:118]
-              _part_1_WIRE_2[6] <= _part_1_T_55 @[cache.scala 269:118]
-              _part_1_WIRE_2[7] <= _part_1_T_56 @[cache.scala 269:118]
-              _part_1_WIRE_2[8] <= _part_1_T_57 @[cache.scala 269:118]
-              _part_1_WIRE_2[9] <= _part_1_T_58 @[cache.scala 269:118]
-              _part_1_WIRE_2[10] <= _part_1_T_59 @[cache.scala 269:118]
-              _part_1_WIRE_2[11] <= _part_1_T_60 @[cache.scala 269:118]
-              _part_1_WIRE_2[12] <= _part_1_T_61 @[cache.scala 269:118]
-              _part_1_WIRE_2[13] <= _part_1_T_62 @[cache.scala 269:118]
-              _part_1_WIRE_2[14] <= _part_1_T_63 @[cache.scala 269:118]
-              _part_1_WIRE_2[15] <= _part_1_T_64 @[cache.scala 269:118]
-              node _part_1_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_66 = bits(_part_1_WIRE_2[_part_1_T_65], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_67 = shl(_part_1_T_66, 8) @[cache.scala 269:267]
-              node _part_1_T_68 = mux(_part_1_T_46, _part_1_T_48, _part_1_T_67) @[cache.scala 268:79]
-              part_2[1] <= _part_1_T_68 @[cache.scala 268:73]
-              node _part_2_T_46 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_47 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_48 = shl(_part_2_T_47, 16) @[cache.scala 268:142]
-              node _part_2_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_2[0] <= _part_2_T_49 @[cache.scala 269:118]
-              _part_2_WIRE_2[1] <= _part_2_T_50 @[cache.scala 269:118]
-              _part_2_WIRE_2[2] <= _part_2_T_51 @[cache.scala 269:118]
-              _part_2_WIRE_2[3] <= _part_2_T_52 @[cache.scala 269:118]
-              _part_2_WIRE_2[4] <= _part_2_T_53 @[cache.scala 269:118]
-              _part_2_WIRE_2[5] <= _part_2_T_54 @[cache.scala 269:118]
-              _part_2_WIRE_2[6] <= _part_2_T_55 @[cache.scala 269:118]
-              _part_2_WIRE_2[7] <= _part_2_T_56 @[cache.scala 269:118]
-              _part_2_WIRE_2[8] <= _part_2_T_57 @[cache.scala 269:118]
-              _part_2_WIRE_2[9] <= _part_2_T_58 @[cache.scala 269:118]
-              _part_2_WIRE_2[10] <= _part_2_T_59 @[cache.scala 269:118]
-              _part_2_WIRE_2[11] <= _part_2_T_60 @[cache.scala 269:118]
-              _part_2_WIRE_2[12] <= _part_2_T_61 @[cache.scala 269:118]
-              _part_2_WIRE_2[13] <= _part_2_T_62 @[cache.scala 269:118]
-              _part_2_WIRE_2[14] <= _part_2_T_63 @[cache.scala 269:118]
-              _part_2_WIRE_2[15] <= _part_2_T_64 @[cache.scala 269:118]
-              node _part_2_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_66 = bits(_part_2_WIRE_2[_part_2_T_65], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_67 = shl(_part_2_T_66, 16) @[cache.scala 269:267]
-              node _part_2_T_68 = mux(_part_2_T_46, _part_2_T_48, _part_2_T_67) @[cache.scala 268:79]
-              part_2[2] <= _part_2_T_68 @[cache.scala 268:73]
-              node _part_3_T_46 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_47 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_48 = shl(_part_3_T_47, 24) @[cache.scala 268:142]
-              node _part_3_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_2[0] <= _part_3_T_49 @[cache.scala 269:118]
-              _part_3_WIRE_2[1] <= _part_3_T_50 @[cache.scala 269:118]
-              _part_3_WIRE_2[2] <= _part_3_T_51 @[cache.scala 269:118]
-              _part_3_WIRE_2[3] <= _part_3_T_52 @[cache.scala 269:118]
-              _part_3_WIRE_2[4] <= _part_3_T_53 @[cache.scala 269:118]
-              _part_3_WIRE_2[5] <= _part_3_T_54 @[cache.scala 269:118]
-              _part_3_WIRE_2[6] <= _part_3_T_55 @[cache.scala 269:118]
-              _part_3_WIRE_2[7] <= _part_3_T_56 @[cache.scala 269:118]
-              _part_3_WIRE_2[8] <= _part_3_T_57 @[cache.scala 269:118]
-              _part_3_WIRE_2[9] <= _part_3_T_58 @[cache.scala 269:118]
-              _part_3_WIRE_2[10] <= _part_3_T_59 @[cache.scala 269:118]
-              _part_3_WIRE_2[11] <= _part_3_T_60 @[cache.scala 269:118]
-              _part_3_WIRE_2[12] <= _part_3_T_61 @[cache.scala 269:118]
-              _part_3_WIRE_2[13] <= _part_3_T_62 @[cache.scala 269:118]
-              _part_3_WIRE_2[14] <= _part_3_T_63 @[cache.scala 269:118]
-              _part_3_WIRE_2[15] <= _part_3_T_64 @[cache.scala 269:118]
-              node _part_3_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_66 = bits(_part_3_WIRE_2[_part_3_T_65], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_67 = shl(_part_3_T_66, 24) @[cache.scala 269:267]
-              node _part_3_T_68 = mux(_part_3_T_46, _part_3_T_48, _part_3_T_67) @[cache.scala 268:79]
-              part_2[3] <= _part_3_T_68 @[cache.scala 268:73]
-              node _part_4_T_46 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_47 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_48 = shl(_part_4_T_47, 32) @[cache.scala 268:142]
-              node _part_4_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_2[0] <= _part_4_T_49 @[cache.scala 269:118]
-              _part_4_WIRE_2[1] <= _part_4_T_50 @[cache.scala 269:118]
-              _part_4_WIRE_2[2] <= _part_4_T_51 @[cache.scala 269:118]
-              _part_4_WIRE_2[3] <= _part_4_T_52 @[cache.scala 269:118]
-              _part_4_WIRE_2[4] <= _part_4_T_53 @[cache.scala 269:118]
-              _part_4_WIRE_2[5] <= _part_4_T_54 @[cache.scala 269:118]
-              _part_4_WIRE_2[6] <= _part_4_T_55 @[cache.scala 269:118]
-              _part_4_WIRE_2[7] <= _part_4_T_56 @[cache.scala 269:118]
-              _part_4_WIRE_2[8] <= _part_4_T_57 @[cache.scala 269:118]
-              _part_4_WIRE_2[9] <= _part_4_T_58 @[cache.scala 269:118]
-              _part_4_WIRE_2[10] <= _part_4_T_59 @[cache.scala 269:118]
-              _part_4_WIRE_2[11] <= _part_4_T_60 @[cache.scala 269:118]
-              _part_4_WIRE_2[12] <= _part_4_T_61 @[cache.scala 269:118]
-              _part_4_WIRE_2[13] <= _part_4_T_62 @[cache.scala 269:118]
-              _part_4_WIRE_2[14] <= _part_4_T_63 @[cache.scala 269:118]
-              _part_4_WIRE_2[15] <= _part_4_T_64 @[cache.scala 269:118]
-              node _part_4_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_66 = bits(_part_4_WIRE_2[_part_4_T_65], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_67 = shl(_part_4_T_66, 32) @[cache.scala 269:267]
-              node _part_4_T_68 = mux(_part_4_T_46, _part_4_T_48, _part_4_T_67) @[cache.scala 268:79]
-              part_2[4] <= _part_4_T_68 @[cache.scala 268:73]
-              node _part_5_T_46 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_47 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_48 = shl(_part_5_T_47, 40) @[cache.scala 268:142]
-              node _part_5_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_2[0] <= _part_5_T_49 @[cache.scala 269:118]
-              _part_5_WIRE_2[1] <= _part_5_T_50 @[cache.scala 269:118]
-              _part_5_WIRE_2[2] <= _part_5_T_51 @[cache.scala 269:118]
-              _part_5_WIRE_2[3] <= _part_5_T_52 @[cache.scala 269:118]
-              _part_5_WIRE_2[4] <= _part_5_T_53 @[cache.scala 269:118]
-              _part_5_WIRE_2[5] <= _part_5_T_54 @[cache.scala 269:118]
-              _part_5_WIRE_2[6] <= _part_5_T_55 @[cache.scala 269:118]
-              _part_5_WIRE_2[7] <= _part_5_T_56 @[cache.scala 269:118]
-              _part_5_WIRE_2[8] <= _part_5_T_57 @[cache.scala 269:118]
-              _part_5_WIRE_2[9] <= _part_5_T_58 @[cache.scala 269:118]
-              _part_5_WIRE_2[10] <= _part_5_T_59 @[cache.scala 269:118]
-              _part_5_WIRE_2[11] <= _part_5_T_60 @[cache.scala 269:118]
-              _part_5_WIRE_2[12] <= _part_5_T_61 @[cache.scala 269:118]
-              _part_5_WIRE_2[13] <= _part_5_T_62 @[cache.scala 269:118]
-              _part_5_WIRE_2[14] <= _part_5_T_63 @[cache.scala 269:118]
-              _part_5_WIRE_2[15] <= _part_5_T_64 @[cache.scala 269:118]
-              node _part_5_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_66 = bits(_part_5_WIRE_2[_part_5_T_65], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_67 = shl(_part_5_T_66, 40) @[cache.scala 269:267]
-              node _part_5_T_68 = mux(_part_5_T_46, _part_5_T_48, _part_5_T_67) @[cache.scala 268:79]
-              part_2[5] <= _part_5_T_68 @[cache.scala 268:73]
-              node _part_6_T_46 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_47 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_48 = shl(_part_6_T_47, 48) @[cache.scala 268:142]
-              node _part_6_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_2[0] <= _part_6_T_49 @[cache.scala 269:118]
-              _part_6_WIRE_2[1] <= _part_6_T_50 @[cache.scala 269:118]
-              _part_6_WIRE_2[2] <= _part_6_T_51 @[cache.scala 269:118]
-              _part_6_WIRE_2[3] <= _part_6_T_52 @[cache.scala 269:118]
-              _part_6_WIRE_2[4] <= _part_6_T_53 @[cache.scala 269:118]
-              _part_6_WIRE_2[5] <= _part_6_T_54 @[cache.scala 269:118]
-              _part_6_WIRE_2[6] <= _part_6_T_55 @[cache.scala 269:118]
-              _part_6_WIRE_2[7] <= _part_6_T_56 @[cache.scala 269:118]
-              _part_6_WIRE_2[8] <= _part_6_T_57 @[cache.scala 269:118]
-              _part_6_WIRE_2[9] <= _part_6_T_58 @[cache.scala 269:118]
-              _part_6_WIRE_2[10] <= _part_6_T_59 @[cache.scala 269:118]
-              _part_6_WIRE_2[11] <= _part_6_T_60 @[cache.scala 269:118]
-              _part_6_WIRE_2[12] <= _part_6_T_61 @[cache.scala 269:118]
-              _part_6_WIRE_2[13] <= _part_6_T_62 @[cache.scala 269:118]
-              _part_6_WIRE_2[14] <= _part_6_T_63 @[cache.scala 269:118]
-              _part_6_WIRE_2[15] <= _part_6_T_64 @[cache.scala 269:118]
-              node _part_6_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_66 = bits(_part_6_WIRE_2[_part_6_T_65], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_67 = shl(_part_6_T_66, 48) @[cache.scala 269:267]
-              node _part_6_T_68 = mux(_part_6_T_46, _part_6_T_48, _part_6_T_67) @[cache.scala 268:79]
-              part_2[6] <= _part_6_T_68 @[cache.scala 268:73]
-              node _part_7_T_46 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_47 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_48 = shl(_part_7_T_47, 56) @[cache.scala 268:142]
-              node _part_7_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_2[0] <= _part_7_T_49 @[cache.scala 269:118]
-              _part_7_WIRE_2[1] <= _part_7_T_50 @[cache.scala 269:118]
-              _part_7_WIRE_2[2] <= _part_7_T_51 @[cache.scala 269:118]
-              _part_7_WIRE_2[3] <= _part_7_T_52 @[cache.scala 269:118]
-              _part_7_WIRE_2[4] <= _part_7_T_53 @[cache.scala 269:118]
-              _part_7_WIRE_2[5] <= _part_7_T_54 @[cache.scala 269:118]
-              _part_7_WIRE_2[6] <= _part_7_T_55 @[cache.scala 269:118]
-              _part_7_WIRE_2[7] <= _part_7_T_56 @[cache.scala 269:118]
-              _part_7_WIRE_2[8] <= _part_7_T_57 @[cache.scala 269:118]
-              _part_7_WIRE_2[9] <= _part_7_T_58 @[cache.scala 269:118]
-              _part_7_WIRE_2[10] <= _part_7_T_59 @[cache.scala 269:118]
-              _part_7_WIRE_2[11] <= _part_7_T_60 @[cache.scala 269:118]
-              _part_7_WIRE_2[12] <= _part_7_T_61 @[cache.scala 269:118]
-              _part_7_WIRE_2[13] <= _part_7_T_62 @[cache.scala 269:118]
-              _part_7_WIRE_2[14] <= _part_7_T_63 @[cache.scala 269:118]
-              _part_7_WIRE_2[15] <= _part_7_T_64 @[cache.scala 269:118]
-              node _part_7_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_66 = bits(_part_7_WIRE_2[_part_7_T_65], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_67 = shl(_part_7_T_66, 56) @[cache.scala 269:267]
-              node _part_7_T_68 = mux(_part_7_T_46, _part_7_T_48, _part_7_T_67) @[cache.scala 268:79]
-              part_2[7] <= _part_7_T_68 @[cache.scala 268:73]
-              node _result_T_12 = or(part_2[0], part_2[1]) @[cache.scala 276:83]
-              node _result_T_13 = or(_result_T_12, part_2[2]) @[cache.scala 276:83]
-              node _result_T_14 = or(_result_T_13, part_2[3]) @[cache.scala 276:83]
-              node _result_T_15 = or(_result_T_14, part_2[4]) @[cache.scala 276:83]
-              node _result_T_16 = or(_result_T_15, part_2[5]) @[cache.scala 276:83]
-              node _result_T_17 = or(_result_T_16, part_2[6]) @[cache.scala 276:83]
-              node result_2 = or(_result_T_17, part_2[7]) @[cache.scala 276:83]
-              node _cache_data_T_32 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_33 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_34 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_35 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_36 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_37 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_38 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_39 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_40 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_41 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_42 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_43 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_44 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_45 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_46 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_47 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_2 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_2[0] <= _cache_data_T_32 @[cache.scala 277:94]
-              cache_data_2[1] <= _cache_data_T_33 @[cache.scala 277:94]
-              cache_data_2[2] <= _cache_data_T_34 @[cache.scala 277:94]
-              cache_data_2[3] <= _cache_data_T_35 @[cache.scala 277:94]
-              cache_data_2[4] <= _cache_data_T_36 @[cache.scala 277:94]
-              cache_data_2[5] <= _cache_data_T_37 @[cache.scala 277:94]
-              cache_data_2[6] <= _cache_data_T_38 @[cache.scala 277:94]
-              cache_data_2[7] <= _cache_data_T_39 @[cache.scala 277:94]
-              cache_data_2[8] <= _cache_data_T_40 @[cache.scala 277:94]
-              cache_data_2[9] <= _cache_data_T_41 @[cache.scala 277:94]
-              cache_data_2[10] <= _cache_data_T_42 @[cache.scala 277:94]
-              cache_data_2[11] <= _cache_data_T_43 @[cache.scala 277:94]
-              cache_data_2[12] <= _cache_data_T_44 @[cache.scala 277:94]
-              cache_data_2[13] <= _cache_data_T_45 @[cache.scala 277:94]
-              cache_data_2[14] <= _cache_data_T_46 @[cache.scala 277:94]
-              cache_data_2[15] <= _cache_data_T_47 @[cache.scala 277:94]
-              node _T_23 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_2[_T_23] <= result_2 @[cache.scala 278:131]
-              node data_mem_2_io_data_write_data_lo_lo_lo = cat(cache_data_2[1], cache_data_2[0]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_lo_hi = cat(cache_data_2[3], cache_data_2[2]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_lo = cat(data_mem_2_io_data_write_data_lo_lo_hi, data_mem_2_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi_lo = cat(cache_data_2[5], cache_data_2[4]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi_hi = cat(cache_data_2[7], cache_data_2[6]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi = cat(data_mem_2_io_data_write_data_lo_hi_hi, data_mem_2_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo = cat(data_mem_2_io_data_write_data_lo_hi, data_mem_2_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo_lo = cat(cache_data_2[9], cache_data_2[8]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo_hi = cat(cache_data_2[11], cache_data_2[10]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo = cat(data_mem_2_io_data_write_data_hi_lo_hi, data_mem_2_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi_lo = cat(cache_data_2[13], cache_data_2[12]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi_hi = cat(cache_data_2[15], cache_data_2[14]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi = cat(data_mem_2_io_data_write_data_hi_hi_hi, data_mem_2_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi = cat(data_mem_2_io_data_write_data_hi_hi, data_mem_2_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_2_io_data_write_data_T = cat(data_mem_2_io_data_write_data_hi, data_mem_2_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[3] : @[cache.scala 256:66]
-              data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_3.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_3 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_69 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_70 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_71 = shl(_part_0_T_70, 0) @[cache.scala 268:142]
-              node _part_0_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_3[0] <= _part_0_T_72 @[cache.scala 269:118]
-              _part_0_WIRE_3[1] <= _part_0_T_73 @[cache.scala 269:118]
-              _part_0_WIRE_3[2] <= _part_0_T_74 @[cache.scala 269:118]
-              _part_0_WIRE_3[3] <= _part_0_T_75 @[cache.scala 269:118]
-              _part_0_WIRE_3[4] <= _part_0_T_76 @[cache.scala 269:118]
-              _part_0_WIRE_3[5] <= _part_0_T_77 @[cache.scala 269:118]
-              _part_0_WIRE_3[6] <= _part_0_T_78 @[cache.scala 269:118]
-              _part_0_WIRE_3[7] <= _part_0_T_79 @[cache.scala 269:118]
-              _part_0_WIRE_3[8] <= _part_0_T_80 @[cache.scala 269:118]
-              _part_0_WIRE_3[9] <= _part_0_T_81 @[cache.scala 269:118]
-              _part_0_WIRE_3[10] <= _part_0_T_82 @[cache.scala 269:118]
-              _part_0_WIRE_3[11] <= _part_0_T_83 @[cache.scala 269:118]
-              _part_0_WIRE_3[12] <= _part_0_T_84 @[cache.scala 269:118]
-              _part_0_WIRE_3[13] <= _part_0_T_85 @[cache.scala 269:118]
-              _part_0_WIRE_3[14] <= _part_0_T_86 @[cache.scala 269:118]
-              _part_0_WIRE_3[15] <= _part_0_T_87 @[cache.scala 269:118]
-              node _part_0_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_89 = bits(_part_0_WIRE_3[_part_0_T_88], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_90 = shl(_part_0_T_89, 0) @[cache.scala 269:267]
-              node _part_0_T_91 = mux(_part_0_T_69, _part_0_T_71, _part_0_T_90) @[cache.scala 268:79]
-              part_3[0] <= _part_0_T_91 @[cache.scala 268:73]
-              node _part_1_T_69 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_70 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_71 = shl(_part_1_T_70, 8) @[cache.scala 268:142]
-              node _part_1_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_3[0] <= _part_1_T_72 @[cache.scala 269:118]
-              _part_1_WIRE_3[1] <= _part_1_T_73 @[cache.scala 269:118]
-              _part_1_WIRE_3[2] <= _part_1_T_74 @[cache.scala 269:118]
-              _part_1_WIRE_3[3] <= _part_1_T_75 @[cache.scala 269:118]
-              _part_1_WIRE_3[4] <= _part_1_T_76 @[cache.scala 269:118]
-              _part_1_WIRE_3[5] <= _part_1_T_77 @[cache.scala 269:118]
-              _part_1_WIRE_3[6] <= _part_1_T_78 @[cache.scala 269:118]
-              _part_1_WIRE_3[7] <= _part_1_T_79 @[cache.scala 269:118]
-              _part_1_WIRE_3[8] <= _part_1_T_80 @[cache.scala 269:118]
-              _part_1_WIRE_3[9] <= _part_1_T_81 @[cache.scala 269:118]
-              _part_1_WIRE_3[10] <= _part_1_T_82 @[cache.scala 269:118]
-              _part_1_WIRE_3[11] <= _part_1_T_83 @[cache.scala 269:118]
-              _part_1_WIRE_3[12] <= _part_1_T_84 @[cache.scala 269:118]
-              _part_1_WIRE_3[13] <= _part_1_T_85 @[cache.scala 269:118]
-              _part_1_WIRE_3[14] <= _part_1_T_86 @[cache.scala 269:118]
-              _part_1_WIRE_3[15] <= _part_1_T_87 @[cache.scala 269:118]
-              node _part_1_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_89 = bits(_part_1_WIRE_3[_part_1_T_88], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_90 = shl(_part_1_T_89, 8) @[cache.scala 269:267]
-              node _part_1_T_91 = mux(_part_1_T_69, _part_1_T_71, _part_1_T_90) @[cache.scala 268:79]
-              part_3[1] <= _part_1_T_91 @[cache.scala 268:73]
-              node _part_2_T_69 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_70 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_71 = shl(_part_2_T_70, 16) @[cache.scala 268:142]
-              node _part_2_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_3[0] <= _part_2_T_72 @[cache.scala 269:118]
-              _part_2_WIRE_3[1] <= _part_2_T_73 @[cache.scala 269:118]
-              _part_2_WIRE_3[2] <= _part_2_T_74 @[cache.scala 269:118]
-              _part_2_WIRE_3[3] <= _part_2_T_75 @[cache.scala 269:118]
-              _part_2_WIRE_3[4] <= _part_2_T_76 @[cache.scala 269:118]
-              _part_2_WIRE_3[5] <= _part_2_T_77 @[cache.scala 269:118]
-              _part_2_WIRE_3[6] <= _part_2_T_78 @[cache.scala 269:118]
-              _part_2_WIRE_3[7] <= _part_2_T_79 @[cache.scala 269:118]
-              _part_2_WIRE_3[8] <= _part_2_T_80 @[cache.scala 269:118]
-              _part_2_WIRE_3[9] <= _part_2_T_81 @[cache.scala 269:118]
-              _part_2_WIRE_3[10] <= _part_2_T_82 @[cache.scala 269:118]
-              _part_2_WIRE_3[11] <= _part_2_T_83 @[cache.scala 269:118]
-              _part_2_WIRE_3[12] <= _part_2_T_84 @[cache.scala 269:118]
-              _part_2_WIRE_3[13] <= _part_2_T_85 @[cache.scala 269:118]
-              _part_2_WIRE_3[14] <= _part_2_T_86 @[cache.scala 269:118]
-              _part_2_WIRE_3[15] <= _part_2_T_87 @[cache.scala 269:118]
-              node _part_2_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_89 = bits(_part_2_WIRE_3[_part_2_T_88], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_90 = shl(_part_2_T_89, 16) @[cache.scala 269:267]
-              node _part_2_T_91 = mux(_part_2_T_69, _part_2_T_71, _part_2_T_90) @[cache.scala 268:79]
-              part_3[2] <= _part_2_T_91 @[cache.scala 268:73]
-              node _part_3_T_69 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_70 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_71 = shl(_part_3_T_70, 24) @[cache.scala 268:142]
-              node _part_3_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_3[0] <= _part_3_T_72 @[cache.scala 269:118]
-              _part_3_WIRE_3[1] <= _part_3_T_73 @[cache.scala 269:118]
-              _part_3_WIRE_3[2] <= _part_3_T_74 @[cache.scala 269:118]
-              _part_3_WIRE_3[3] <= _part_3_T_75 @[cache.scala 269:118]
-              _part_3_WIRE_3[4] <= _part_3_T_76 @[cache.scala 269:118]
-              _part_3_WIRE_3[5] <= _part_3_T_77 @[cache.scala 269:118]
-              _part_3_WIRE_3[6] <= _part_3_T_78 @[cache.scala 269:118]
-              _part_3_WIRE_3[7] <= _part_3_T_79 @[cache.scala 269:118]
-              _part_3_WIRE_3[8] <= _part_3_T_80 @[cache.scala 269:118]
-              _part_3_WIRE_3[9] <= _part_3_T_81 @[cache.scala 269:118]
-              _part_3_WIRE_3[10] <= _part_3_T_82 @[cache.scala 269:118]
-              _part_3_WIRE_3[11] <= _part_3_T_83 @[cache.scala 269:118]
-              _part_3_WIRE_3[12] <= _part_3_T_84 @[cache.scala 269:118]
-              _part_3_WIRE_3[13] <= _part_3_T_85 @[cache.scala 269:118]
-              _part_3_WIRE_3[14] <= _part_3_T_86 @[cache.scala 269:118]
-              _part_3_WIRE_3[15] <= _part_3_T_87 @[cache.scala 269:118]
-              node _part_3_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_89 = bits(_part_3_WIRE_3[_part_3_T_88], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_90 = shl(_part_3_T_89, 24) @[cache.scala 269:267]
-              node _part_3_T_91 = mux(_part_3_T_69, _part_3_T_71, _part_3_T_90) @[cache.scala 268:79]
-              part_3[3] <= _part_3_T_91 @[cache.scala 268:73]
-              node _part_4_T_69 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_70 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_71 = shl(_part_4_T_70, 32) @[cache.scala 268:142]
-              node _part_4_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_3[0] <= _part_4_T_72 @[cache.scala 269:118]
-              _part_4_WIRE_3[1] <= _part_4_T_73 @[cache.scala 269:118]
-              _part_4_WIRE_3[2] <= _part_4_T_74 @[cache.scala 269:118]
-              _part_4_WIRE_3[3] <= _part_4_T_75 @[cache.scala 269:118]
-              _part_4_WIRE_3[4] <= _part_4_T_76 @[cache.scala 269:118]
-              _part_4_WIRE_3[5] <= _part_4_T_77 @[cache.scala 269:118]
-              _part_4_WIRE_3[6] <= _part_4_T_78 @[cache.scala 269:118]
-              _part_4_WIRE_3[7] <= _part_4_T_79 @[cache.scala 269:118]
-              _part_4_WIRE_3[8] <= _part_4_T_80 @[cache.scala 269:118]
-              _part_4_WIRE_3[9] <= _part_4_T_81 @[cache.scala 269:118]
-              _part_4_WIRE_3[10] <= _part_4_T_82 @[cache.scala 269:118]
-              _part_4_WIRE_3[11] <= _part_4_T_83 @[cache.scala 269:118]
-              _part_4_WIRE_3[12] <= _part_4_T_84 @[cache.scala 269:118]
-              _part_4_WIRE_3[13] <= _part_4_T_85 @[cache.scala 269:118]
-              _part_4_WIRE_3[14] <= _part_4_T_86 @[cache.scala 269:118]
-              _part_4_WIRE_3[15] <= _part_4_T_87 @[cache.scala 269:118]
-              node _part_4_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_89 = bits(_part_4_WIRE_3[_part_4_T_88], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_90 = shl(_part_4_T_89, 32) @[cache.scala 269:267]
-              node _part_4_T_91 = mux(_part_4_T_69, _part_4_T_71, _part_4_T_90) @[cache.scala 268:79]
-              part_3[4] <= _part_4_T_91 @[cache.scala 268:73]
-              node _part_5_T_69 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_70 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_71 = shl(_part_5_T_70, 40) @[cache.scala 268:142]
-              node _part_5_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_3[0] <= _part_5_T_72 @[cache.scala 269:118]
-              _part_5_WIRE_3[1] <= _part_5_T_73 @[cache.scala 269:118]
-              _part_5_WIRE_3[2] <= _part_5_T_74 @[cache.scala 269:118]
-              _part_5_WIRE_3[3] <= _part_5_T_75 @[cache.scala 269:118]
-              _part_5_WIRE_3[4] <= _part_5_T_76 @[cache.scala 269:118]
-              _part_5_WIRE_3[5] <= _part_5_T_77 @[cache.scala 269:118]
-              _part_5_WIRE_3[6] <= _part_5_T_78 @[cache.scala 269:118]
-              _part_5_WIRE_3[7] <= _part_5_T_79 @[cache.scala 269:118]
-              _part_5_WIRE_3[8] <= _part_5_T_80 @[cache.scala 269:118]
-              _part_5_WIRE_3[9] <= _part_5_T_81 @[cache.scala 269:118]
-              _part_5_WIRE_3[10] <= _part_5_T_82 @[cache.scala 269:118]
-              _part_5_WIRE_3[11] <= _part_5_T_83 @[cache.scala 269:118]
-              _part_5_WIRE_3[12] <= _part_5_T_84 @[cache.scala 269:118]
-              _part_5_WIRE_3[13] <= _part_5_T_85 @[cache.scala 269:118]
-              _part_5_WIRE_3[14] <= _part_5_T_86 @[cache.scala 269:118]
-              _part_5_WIRE_3[15] <= _part_5_T_87 @[cache.scala 269:118]
-              node _part_5_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_89 = bits(_part_5_WIRE_3[_part_5_T_88], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_90 = shl(_part_5_T_89, 40) @[cache.scala 269:267]
-              node _part_5_T_91 = mux(_part_5_T_69, _part_5_T_71, _part_5_T_90) @[cache.scala 268:79]
-              part_3[5] <= _part_5_T_91 @[cache.scala 268:73]
-              node _part_6_T_69 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_70 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_71 = shl(_part_6_T_70, 48) @[cache.scala 268:142]
-              node _part_6_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_3[0] <= _part_6_T_72 @[cache.scala 269:118]
-              _part_6_WIRE_3[1] <= _part_6_T_73 @[cache.scala 269:118]
-              _part_6_WIRE_3[2] <= _part_6_T_74 @[cache.scala 269:118]
-              _part_6_WIRE_3[3] <= _part_6_T_75 @[cache.scala 269:118]
-              _part_6_WIRE_3[4] <= _part_6_T_76 @[cache.scala 269:118]
-              _part_6_WIRE_3[5] <= _part_6_T_77 @[cache.scala 269:118]
-              _part_6_WIRE_3[6] <= _part_6_T_78 @[cache.scala 269:118]
-              _part_6_WIRE_3[7] <= _part_6_T_79 @[cache.scala 269:118]
-              _part_6_WIRE_3[8] <= _part_6_T_80 @[cache.scala 269:118]
-              _part_6_WIRE_3[9] <= _part_6_T_81 @[cache.scala 269:118]
-              _part_6_WIRE_3[10] <= _part_6_T_82 @[cache.scala 269:118]
-              _part_6_WIRE_3[11] <= _part_6_T_83 @[cache.scala 269:118]
-              _part_6_WIRE_3[12] <= _part_6_T_84 @[cache.scala 269:118]
-              _part_6_WIRE_3[13] <= _part_6_T_85 @[cache.scala 269:118]
-              _part_6_WIRE_3[14] <= _part_6_T_86 @[cache.scala 269:118]
-              _part_6_WIRE_3[15] <= _part_6_T_87 @[cache.scala 269:118]
-              node _part_6_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_89 = bits(_part_6_WIRE_3[_part_6_T_88], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_90 = shl(_part_6_T_89, 48) @[cache.scala 269:267]
-              node _part_6_T_91 = mux(_part_6_T_69, _part_6_T_71, _part_6_T_90) @[cache.scala 268:79]
-              part_3[6] <= _part_6_T_91 @[cache.scala 268:73]
-              node _part_7_T_69 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_70 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_71 = shl(_part_7_T_70, 56) @[cache.scala 268:142]
-              node _part_7_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_3[0] <= _part_7_T_72 @[cache.scala 269:118]
-              _part_7_WIRE_3[1] <= _part_7_T_73 @[cache.scala 269:118]
-              _part_7_WIRE_3[2] <= _part_7_T_74 @[cache.scala 269:118]
-              _part_7_WIRE_3[3] <= _part_7_T_75 @[cache.scala 269:118]
-              _part_7_WIRE_3[4] <= _part_7_T_76 @[cache.scala 269:118]
-              _part_7_WIRE_3[5] <= _part_7_T_77 @[cache.scala 269:118]
-              _part_7_WIRE_3[6] <= _part_7_T_78 @[cache.scala 269:118]
-              _part_7_WIRE_3[7] <= _part_7_T_79 @[cache.scala 269:118]
-              _part_7_WIRE_3[8] <= _part_7_T_80 @[cache.scala 269:118]
-              _part_7_WIRE_3[9] <= _part_7_T_81 @[cache.scala 269:118]
-              _part_7_WIRE_3[10] <= _part_7_T_82 @[cache.scala 269:118]
-              _part_7_WIRE_3[11] <= _part_7_T_83 @[cache.scala 269:118]
-              _part_7_WIRE_3[12] <= _part_7_T_84 @[cache.scala 269:118]
-              _part_7_WIRE_3[13] <= _part_7_T_85 @[cache.scala 269:118]
-              _part_7_WIRE_3[14] <= _part_7_T_86 @[cache.scala 269:118]
-              _part_7_WIRE_3[15] <= _part_7_T_87 @[cache.scala 269:118]
-              node _part_7_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_89 = bits(_part_7_WIRE_3[_part_7_T_88], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_90 = shl(_part_7_T_89, 56) @[cache.scala 269:267]
-              node _part_7_T_91 = mux(_part_7_T_69, _part_7_T_71, _part_7_T_90) @[cache.scala 268:79]
-              part_3[7] <= _part_7_T_91 @[cache.scala 268:73]
-              node _result_T_18 = or(part_3[0], part_3[1]) @[cache.scala 276:83]
-              node _result_T_19 = or(_result_T_18, part_3[2]) @[cache.scala 276:83]
-              node _result_T_20 = or(_result_T_19, part_3[3]) @[cache.scala 276:83]
-              node _result_T_21 = or(_result_T_20, part_3[4]) @[cache.scala 276:83]
-              node _result_T_22 = or(_result_T_21, part_3[5]) @[cache.scala 276:83]
-              node _result_T_23 = or(_result_T_22, part_3[6]) @[cache.scala 276:83]
-              node result_3 = or(_result_T_23, part_3[7]) @[cache.scala 276:83]
-              node _cache_data_T_48 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_49 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_50 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_51 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_52 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_53 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_54 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_55 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_56 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_57 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_58 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_59 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_60 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_61 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_62 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_63 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_3 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_3[0] <= _cache_data_T_48 @[cache.scala 277:94]
-              cache_data_3[1] <= _cache_data_T_49 @[cache.scala 277:94]
-              cache_data_3[2] <= _cache_data_T_50 @[cache.scala 277:94]
-              cache_data_3[3] <= _cache_data_T_51 @[cache.scala 277:94]
-              cache_data_3[4] <= _cache_data_T_52 @[cache.scala 277:94]
-              cache_data_3[5] <= _cache_data_T_53 @[cache.scala 277:94]
-              cache_data_3[6] <= _cache_data_T_54 @[cache.scala 277:94]
-              cache_data_3[7] <= _cache_data_T_55 @[cache.scala 277:94]
-              cache_data_3[8] <= _cache_data_T_56 @[cache.scala 277:94]
-              cache_data_3[9] <= _cache_data_T_57 @[cache.scala 277:94]
-              cache_data_3[10] <= _cache_data_T_58 @[cache.scala 277:94]
-              cache_data_3[11] <= _cache_data_T_59 @[cache.scala 277:94]
-              cache_data_3[12] <= _cache_data_T_60 @[cache.scala 277:94]
-              cache_data_3[13] <= _cache_data_T_61 @[cache.scala 277:94]
-              cache_data_3[14] <= _cache_data_T_62 @[cache.scala 277:94]
-              cache_data_3[15] <= _cache_data_T_63 @[cache.scala 277:94]
-              node _T_24 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_3[_T_24] <= result_3 @[cache.scala 278:131]
-              node data_mem_3_io_data_write_data_lo_lo_lo = cat(cache_data_3[1], cache_data_3[0]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_lo_hi = cat(cache_data_3[3], cache_data_3[2]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_lo = cat(data_mem_3_io_data_write_data_lo_lo_hi, data_mem_3_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi_lo = cat(cache_data_3[5], cache_data_3[4]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi_hi = cat(cache_data_3[7], cache_data_3[6]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi = cat(data_mem_3_io_data_write_data_lo_hi_hi, data_mem_3_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo = cat(data_mem_3_io_data_write_data_lo_hi, data_mem_3_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo_lo = cat(cache_data_3[9], cache_data_3[8]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo_hi = cat(cache_data_3[11], cache_data_3[10]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo = cat(data_mem_3_io_data_write_data_hi_lo_hi, data_mem_3_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi_lo = cat(cache_data_3[13], cache_data_3[12]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi_hi = cat(cache_data_3[15], cache_data_3[14]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi = cat(data_mem_3_io_data_write_data_hi_hi_hi, data_mem_3_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi = cat(data_mem_3_io_data_write_data_hi_hi, data_mem_3_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_3_io_data_write_data_T = cat(data_mem_3_io_data_write_data_hi, data_mem_3_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T @[cache.scala 279:88]
-          next_state <= UInt<1>("h0") @[cache.scala 283:44]
+      node _T_3 = asUInt(UInt<1>("h1")) @[cache.scala 256:28]
+      node _T_4 = asUInt(cache_state) @[cache.scala 256:28]
+      node _T_5 = eq(_T_3, _T_4) @[cache.scala 256:28]
+      when _T_5 : @[cache.scala 256:28]
+        tag_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        node _is_match_T = eq(tag_mem_0.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_0 = and(_is_match_T, tag_mem_0.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_1 = eq(tag_mem_1.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_1 = and(_is_match_T_1, tag_mem_1.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_2 = eq(tag_mem_2.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_2 = and(_is_match_T_2, tag_mem_2.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_3 = eq(tag_mem_3.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_3 = and(_is_match_T_3, tag_mem_3.io.tag_read.valid) @[cache.scala 268:104]
+        node _T_6 = or(is_match_0, is_match_1) @[cache.scala 280:47]
+        node _T_7 = or(_T_6, is_match_2) @[cache.scala 280:47]
+        node _T_8 = or(_T_7, is_match_3) @[cache.scala 280:47]
+        when _T_8 : @[cache.scala 280:51]
+          node _T_9 = asUInt(reset) @[cache.scala 281:39]
+          node _T_10 = eq(_T_9, UInt<1>("h0")) @[cache.scala 281:39]
+          when _T_10 : @[cache.scala 281:39]
+            printf(clock, UInt<1>("h1"), "Match\n") : printf @[cache.scala 281:39]
+          io.cpu_response.ready <= UInt<1>("h1") @[cache.scala 284:55]
+          node _io_cpu_response_data_T = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_1 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_2 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_3 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_4 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_5 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_6 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_7 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_8 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_9 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_10 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_11 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_12 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_13 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_14 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_15 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 286:120]
+          wire _io_cpu_response_data_WIRE : UInt<64>[16] @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[0] <= _io_cpu_response_data_T @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[1] <= _io_cpu_response_data_T_1 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[2] <= _io_cpu_response_data_T_2 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[3] <= _io_cpu_response_data_T_3 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[4] <= _io_cpu_response_data_T_4 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[5] <= _io_cpu_response_data_T_5 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[6] <= _io_cpu_response_data_T_6 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[7] <= _io_cpu_response_data_T_7 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[8] <= _io_cpu_response_data_T_8 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[9] <= _io_cpu_response_data_T_9 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[10] <= _io_cpu_response_data_T_10 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[11] <= _io_cpu_response_data_T_11 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[12] <= _io_cpu_response_data_T_12 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[13] <= _io_cpu_response_data_T_13 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[14] <= _io_cpu_response_data_T_14 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[15] <= _io_cpu_response_data_T_15 @[cache.scala 286:85]
+          node _io_cpu_response_data_T_16 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 286:174]
+          node _io_cpu_response_data_T_17 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_18 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_19 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_20 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_21 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_22 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_23 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_24 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_25 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_26 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_27 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_28 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_29 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_30 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_31 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_32 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 287:165]
+          wire _io_cpu_response_data_WIRE_1 : UInt<64>[16] @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[0] <= _io_cpu_response_data_T_17 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[1] <= _io_cpu_response_data_T_18 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[2] <= _io_cpu_response_data_T_19 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[3] <= _io_cpu_response_data_T_20 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[4] <= _io_cpu_response_data_T_21 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[5] <= _io_cpu_response_data_T_22 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[6] <= _io_cpu_response_data_T_23 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[7] <= _io_cpu_response_data_T_24 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[8] <= _io_cpu_response_data_T_25 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[9] <= _io_cpu_response_data_T_26 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[10] <= _io_cpu_response_data_T_27 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[11] <= _io_cpu_response_data_T_28 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[12] <= _io_cpu_response_data_T_29 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[13] <= _io_cpu_response_data_T_30 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[14] <= _io_cpu_response_data_T_31 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[15] <= _io_cpu_response_data_T_32 @[cache.scala 287:130]
+          node _io_cpu_response_data_T_33 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 287:219]
+          node _io_cpu_response_data_T_34 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_35 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_36 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_37 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_38 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_39 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_40 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_41 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_42 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_43 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_44 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_45 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_46 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_47 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_48 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_49 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 288:175]
+          wire _io_cpu_response_data_WIRE_2 : UInt<64>[16] @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[0] <= _io_cpu_response_data_T_34 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[1] <= _io_cpu_response_data_T_35 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[2] <= _io_cpu_response_data_T_36 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[3] <= _io_cpu_response_data_T_37 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[4] <= _io_cpu_response_data_T_38 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[5] <= _io_cpu_response_data_T_39 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[6] <= _io_cpu_response_data_T_40 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[7] <= _io_cpu_response_data_T_41 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[8] <= _io_cpu_response_data_T_42 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[9] <= _io_cpu_response_data_T_43 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[10] <= _io_cpu_response_data_T_44 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[11] <= _io_cpu_response_data_T_45 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[12] <= _io_cpu_response_data_T_46 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[13] <= _io_cpu_response_data_T_47 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[14] <= _io_cpu_response_data_T_48 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[15] <= _io_cpu_response_data_T_49 @[cache.scala 288:140]
+          node _io_cpu_response_data_T_50 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 288:229]
+          node _io_cpu_response_data_T_51 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_52 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_53 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_54 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_55 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_56 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_57 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_58 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_59 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_60 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_61 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_62 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_63 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_64 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_65 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_66 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 289:175]
+          wire _io_cpu_response_data_WIRE_3 : UInt<64>[16] @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[0] <= _io_cpu_response_data_T_51 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[1] <= _io_cpu_response_data_T_52 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[2] <= _io_cpu_response_data_T_53 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[3] <= _io_cpu_response_data_T_54 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[4] <= _io_cpu_response_data_T_55 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[5] <= _io_cpu_response_data_T_56 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[6] <= _io_cpu_response_data_T_57 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[7] <= _io_cpu_response_data_T_58 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[8] <= _io_cpu_response_data_T_59 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[9] <= _io_cpu_response_data_T_60 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[10] <= _io_cpu_response_data_T_61 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[11] <= _io_cpu_response_data_T_62 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[12] <= _io_cpu_response_data_T_63 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[13] <= _io_cpu_response_data_T_64 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[14] <= _io_cpu_response_data_T_65 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[15] <= _io_cpu_response_data_T_66 @[cache.scala 289:140]
+          node _io_cpu_response_data_T_67 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 289:229]
+          node _io_cpu_response_data_T_68 = mux(is_match_2, _io_cpu_response_data_WIRE_3[_io_cpu_response_data_T_67], _io_cpu_response_data_WIRE[_io_cpu_response_data_T_16]) @[Mux.scala 101:16]
+          node _io_cpu_response_data_T_69 = mux(is_match_1, _io_cpu_response_data_WIRE_2[_io_cpu_response_data_T_50], _io_cpu_response_data_T_68) @[Mux.scala 101:16]
+          node _io_cpu_response_data_T_70 = mux(is_match_0, _io_cpu_response_data_WIRE_1[_io_cpu_response_data_T_33], _io_cpu_response_data_T_69) @[Mux.scala 101:16]
+          io.cpu_response.data <= _io_cpu_response_data_T_70 @[cache.scala 286:54]
+          when is_match_0 : @[cache.scala 306:58]
+            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_1 : @[cache.scala 306:58]
+            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_2 : @[cache.scala 306:58]
+            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_3 : @[cache.scala 306:58]
+            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 311:77]
+          when cpu_request_rw : @[cache.scala 317:53]
+            when is_match_0 : @[cache.scala 319:66]
+              data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_0.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 325:85]
+              wire part : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_1 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_2 = shl(_part_0_T_1, 0) @[cache.scala 331:136]
+              node _part_0_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE[0] <= _part_0_T_3 @[cache.scala 332:118]
+              _part_0_WIRE[1] <= _part_0_T_4 @[cache.scala 332:118]
+              _part_0_WIRE[2] <= _part_0_T_5 @[cache.scala 332:118]
+              _part_0_WIRE[3] <= _part_0_T_6 @[cache.scala 332:118]
+              _part_0_WIRE[4] <= _part_0_T_7 @[cache.scala 332:118]
+              _part_0_WIRE[5] <= _part_0_T_8 @[cache.scala 332:118]
+              _part_0_WIRE[6] <= _part_0_T_9 @[cache.scala 332:118]
+              _part_0_WIRE[7] <= _part_0_T_10 @[cache.scala 332:118]
+              _part_0_WIRE[8] <= _part_0_T_11 @[cache.scala 332:118]
+              _part_0_WIRE[9] <= _part_0_T_12 @[cache.scala 332:118]
+              _part_0_WIRE[10] <= _part_0_T_13 @[cache.scala 332:118]
+              _part_0_WIRE[11] <= _part_0_T_14 @[cache.scala 332:118]
+              _part_0_WIRE[12] <= _part_0_T_15 @[cache.scala 332:118]
+              _part_0_WIRE[13] <= _part_0_T_16 @[cache.scala 332:118]
+              _part_0_WIRE[14] <= _part_0_T_17 @[cache.scala 332:118]
+              _part_0_WIRE[15] <= _part_0_T_18 @[cache.scala 332:118]
+              node _part_0_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_20 = bits(_part_0_WIRE[_part_0_T_19], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_21 = shl(_part_0_T_20, 0) @[cache.scala 332:267]
+              node _part_0_T_22 = mux(_part_0_T, _part_0_T_2, _part_0_T_21) @[cache.scala 331:79]
+              part[0] <= _part_0_T_22 @[cache.scala 331:73]
+              node _part_1_T = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_1 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_2 = shl(_part_1_T_1, 8) @[cache.scala 331:136]
+              node _part_1_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE[0] <= _part_1_T_3 @[cache.scala 332:118]
+              _part_1_WIRE[1] <= _part_1_T_4 @[cache.scala 332:118]
+              _part_1_WIRE[2] <= _part_1_T_5 @[cache.scala 332:118]
+              _part_1_WIRE[3] <= _part_1_T_6 @[cache.scala 332:118]
+              _part_1_WIRE[4] <= _part_1_T_7 @[cache.scala 332:118]
+              _part_1_WIRE[5] <= _part_1_T_8 @[cache.scala 332:118]
+              _part_1_WIRE[6] <= _part_1_T_9 @[cache.scala 332:118]
+              _part_1_WIRE[7] <= _part_1_T_10 @[cache.scala 332:118]
+              _part_1_WIRE[8] <= _part_1_T_11 @[cache.scala 332:118]
+              _part_1_WIRE[9] <= _part_1_T_12 @[cache.scala 332:118]
+              _part_1_WIRE[10] <= _part_1_T_13 @[cache.scala 332:118]
+              _part_1_WIRE[11] <= _part_1_T_14 @[cache.scala 332:118]
+              _part_1_WIRE[12] <= _part_1_T_15 @[cache.scala 332:118]
+              _part_1_WIRE[13] <= _part_1_T_16 @[cache.scala 332:118]
+              _part_1_WIRE[14] <= _part_1_T_17 @[cache.scala 332:118]
+              _part_1_WIRE[15] <= _part_1_T_18 @[cache.scala 332:118]
+              node _part_1_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_20 = bits(_part_1_WIRE[_part_1_T_19], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_21 = shl(_part_1_T_20, 8) @[cache.scala 332:267]
+              node _part_1_T_22 = mux(_part_1_T, _part_1_T_2, _part_1_T_21) @[cache.scala 331:79]
+              part[1] <= _part_1_T_22 @[cache.scala 331:73]
+              node _part_2_T = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_1 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_2 = shl(_part_2_T_1, 16) @[cache.scala 331:136]
+              node _part_2_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE[0] <= _part_2_T_3 @[cache.scala 332:118]
+              _part_2_WIRE[1] <= _part_2_T_4 @[cache.scala 332:118]
+              _part_2_WIRE[2] <= _part_2_T_5 @[cache.scala 332:118]
+              _part_2_WIRE[3] <= _part_2_T_6 @[cache.scala 332:118]
+              _part_2_WIRE[4] <= _part_2_T_7 @[cache.scala 332:118]
+              _part_2_WIRE[5] <= _part_2_T_8 @[cache.scala 332:118]
+              _part_2_WIRE[6] <= _part_2_T_9 @[cache.scala 332:118]
+              _part_2_WIRE[7] <= _part_2_T_10 @[cache.scala 332:118]
+              _part_2_WIRE[8] <= _part_2_T_11 @[cache.scala 332:118]
+              _part_2_WIRE[9] <= _part_2_T_12 @[cache.scala 332:118]
+              _part_2_WIRE[10] <= _part_2_T_13 @[cache.scala 332:118]
+              _part_2_WIRE[11] <= _part_2_T_14 @[cache.scala 332:118]
+              _part_2_WIRE[12] <= _part_2_T_15 @[cache.scala 332:118]
+              _part_2_WIRE[13] <= _part_2_T_16 @[cache.scala 332:118]
+              _part_2_WIRE[14] <= _part_2_T_17 @[cache.scala 332:118]
+              _part_2_WIRE[15] <= _part_2_T_18 @[cache.scala 332:118]
+              node _part_2_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_20 = bits(_part_2_WIRE[_part_2_T_19], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_21 = shl(_part_2_T_20, 16) @[cache.scala 332:267]
+              node _part_2_T_22 = mux(_part_2_T, _part_2_T_2, _part_2_T_21) @[cache.scala 331:79]
+              part[2] <= _part_2_T_22 @[cache.scala 331:73]
+              node _part_3_T = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_1 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_2 = shl(_part_3_T_1, 24) @[cache.scala 331:136]
+              node _part_3_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE[0] <= _part_3_T_3 @[cache.scala 332:118]
+              _part_3_WIRE[1] <= _part_3_T_4 @[cache.scala 332:118]
+              _part_3_WIRE[2] <= _part_3_T_5 @[cache.scala 332:118]
+              _part_3_WIRE[3] <= _part_3_T_6 @[cache.scala 332:118]
+              _part_3_WIRE[4] <= _part_3_T_7 @[cache.scala 332:118]
+              _part_3_WIRE[5] <= _part_3_T_8 @[cache.scala 332:118]
+              _part_3_WIRE[6] <= _part_3_T_9 @[cache.scala 332:118]
+              _part_3_WIRE[7] <= _part_3_T_10 @[cache.scala 332:118]
+              _part_3_WIRE[8] <= _part_3_T_11 @[cache.scala 332:118]
+              _part_3_WIRE[9] <= _part_3_T_12 @[cache.scala 332:118]
+              _part_3_WIRE[10] <= _part_3_T_13 @[cache.scala 332:118]
+              _part_3_WIRE[11] <= _part_3_T_14 @[cache.scala 332:118]
+              _part_3_WIRE[12] <= _part_3_T_15 @[cache.scala 332:118]
+              _part_3_WIRE[13] <= _part_3_T_16 @[cache.scala 332:118]
+              _part_3_WIRE[14] <= _part_3_T_17 @[cache.scala 332:118]
+              _part_3_WIRE[15] <= _part_3_T_18 @[cache.scala 332:118]
+              node _part_3_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_20 = bits(_part_3_WIRE[_part_3_T_19], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_21 = shl(_part_3_T_20, 24) @[cache.scala 332:267]
+              node _part_3_T_22 = mux(_part_3_T, _part_3_T_2, _part_3_T_21) @[cache.scala 331:79]
+              part[3] <= _part_3_T_22 @[cache.scala 331:73]
+              node _part_4_T = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_1 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_2 = shl(_part_4_T_1, 32) @[cache.scala 331:136]
+              node _part_4_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE[0] <= _part_4_T_3 @[cache.scala 332:118]
+              _part_4_WIRE[1] <= _part_4_T_4 @[cache.scala 332:118]
+              _part_4_WIRE[2] <= _part_4_T_5 @[cache.scala 332:118]
+              _part_4_WIRE[3] <= _part_4_T_6 @[cache.scala 332:118]
+              _part_4_WIRE[4] <= _part_4_T_7 @[cache.scala 332:118]
+              _part_4_WIRE[5] <= _part_4_T_8 @[cache.scala 332:118]
+              _part_4_WIRE[6] <= _part_4_T_9 @[cache.scala 332:118]
+              _part_4_WIRE[7] <= _part_4_T_10 @[cache.scala 332:118]
+              _part_4_WIRE[8] <= _part_4_T_11 @[cache.scala 332:118]
+              _part_4_WIRE[9] <= _part_4_T_12 @[cache.scala 332:118]
+              _part_4_WIRE[10] <= _part_4_T_13 @[cache.scala 332:118]
+              _part_4_WIRE[11] <= _part_4_T_14 @[cache.scala 332:118]
+              _part_4_WIRE[12] <= _part_4_T_15 @[cache.scala 332:118]
+              _part_4_WIRE[13] <= _part_4_T_16 @[cache.scala 332:118]
+              _part_4_WIRE[14] <= _part_4_T_17 @[cache.scala 332:118]
+              _part_4_WIRE[15] <= _part_4_T_18 @[cache.scala 332:118]
+              node _part_4_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_20 = bits(_part_4_WIRE[_part_4_T_19], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_21 = shl(_part_4_T_20, 32) @[cache.scala 332:267]
+              node _part_4_T_22 = mux(_part_4_T, _part_4_T_2, _part_4_T_21) @[cache.scala 331:79]
+              part[4] <= _part_4_T_22 @[cache.scala 331:73]
+              node _part_5_T = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_1 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_2 = shl(_part_5_T_1, 40) @[cache.scala 331:136]
+              node _part_5_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE[0] <= _part_5_T_3 @[cache.scala 332:118]
+              _part_5_WIRE[1] <= _part_5_T_4 @[cache.scala 332:118]
+              _part_5_WIRE[2] <= _part_5_T_5 @[cache.scala 332:118]
+              _part_5_WIRE[3] <= _part_5_T_6 @[cache.scala 332:118]
+              _part_5_WIRE[4] <= _part_5_T_7 @[cache.scala 332:118]
+              _part_5_WIRE[5] <= _part_5_T_8 @[cache.scala 332:118]
+              _part_5_WIRE[6] <= _part_5_T_9 @[cache.scala 332:118]
+              _part_5_WIRE[7] <= _part_5_T_10 @[cache.scala 332:118]
+              _part_5_WIRE[8] <= _part_5_T_11 @[cache.scala 332:118]
+              _part_5_WIRE[9] <= _part_5_T_12 @[cache.scala 332:118]
+              _part_5_WIRE[10] <= _part_5_T_13 @[cache.scala 332:118]
+              _part_5_WIRE[11] <= _part_5_T_14 @[cache.scala 332:118]
+              _part_5_WIRE[12] <= _part_5_T_15 @[cache.scala 332:118]
+              _part_5_WIRE[13] <= _part_5_T_16 @[cache.scala 332:118]
+              _part_5_WIRE[14] <= _part_5_T_17 @[cache.scala 332:118]
+              _part_5_WIRE[15] <= _part_5_T_18 @[cache.scala 332:118]
+              node _part_5_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_20 = bits(_part_5_WIRE[_part_5_T_19], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_21 = shl(_part_5_T_20, 40) @[cache.scala 332:267]
+              node _part_5_T_22 = mux(_part_5_T, _part_5_T_2, _part_5_T_21) @[cache.scala 331:79]
+              part[5] <= _part_5_T_22 @[cache.scala 331:73]
+              node _part_6_T = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_1 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_2 = shl(_part_6_T_1, 48) @[cache.scala 331:136]
+              node _part_6_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE[0] <= _part_6_T_3 @[cache.scala 332:118]
+              _part_6_WIRE[1] <= _part_6_T_4 @[cache.scala 332:118]
+              _part_6_WIRE[2] <= _part_6_T_5 @[cache.scala 332:118]
+              _part_6_WIRE[3] <= _part_6_T_6 @[cache.scala 332:118]
+              _part_6_WIRE[4] <= _part_6_T_7 @[cache.scala 332:118]
+              _part_6_WIRE[5] <= _part_6_T_8 @[cache.scala 332:118]
+              _part_6_WIRE[6] <= _part_6_T_9 @[cache.scala 332:118]
+              _part_6_WIRE[7] <= _part_6_T_10 @[cache.scala 332:118]
+              _part_6_WIRE[8] <= _part_6_T_11 @[cache.scala 332:118]
+              _part_6_WIRE[9] <= _part_6_T_12 @[cache.scala 332:118]
+              _part_6_WIRE[10] <= _part_6_T_13 @[cache.scala 332:118]
+              _part_6_WIRE[11] <= _part_6_T_14 @[cache.scala 332:118]
+              _part_6_WIRE[12] <= _part_6_T_15 @[cache.scala 332:118]
+              _part_6_WIRE[13] <= _part_6_T_16 @[cache.scala 332:118]
+              _part_6_WIRE[14] <= _part_6_T_17 @[cache.scala 332:118]
+              _part_6_WIRE[15] <= _part_6_T_18 @[cache.scala 332:118]
+              node _part_6_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_20 = bits(_part_6_WIRE[_part_6_T_19], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_21 = shl(_part_6_T_20, 48) @[cache.scala 332:267]
+              node _part_6_T_22 = mux(_part_6_T, _part_6_T_2, _part_6_T_21) @[cache.scala 331:79]
+              part[6] <= _part_6_T_22 @[cache.scala 331:73]
+              node _part_7_T = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_1 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_2 = shl(_part_7_T_1, 56) @[cache.scala 331:136]
+              node _part_7_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE[0] <= _part_7_T_3 @[cache.scala 332:118]
+              _part_7_WIRE[1] <= _part_7_T_4 @[cache.scala 332:118]
+              _part_7_WIRE[2] <= _part_7_T_5 @[cache.scala 332:118]
+              _part_7_WIRE[3] <= _part_7_T_6 @[cache.scala 332:118]
+              _part_7_WIRE[4] <= _part_7_T_7 @[cache.scala 332:118]
+              _part_7_WIRE[5] <= _part_7_T_8 @[cache.scala 332:118]
+              _part_7_WIRE[6] <= _part_7_T_9 @[cache.scala 332:118]
+              _part_7_WIRE[7] <= _part_7_T_10 @[cache.scala 332:118]
+              _part_7_WIRE[8] <= _part_7_T_11 @[cache.scala 332:118]
+              _part_7_WIRE[9] <= _part_7_T_12 @[cache.scala 332:118]
+              _part_7_WIRE[10] <= _part_7_T_13 @[cache.scala 332:118]
+              _part_7_WIRE[11] <= _part_7_T_14 @[cache.scala 332:118]
+              _part_7_WIRE[12] <= _part_7_T_15 @[cache.scala 332:118]
+              _part_7_WIRE[13] <= _part_7_T_16 @[cache.scala 332:118]
+              _part_7_WIRE[14] <= _part_7_T_17 @[cache.scala 332:118]
+              _part_7_WIRE[15] <= _part_7_T_18 @[cache.scala 332:118]
+              node _part_7_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_20 = bits(_part_7_WIRE[_part_7_T_19], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_21 = shl(_part_7_T_20, 56) @[cache.scala 332:267]
+              node _part_7_T_22 = mux(_part_7_T, _part_7_T_2, _part_7_T_21) @[cache.scala 331:79]
+              part[7] <= _part_7_T_22 @[cache.scala 331:73]
+              node _result_T = or(part[0], part[1]) @[cache.scala 339:83]
+              node _result_T_1 = or(_result_T, part[2]) @[cache.scala 339:83]
+              node _result_T_2 = or(_result_T_1, part[3]) @[cache.scala 339:83]
+              node _result_T_3 = or(_result_T_2, part[4]) @[cache.scala 339:83]
+              node _result_T_4 = or(_result_T_3, part[5]) @[cache.scala 339:83]
+              node _result_T_5 = or(_result_T_4, part[6]) @[cache.scala 339:83]
+              node result = or(_result_T_5, part[7]) @[cache.scala 339:83]
+              node _cache_data_T = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_1 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_2 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_3 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_4 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_5 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_6 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_7 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_8 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_9 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_10 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_11 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_12 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_13 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_14 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_15 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data : UInt<64>[16] @[cache.scala 340:94]
+              cache_data[0] <= _cache_data_T @[cache.scala 340:94]
+              cache_data[1] <= _cache_data_T_1 @[cache.scala 340:94]
+              cache_data[2] <= _cache_data_T_2 @[cache.scala 340:94]
+              cache_data[3] <= _cache_data_T_3 @[cache.scala 340:94]
+              cache_data[4] <= _cache_data_T_4 @[cache.scala 340:94]
+              cache_data[5] <= _cache_data_T_5 @[cache.scala 340:94]
+              cache_data[6] <= _cache_data_T_6 @[cache.scala 340:94]
+              cache_data[7] <= _cache_data_T_7 @[cache.scala 340:94]
+              cache_data[8] <= _cache_data_T_8 @[cache.scala 340:94]
+              cache_data[9] <= _cache_data_T_9 @[cache.scala 340:94]
+              cache_data[10] <= _cache_data_T_10 @[cache.scala 340:94]
+              cache_data[11] <= _cache_data_T_11 @[cache.scala 340:94]
+              cache_data[12] <= _cache_data_T_12 @[cache.scala 340:94]
+              cache_data[13] <= _cache_data_T_13 @[cache.scala 340:94]
+              cache_data[14] <= _cache_data_T_14 @[cache.scala 340:94]
+              cache_data[15] <= _cache_data_T_15 @[cache.scala 340:94]
+              node _T_11 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data[_T_11] <= result @[cache.scala 341:131]
+              node data_mem_0_io_data_write_data_lo_lo_lo = cat(cache_data[1], cache_data[0]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_lo_hi = cat(cache_data[3], cache_data[2]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_lo = cat(data_mem_0_io_data_write_data_lo_lo_hi, data_mem_0_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi_lo = cat(cache_data[5], cache_data[4]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi_hi = cat(cache_data[7], cache_data[6]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi = cat(data_mem_0_io_data_write_data_lo_hi_hi, data_mem_0_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo = cat(data_mem_0_io_data_write_data_lo_hi, data_mem_0_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo_lo = cat(cache_data[9], cache_data[8]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo_hi = cat(cache_data[11], cache_data[10]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo = cat(data_mem_0_io_data_write_data_hi_lo_hi, data_mem_0_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi_lo = cat(cache_data[13], cache_data[12]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi_hi = cat(cache_data[15], cache_data[14]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi = cat(data_mem_0_io_data_write_data_hi_hi_hi, data_mem_0_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi = cat(data_mem_0_io_data_write_data_hi_hi, data_mem_0_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_0_io_data_write_data_T = cat(data_mem_0_io_data_write_data_hi, data_mem_0_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_1 : @[cache.scala 319:66]
+              data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_1.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 325:85]
+              wire part_1 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_23 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_24 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_25 = shl(_part_0_T_24, 0) @[cache.scala 331:136]
+              node _part_0_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_1[0] <= _part_0_T_26 @[cache.scala 332:118]
+              _part_0_WIRE_1[1] <= _part_0_T_27 @[cache.scala 332:118]
+              _part_0_WIRE_1[2] <= _part_0_T_28 @[cache.scala 332:118]
+              _part_0_WIRE_1[3] <= _part_0_T_29 @[cache.scala 332:118]
+              _part_0_WIRE_1[4] <= _part_0_T_30 @[cache.scala 332:118]
+              _part_0_WIRE_1[5] <= _part_0_T_31 @[cache.scala 332:118]
+              _part_0_WIRE_1[6] <= _part_0_T_32 @[cache.scala 332:118]
+              _part_0_WIRE_1[7] <= _part_0_T_33 @[cache.scala 332:118]
+              _part_0_WIRE_1[8] <= _part_0_T_34 @[cache.scala 332:118]
+              _part_0_WIRE_1[9] <= _part_0_T_35 @[cache.scala 332:118]
+              _part_0_WIRE_1[10] <= _part_0_T_36 @[cache.scala 332:118]
+              _part_0_WIRE_1[11] <= _part_0_T_37 @[cache.scala 332:118]
+              _part_0_WIRE_1[12] <= _part_0_T_38 @[cache.scala 332:118]
+              _part_0_WIRE_1[13] <= _part_0_T_39 @[cache.scala 332:118]
+              _part_0_WIRE_1[14] <= _part_0_T_40 @[cache.scala 332:118]
+              _part_0_WIRE_1[15] <= _part_0_T_41 @[cache.scala 332:118]
+              node _part_0_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_43 = bits(_part_0_WIRE_1[_part_0_T_42], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_44 = shl(_part_0_T_43, 0) @[cache.scala 332:267]
+              node _part_0_T_45 = mux(_part_0_T_23, _part_0_T_25, _part_0_T_44) @[cache.scala 331:79]
+              part_1[0] <= _part_0_T_45 @[cache.scala 331:73]
+              node _part_1_T_23 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_24 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_25 = shl(_part_1_T_24, 8) @[cache.scala 331:136]
+              node _part_1_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_1[0] <= _part_1_T_26 @[cache.scala 332:118]
+              _part_1_WIRE_1[1] <= _part_1_T_27 @[cache.scala 332:118]
+              _part_1_WIRE_1[2] <= _part_1_T_28 @[cache.scala 332:118]
+              _part_1_WIRE_1[3] <= _part_1_T_29 @[cache.scala 332:118]
+              _part_1_WIRE_1[4] <= _part_1_T_30 @[cache.scala 332:118]
+              _part_1_WIRE_1[5] <= _part_1_T_31 @[cache.scala 332:118]
+              _part_1_WIRE_1[6] <= _part_1_T_32 @[cache.scala 332:118]
+              _part_1_WIRE_1[7] <= _part_1_T_33 @[cache.scala 332:118]
+              _part_1_WIRE_1[8] <= _part_1_T_34 @[cache.scala 332:118]
+              _part_1_WIRE_1[9] <= _part_1_T_35 @[cache.scala 332:118]
+              _part_1_WIRE_1[10] <= _part_1_T_36 @[cache.scala 332:118]
+              _part_1_WIRE_1[11] <= _part_1_T_37 @[cache.scala 332:118]
+              _part_1_WIRE_1[12] <= _part_1_T_38 @[cache.scala 332:118]
+              _part_1_WIRE_1[13] <= _part_1_T_39 @[cache.scala 332:118]
+              _part_1_WIRE_1[14] <= _part_1_T_40 @[cache.scala 332:118]
+              _part_1_WIRE_1[15] <= _part_1_T_41 @[cache.scala 332:118]
+              node _part_1_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_43 = bits(_part_1_WIRE_1[_part_1_T_42], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_44 = shl(_part_1_T_43, 8) @[cache.scala 332:267]
+              node _part_1_T_45 = mux(_part_1_T_23, _part_1_T_25, _part_1_T_44) @[cache.scala 331:79]
+              part_1[1] <= _part_1_T_45 @[cache.scala 331:73]
+              node _part_2_T_23 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_24 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_25 = shl(_part_2_T_24, 16) @[cache.scala 331:136]
+              node _part_2_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_1[0] <= _part_2_T_26 @[cache.scala 332:118]
+              _part_2_WIRE_1[1] <= _part_2_T_27 @[cache.scala 332:118]
+              _part_2_WIRE_1[2] <= _part_2_T_28 @[cache.scala 332:118]
+              _part_2_WIRE_1[3] <= _part_2_T_29 @[cache.scala 332:118]
+              _part_2_WIRE_1[4] <= _part_2_T_30 @[cache.scala 332:118]
+              _part_2_WIRE_1[5] <= _part_2_T_31 @[cache.scala 332:118]
+              _part_2_WIRE_1[6] <= _part_2_T_32 @[cache.scala 332:118]
+              _part_2_WIRE_1[7] <= _part_2_T_33 @[cache.scala 332:118]
+              _part_2_WIRE_1[8] <= _part_2_T_34 @[cache.scala 332:118]
+              _part_2_WIRE_1[9] <= _part_2_T_35 @[cache.scala 332:118]
+              _part_2_WIRE_1[10] <= _part_2_T_36 @[cache.scala 332:118]
+              _part_2_WIRE_1[11] <= _part_2_T_37 @[cache.scala 332:118]
+              _part_2_WIRE_1[12] <= _part_2_T_38 @[cache.scala 332:118]
+              _part_2_WIRE_1[13] <= _part_2_T_39 @[cache.scala 332:118]
+              _part_2_WIRE_1[14] <= _part_2_T_40 @[cache.scala 332:118]
+              _part_2_WIRE_1[15] <= _part_2_T_41 @[cache.scala 332:118]
+              node _part_2_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_43 = bits(_part_2_WIRE_1[_part_2_T_42], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_44 = shl(_part_2_T_43, 16) @[cache.scala 332:267]
+              node _part_2_T_45 = mux(_part_2_T_23, _part_2_T_25, _part_2_T_44) @[cache.scala 331:79]
+              part_1[2] <= _part_2_T_45 @[cache.scala 331:73]
+              node _part_3_T_23 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_24 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_25 = shl(_part_3_T_24, 24) @[cache.scala 331:136]
+              node _part_3_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_1[0] <= _part_3_T_26 @[cache.scala 332:118]
+              _part_3_WIRE_1[1] <= _part_3_T_27 @[cache.scala 332:118]
+              _part_3_WIRE_1[2] <= _part_3_T_28 @[cache.scala 332:118]
+              _part_3_WIRE_1[3] <= _part_3_T_29 @[cache.scala 332:118]
+              _part_3_WIRE_1[4] <= _part_3_T_30 @[cache.scala 332:118]
+              _part_3_WIRE_1[5] <= _part_3_T_31 @[cache.scala 332:118]
+              _part_3_WIRE_1[6] <= _part_3_T_32 @[cache.scala 332:118]
+              _part_3_WIRE_1[7] <= _part_3_T_33 @[cache.scala 332:118]
+              _part_3_WIRE_1[8] <= _part_3_T_34 @[cache.scala 332:118]
+              _part_3_WIRE_1[9] <= _part_3_T_35 @[cache.scala 332:118]
+              _part_3_WIRE_1[10] <= _part_3_T_36 @[cache.scala 332:118]
+              _part_3_WIRE_1[11] <= _part_3_T_37 @[cache.scala 332:118]
+              _part_3_WIRE_1[12] <= _part_3_T_38 @[cache.scala 332:118]
+              _part_3_WIRE_1[13] <= _part_3_T_39 @[cache.scala 332:118]
+              _part_3_WIRE_1[14] <= _part_3_T_40 @[cache.scala 332:118]
+              _part_3_WIRE_1[15] <= _part_3_T_41 @[cache.scala 332:118]
+              node _part_3_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_43 = bits(_part_3_WIRE_1[_part_3_T_42], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_44 = shl(_part_3_T_43, 24) @[cache.scala 332:267]
+              node _part_3_T_45 = mux(_part_3_T_23, _part_3_T_25, _part_3_T_44) @[cache.scala 331:79]
+              part_1[3] <= _part_3_T_45 @[cache.scala 331:73]
+              node _part_4_T_23 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_24 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_25 = shl(_part_4_T_24, 32) @[cache.scala 331:136]
+              node _part_4_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_1[0] <= _part_4_T_26 @[cache.scala 332:118]
+              _part_4_WIRE_1[1] <= _part_4_T_27 @[cache.scala 332:118]
+              _part_4_WIRE_1[2] <= _part_4_T_28 @[cache.scala 332:118]
+              _part_4_WIRE_1[3] <= _part_4_T_29 @[cache.scala 332:118]
+              _part_4_WIRE_1[4] <= _part_4_T_30 @[cache.scala 332:118]
+              _part_4_WIRE_1[5] <= _part_4_T_31 @[cache.scala 332:118]
+              _part_4_WIRE_1[6] <= _part_4_T_32 @[cache.scala 332:118]
+              _part_4_WIRE_1[7] <= _part_4_T_33 @[cache.scala 332:118]
+              _part_4_WIRE_1[8] <= _part_4_T_34 @[cache.scala 332:118]
+              _part_4_WIRE_1[9] <= _part_4_T_35 @[cache.scala 332:118]
+              _part_4_WIRE_1[10] <= _part_4_T_36 @[cache.scala 332:118]
+              _part_4_WIRE_1[11] <= _part_4_T_37 @[cache.scala 332:118]
+              _part_4_WIRE_1[12] <= _part_4_T_38 @[cache.scala 332:118]
+              _part_4_WIRE_1[13] <= _part_4_T_39 @[cache.scala 332:118]
+              _part_4_WIRE_1[14] <= _part_4_T_40 @[cache.scala 332:118]
+              _part_4_WIRE_1[15] <= _part_4_T_41 @[cache.scala 332:118]
+              node _part_4_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_43 = bits(_part_4_WIRE_1[_part_4_T_42], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_44 = shl(_part_4_T_43, 32) @[cache.scala 332:267]
+              node _part_4_T_45 = mux(_part_4_T_23, _part_4_T_25, _part_4_T_44) @[cache.scala 331:79]
+              part_1[4] <= _part_4_T_45 @[cache.scala 331:73]
+              node _part_5_T_23 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_24 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_25 = shl(_part_5_T_24, 40) @[cache.scala 331:136]
+              node _part_5_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_1[0] <= _part_5_T_26 @[cache.scala 332:118]
+              _part_5_WIRE_1[1] <= _part_5_T_27 @[cache.scala 332:118]
+              _part_5_WIRE_1[2] <= _part_5_T_28 @[cache.scala 332:118]
+              _part_5_WIRE_1[3] <= _part_5_T_29 @[cache.scala 332:118]
+              _part_5_WIRE_1[4] <= _part_5_T_30 @[cache.scala 332:118]
+              _part_5_WIRE_1[5] <= _part_5_T_31 @[cache.scala 332:118]
+              _part_5_WIRE_1[6] <= _part_5_T_32 @[cache.scala 332:118]
+              _part_5_WIRE_1[7] <= _part_5_T_33 @[cache.scala 332:118]
+              _part_5_WIRE_1[8] <= _part_5_T_34 @[cache.scala 332:118]
+              _part_5_WIRE_1[9] <= _part_5_T_35 @[cache.scala 332:118]
+              _part_5_WIRE_1[10] <= _part_5_T_36 @[cache.scala 332:118]
+              _part_5_WIRE_1[11] <= _part_5_T_37 @[cache.scala 332:118]
+              _part_5_WIRE_1[12] <= _part_5_T_38 @[cache.scala 332:118]
+              _part_5_WIRE_1[13] <= _part_5_T_39 @[cache.scala 332:118]
+              _part_5_WIRE_1[14] <= _part_5_T_40 @[cache.scala 332:118]
+              _part_5_WIRE_1[15] <= _part_5_T_41 @[cache.scala 332:118]
+              node _part_5_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_43 = bits(_part_5_WIRE_1[_part_5_T_42], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_44 = shl(_part_5_T_43, 40) @[cache.scala 332:267]
+              node _part_5_T_45 = mux(_part_5_T_23, _part_5_T_25, _part_5_T_44) @[cache.scala 331:79]
+              part_1[5] <= _part_5_T_45 @[cache.scala 331:73]
+              node _part_6_T_23 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_24 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_25 = shl(_part_6_T_24, 48) @[cache.scala 331:136]
+              node _part_6_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_1[0] <= _part_6_T_26 @[cache.scala 332:118]
+              _part_6_WIRE_1[1] <= _part_6_T_27 @[cache.scala 332:118]
+              _part_6_WIRE_1[2] <= _part_6_T_28 @[cache.scala 332:118]
+              _part_6_WIRE_1[3] <= _part_6_T_29 @[cache.scala 332:118]
+              _part_6_WIRE_1[4] <= _part_6_T_30 @[cache.scala 332:118]
+              _part_6_WIRE_1[5] <= _part_6_T_31 @[cache.scala 332:118]
+              _part_6_WIRE_1[6] <= _part_6_T_32 @[cache.scala 332:118]
+              _part_6_WIRE_1[7] <= _part_6_T_33 @[cache.scala 332:118]
+              _part_6_WIRE_1[8] <= _part_6_T_34 @[cache.scala 332:118]
+              _part_6_WIRE_1[9] <= _part_6_T_35 @[cache.scala 332:118]
+              _part_6_WIRE_1[10] <= _part_6_T_36 @[cache.scala 332:118]
+              _part_6_WIRE_1[11] <= _part_6_T_37 @[cache.scala 332:118]
+              _part_6_WIRE_1[12] <= _part_6_T_38 @[cache.scala 332:118]
+              _part_6_WIRE_1[13] <= _part_6_T_39 @[cache.scala 332:118]
+              _part_6_WIRE_1[14] <= _part_6_T_40 @[cache.scala 332:118]
+              _part_6_WIRE_1[15] <= _part_6_T_41 @[cache.scala 332:118]
+              node _part_6_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_43 = bits(_part_6_WIRE_1[_part_6_T_42], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_44 = shl(_part_6_T_43, 48) @[cache.scala 332:267]
+              node _part_6_T_45 = mux(_part_6_T_23, _part_6_T_25, _part_6_T_44) @[cache.scala 331:79]
+              part_1[6] <= _part_6_T_45 @[cache.scala 331:73]
+              node _part_7_T_23 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_24 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_25 = shl(_part_7_T_24, 56) @[cache.scala 331:136]
+              node _part_7_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_1[0] <= _part_7_T_26 @[cache.scala 332:118]
+              _part_7_WIRE_1[1] <= _part_7_T_27 @[cache.scala 332:118]
+              _part_7_WIRE_1[2] <= _part_7_T_28 @[cache.scala 332:118]
+              _part_7_WIRE_1[3] <= _part_7_T_29 @[cache.scala 332:118]
+              _part_7_WIRE_1[4] <= _part_7_T_30 @[cache.scala 332:118]
+              _part_7_WIRE_1[5] <= _part_7_T_31 @[cache.scala 332:118]
+              _part_7_WIRE_1[6] <= _part_7_T_32 @[cache.scala 332:118]
+              _part_7_WIRE_1[7] <= _part_7_T_33 @[cache.scala 332:118]
+              _part_7_WIRE_1[8] <= _part_7_T_34 @[cache.scala 332:118]
+              _part_7_WIRE_1[9] <= _part_7_T_35 @[cache.scala 332:118]
+              _part_7_WIRE_1[10] <= _part_7_T_36 @[cache.scala 332:118]
+              _part_7_WIRE_1[11] <= _part_7_T_37 @[cache.scala 332:118]
+              _part_7_WIRE_1[12] <= _part_7_T_38 @[cache.scala 332:118]
+              _part_7_WIRE_1[13] <= _part_7_T_39 @[cache.scala 332:118]
+              _part_7_WIRE_1[14] <= _part_7_T_40 @[cache.scala 332:118]
+              _part_7_WIRE_1[15] <= _part_7_T_41 @[cache.scala 332:118]
+              node _part_7_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_43 = bits(_part_7_WIRE_1[_part_7_T_42], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_44 = shl(_part_7_T_43, 56) @[cache.scala 332:267]
+              node _part_7_T_45 = mux(_part_7_T_23, _part_7_T_25, _part_7_T_44) @[cache.scala 331:79]
+              part_1[7] <= _part_7_T_45 @[cache.scala 331:73]
+              node _result_T_6 = or(part_1[0], part_1[1]) @[cache.scala 339:83]
+              node _result_T_7 = or(_result_T_6, part_1[2]) @[cache.scala 339:83]
+              node _result_T_8 = or(_result_T_7, part_1[3]) @[cache.scala 339:83]
+              node _result_T_9 = or(_result_T_8, part_1[4]) @[cache.scala 339:83]
+              node _result_T_10 = or(_result_T_9, part_1[5]) @[cache.scala 339:83]
+              node _result_T_11 = or(_result_T_10, part_1[6]) @[cache.scala 339:83]
+              node result_1 = or(_result_T_11, part_1[7]) @[cache.scala 339:83]
+              node _cache_data_T_16 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_17 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_18 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_19 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_20 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_21 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_22 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_23 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_24 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_25 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_26 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_27 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_28 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_29 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_30 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_31 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_1 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_1[0] <= _cache_data_T_16 @[cache.scala 340:94]
+              cache_data_1[1] <= _cache_data_T_17 @[cache.scala 340:94]
+              cache_data_1[2] <= _cache_data_T_18 @[cache.scala 340:94]
+              cache_data_1[3] <= _cache_data_T_19 @[cache.scala 340:94]
+              cache_data_1[4] <= _cache_data_T_20 @[cache.scala 340:94]
+              cache_data_1[5] <= _cache_data_T_21 @[cache.scala 340:94]
+              cache_data_1[6] <= _cache_data_T_22 @[cache.scala 340:94]
+              cache_data_1[7] <= _cache_data_T_23 @[cache.scala 340:94]
+              cache_data_1[8] <= _cache_data_T_24 @[cache.scala 340:94]
+              cache_data_1[9] <= _cache_data_T_25 @[cache.scala 340:94]
+              cache_data_1[10] <= _cache_data_T_26 @[cache.scala 340:94]
+              cache_data_1[11] <= _cache_data_T_27 @[cache.scala 340:94]
+              cache_data_1[12] <= _cache_data_T_28 @[cache.scala 340:94]
+              cache_data_1[13] <= _cache_data_T_29 @[cache.scala 340:94]
+              cache_data_1[14] <= _cache_data_T_30 @[cache.scala 340:94]
+              cache_data_1[15] <= _cache_data_T_31 @[cache.scala 340:94]
+              node _T_12 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_1[_T_12] <= result_1 @[cache.scala 341:131]
+              node data_mem_1_io_data_write_data_lo_lo_lo = cat(cache_data_1[1], cache_data_1[0]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_lo_hi = cat(cache_data_1[3], cache_data_1[2]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_lo = cat(data_mem_1_io_data_write_data_lo_lo_hi, data_mem_1_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi_lo = cat(cache_data_1[5], cache_data_1[4]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi_hi = cat(cache_data_1[7], cache_data_1[6]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi = cat(data_mem_1_io_data_write_data_lo_hi_hi, data_mem_1_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo = cat(data_mem_1_io_data_write_data_lo_hi, data_mem_1_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo_lo = cat(cache_data_1[9], cache_data_1[8]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo_hi = cat(cache_data_1[11], cache_data_1[10]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo = cat(data_mem_1_io_data_write_data_hi_lo_hi, data_mem_1_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi_lo = cat(cache_data_1[13], cache_data_1[12]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi_hi = cat(cache_data_1[15], cache_data_1[14]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi = cat(data_mem_1_io_data_write_data_hi_hi_hi, data_mem_1_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi = cat(data_mem_1_io_data_write_data_hi_hi, data_mem_1_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_1_io_data_write_data_T = cat(data_mem_1_io_data_write_data_hi, data_mem_1_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_2 : @[cache.scala 319:66]
+              data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_2.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 325:85]
+              wire part_2 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_46 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_47 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_48 = shl(_part_0_T_47, 0) @[cache.scala 331:136]
+              node _part_0_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_2[0] <= _part_0_T_49 @[cache.scala 332:118]
+              _part_0_WIRE_2[1] <= _part_0_T_50 @[cache.scala 332:118]
+              _part_0_WIRE_2[2] <= _part_0_T_51 @[cache.scala 332:118]
+              _part_0_WIRE_2[3] <= _part_0_T_52 @[cache.scala 332:118]
+              _part_0_WIRE_2[4] <= _part_0_T_53 @[cache.scala 332:118]
+              _part_0_WIRE_2[5] <= _part_0_T_54 @[cache.scala 332:118]
+              _part_0_WIRE_2[6] <= _part_0_T_55 @[cache.scala 332:118]
+              _part_0_WIRE_2[7] <= _part_0_T_56 @[cache.scala 332:118]
+              _part_0_WIRE_2[8] <= _part_0_T_57 @[cache.scala 332:118]
+              _part_0_WIRE_2[9] <= _part_0_T_58 @[cache.scala 332:118]
+              _part_0_WIRE_2[10] <= _part_0_T_59 @[cache.scala 332:118]
+              _part_0_WIRE_2[11] <= _part_0_T_60 @[cache.scala 332:118]
+              _part_0_WIRE_2[12] <= _part_0_T_61 @[cache.scala 332:118]
+              _part_0_WIRE_2[13] <= _part_0_T_62 @[cache.scala 332:118]
+              _part_0_WIRE_2[14] <= _part_0_T_63 @[cache.scala 332:118]
+              _part_0_WIRE_2[15] <= _part_0_T_64 @[cache.scala 332:118]
+              node _part_0_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_66 = bits(_part_0_WIRE_2[_part_0_T_65], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_67 = shl(_part_0_T_66, 0) @[cache.scala 332:267]
+              node _part_0_T_68 = mux(_part_0_T_46, _part_0_T_48, _part_0_T_67) @[cache.scala 331:79]
+              part_2[0] <= _part_0_T_68 @[cache.scala 331:73]
+              node _part_1_T_46 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_47 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_48 = shl(_part_1_T_47, 8) @[cache.scala 331:136]
+              node _part_1_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_2[0] <= _part_1_T_49 @[cache.scala 332:118]
+              _part_1_WIRE_2[1] <= _part_1_T_50 @[cache.scala 332:118]
+              _part_1_WIRE_2[2] <= _part_1_T_51 @[cache.scala 332:118]
+              _part_1_WIRE_2[3] <= _part_1_T_52 @[cache.scala 332:118]
+              _part_1_WIRE_2[4] <= _part_1_T_53 @[cache.scala 332:118]
+              _part_1_WIRE_2[5] <= _part_1_T_54 @[cache.scala 332:118]
+              _part_1_WIRE_2[6] <= _part_1_T_55 @[cache.scala 332:118]
+              _part_1_WIRE_2[7] <= _part_1_T_56 @[cache.scala 332:118]
+              _part_1_WIRE_2[8] <= _part_1_T_57 @[cache.scala 332:118]
+              _part_1_WIRE_2[9] <= _part_1_T_58 @[cache.scala 332:118]
+              _part_1_WIRE_2[10] <= _part_1_T_59 @[cache.scala 332:118]
+              _part_1_WIRE_2[11] <= _part_1_T_60 @[cache.scala 332:118]
+              _part_1_WIRE_2[12] <= _part_1_T_61 @[cache.scala 332:118]
+              _part_1_WIRE_2[13] <= _part_1_T_62 @[cache.scala 332:118]
+              _part_1_WIRE_2[14] <= _part_1_T_63 @[cache.scala 332:118]
+              _part_1_WIRE_2[15] <= _part_1_T_64 @[cache.scala 332:118]
+              node _part_1_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_66 = bits(_part_1_WIRE_2[_part_1_T_65], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_67 = shl(_part_1_T_66, 8) @[cache.scala 332:267]
+              node _part_1_T_68 = mux(_part_1_T_46, _part_1_T_48, _part_1_T_67) @[cache.scala 331:79]
+              part_2[1] <= _part_1_T_68 @[cache.scala 331:73]
+              node _part_2_T_46 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_47 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_48 = shl(_part_2_T_47, 16) @[cache.scala 331:136]
+              node _part_2_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_2[0] <= _part_2_T_49 @[cache.scala 332:118]
+              _part_2_WIRE_2[1] <= _part_2_T_50 @[cache.scala 332:118]
+              _part_2_WIRE_2[2] <= _part_2_T_51 @[cache.scala 332:118]
+              _part_2_WIRE_2[3] <= _part_2_T_52 @[cache.scala 332:118]
+              _part_2_WIRE_2[4] <= _part_2_T_53 @[cache.scala 332:118]
+              _part_2_WIRE_2[5] <= _part_2_T_54 @[cache.scala 332:118]
+              _part_2_WIRE_2[6] <= _part_2_T_55 @[cache.scala 332:118]
+              _part_2_WIRE_2[7] <= _part_2_T_56 @[cache.scala 332:118]
+              _part_2_WIRE_2[8] <= _part_2_T_57 @[cache.scala 332:118]
+              _part_2_WIRE_2[9] <= _part_2_T_58 @[cache.scala 332:118]
+              _part_2_WIRE_2[10] <= _part_2_T_59 @[cache.scala 332:118]
+              _part_2_WIRE_2[11] <= _part_2_T_60 @[cache.scala 332:118]
+              _part_2_WIRE_2[12] <= _part_2_T_61 @[cache.scala 332:118]
+              _part_2_WIRE_2[13] <= _part_2_T_62 @[cache.scala 332:118]
+              _part_2_WIRE_2[14] <= _part_2_T_63 @[cache.scala 332:118]
+              _part_2_WIRE_2[15] <= _part_2_T_64 @[cache.scala 332:118]
+              node _part_2_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_66 = bits(_part_2_WIRE_2[_part_2_T_65], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_67 = shl(_part_2_T_66, 16) @[cache.scala 332:267]
+              node _part_2_T_68 = mux(_part_2_T_46, _part_2_T_48, _part_2_T_67) @[cache.scala 331:79]
+              part_2[2] <= _part_2_T_68 @[cache.scala 331:73]
+              node _part_3_T_46 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_47 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_48 = shl(_part_3_T_47, 24) @[cache.scala 331:136]
+              node _part_3_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_2[0] <= _part_3_T_49 @[cache.scala 332:118]
+              _part_3_WIRE_2[1] <= _part_3_T_50 @[cache.scala 332:118]
+              _part_3_WIRE_2[2] <= _part_3_T_51 @[cache.scala 332:118]
+              _part_3_WIRE_2[3] <= _part_3_T_52 @[cache.scala 332:118]
+              _part_3_WIRE_2[4] <= _part_3_T_53 @[cache.scala 332:118]
+              _part_3_WIRE_2[5] <= _part_3_T_54 @[cache.scala 332:118]
+              _part_3_WIRE_2[6] <= _part_3_T_55 @[cache.scala 332:118]
+              _part_3_WIRE_2[7] <= _part_3_T_56 @[cache.scala 332:118]
+              _part_3_WIRE_2[8] <= _part_3_T_57 @[cache.scala 332:118]
+              _part_3_WIRE_2[9] <= _part_3_T_58 @[cache.scala 332:118]
+              _part_3_WIRE_2[10] <= _part_3_T_59 @[cache.scala 332:118]
+              _part_3_WIRE_2[11] <= _part_3_T_60 @[cache.scala 332:118]
+              _part_3_WIRE_2[12] <= _part_3_T_61 @[cache.scala 332:118]
+              _part_3_WIRE_2[13] <= _part_3_T_62 @[cache.scala 332:118]
+              _part_3_WIRE_2[14] <= _part_3_T_63 @[cache.scala 332:118]
+              _part_3_WIRE_2[15] <= _part_3_T_64 @[cache.scala 332:118]
+              node _part_3_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_66 = bits(_part_3_WIRE_2[_part_3_T_65], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_67 = shl(_part_3_T_66, 24) @[cache.scala 332:267]
+              node _part_3_T_68 = mux(_part_3_T_46, _part_3_T_48, _part_3_T_67) @[cache.scala 331:79]
+              part_2[3] <= _part_3_T_68 @[cache.scala 331:73]
+              node _part_4_T_46 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_47 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_48 = shl(_part_4_T_47, 32) @[cache.scala 331:136]
+              node _part_4_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_2[0] <= _part_4_T_49 @[cache.scala 332:118]
+              _part_4_WIRE_2[1] <= _part_4_T_50 @[cache.scala 332:118]
+              _part_4_WIRE_2[2] <= _part_4_T_51 @[cache.scala 332:118]
+              _part_4_WIRE_2[3] <= _part_4_T_52 @[cache.scala 332:118]
+              _part_4_WIRE_2[4] <= _part_4_T_53 @[cache.scala 332:118]
+              _part_4_WIRE_2[5] <= _part_4_T_54 @[cache.scala 332:118]
+              _part_4_WIRE_2[6] <= _part_4_T_55 @[cache.scala 332:118]
+              _part_4_WIRE_2[7] <= _part_4_T_56 @[cache.scala 332:118]
+              _part_4_WIRE_2[8] <= _part_4_T_57 @[cache.scala 332:118]
+              _part_4_WIRE_2[9] <= _part_4_T_58 @[cache.scala 332:118]
+              _part_4_WIRE_2[10] <= _part_4_T_59 @[cache.scala 332:118]
+              _part_4_WIRE_2[11] <= _part_4_T_60 @[cache.scala 332:118]
+              _part_4_WIRE_2[12] <= _part_4_T_61 @[cache.scala 332:118]
+              _part_4_WIRE_2[13] <= _part_4_T_62 @[cache.scala 332:118]
+              _part_4_WIRE_2[14] <= _part_4_T_63 @[cache.scala 332:118]
+              _part_4_WIRE_2[15] <= _part_4_T_64 @[cache.scala 332:118]
+              node _part_4_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_66 = bits(_part_4_WIRE_2[_part_4_T_65], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_67 = shl(_part_4_T_66, 32) @[cache.scala 332:267]
+              node _part_4_T_68 = mux(_part_4_T_46, _part_4_T_48, _part_4_T_67) @[cache.scala 331:79]
+              part_2[4] <= _part_4_T_68 @[cache.scala 331:73]
+              node _part_5_T_46 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_47 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_48 = shl(_part_5_T_47, 40) @[cache.scala 331:136]
+              node _part_5_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_2[0] <= _part_5_T_49 @[cache.scala 332:118]
+              _part_5_WIRE_2[1] <= _part_5_T_50 @[cache.scala 332:118]
+              _part_5_WIRE_2[2] <= _part_5_T_51 @[cache.scala 332:118]
+              _part_5_WIRE_2[3] <= _part_5_T_52 @[cache.scala 332:118]
+              _part_5_WIRE_2[4] <= _part_5_T_53 @[cache.scala 332:118]
+              _part_5_WIRE_2[5] <= _part_5_T_54 @[cache.scala 332:118]
+              _part_5_WIRE_2[6] <= _part_5_T_55 @[cache.scala 332:118]
+              _part_5_WIRE_2[7] <= _part_5_T_56 @[cache.scala 332:118]
+              _part_5_WIRE_2[8] <= _part_5_T_57 @[cache.scala 332:118]
+              _part_5_WIRE_2[9] <= _part_5_T_58 @[cache.scala 332:118]
+              _part_5_WIRE_2[10] <= _part_5_T_59 @[cache.scala 332:118]
+              _part_5_WIRE_2[11] <= _part_5_T_60 @[cache.scala 332:118]
+              _part_5_WIRE_2[12] <= _part_5_T_61 @[cache.scala 332:118]
+              _part_5_WIRE_2[13] <= _part_5_T_62 @[cache.scala 332:118]
+              _part_5_WIRE_2[14] <= _part_5_T_63 @[cache.scala 332:118]
+              _part_5_WIRE_2[15] <= _part_5_T_64 @[cache.scala 332:118]
+              node _part_5_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_66 = bits(_part_5_WIRE_2[_part_5_T_65], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_67 = shl(_part_5_T_66, 40) @[cache.scala 332:267]
+              node _part_5_T_68 = mux(_part_5_T_46, _part_5_T_48, _part_5_T_67) @[cache.scala 331:79]
+              part_2[5] <= _part_5_T_68 @[cache.scala 331:73]
+              node _part_6_T_46 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_47 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_48 = shl(_part_6_T_47, 48) @[cache.scala 331:136]
+              node _part_6_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_2[0] <= _part_6_T_49 @[cache.scala 332:118]
+              _part_6_WIRE_2[1] <= _part_6_T_50 @[cache.scala 332:118]
+              _part_6_WIRE_2[2] <= _part_6_T_51 @[cache.scala 332:118]
+              _part_6_WIRE_2[3] <= _part_6_T_52 @[cache.scala 332:118]
+              _part_6_WIRE_2[4] <= _part_6_T_53 @[cache.scala 332:118]
+              _part_6_WIRE_2[5] <= _part_6_T_54 @[cache.scala 332:118]
+              _part_6_WIRE_2[6] <= _part_6_T_55 @[cache.scala 332:118]
+              _part_6_WIRE_2[7] <= _part_6_T_56 @[cache.scala 332:118]
+              _part_6_WIRE_2[8] <= _part_6_T_57 @[cache.scala 332:118]
+              _part_6_WIRE_2[9] <= _part_6_T_58 @[cache.scala 332:118]
+              _part_6_WIRE_2[10] <= _part_6_T_59 @[cache.scala 332:118]
+              _part_6_WIRE_2[11] <= _part_6_T_60 @[cache.scala 332:118]
+              _part_6_WIRE_2[12] <= _part_6_T_61 @[cache.scala 332:118]
+              _part_6_WIRE_2[13] <= _part_6_T_62 @[cache.scala 332:118]
+              _part_6_WIRE_2[14] <= _part_6_T_63 @[cache.scala 332:118]
+              _part_6_WIRE_2[15] <= _part_6_T_64 @[cache.scala 332:118]
+              node _part_6_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_66 = bits(_part_6_WIRE_2[_part_6_T_65], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_67 = shl(_part_6_T_66, 48) @[cache.scala 332:267]
+              node _part_6_T_68 = mux(_part_6_T_46, _part_6_T_48, _part_6_T_67) @[cache.scala 331:79]
+              part_2[6] <= _part_6_T_68 @[cache.scala 331:73]
+              node _part_7_T_46 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_47 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_48 = shl(_part_7_T_47, 56) @[cache.scala 331:136]
+              node _part_7_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_2[0] <= _part_7_T_49 @[cache.scala 332:118]
+              _part_7_WIRE_2[1] <= _part_7_T_50 @[cache.scala 332:118]
+              _part_7_WIRE_2[2] <= _part_7_T_51 @[cache.scala 332:118]
+              _part_7_WIRE_2[3] <= _part_7_T_52 @[cache.scala 332:118]
+              _part_7_WIRE_2[4] <= _part_7_T_53 @[cache.scala 332:118]
+              _part_7_WIRE_2[5] <= _part_7_T_54 @[cache.scala 332:118]
+              _part_7_WIRE_2[6] <= _part_7_T_55 @[cache.scala 332:118]
+              _part_7_WIRE_2[7] <= _part_7_T_56 @[cache.scala 332:118]
+              _part_7_WIRE_2[8] <= _part_7_T_57 @[cache.scala 332:118]
+              _part_7_WIRE_2[9] <= _part_7_T_58 @[cache.scala 332:118]
+              _part_7_WIRE_2[10] <= _part_7_T_59 @[cache.scala 332:118]
+              _part_7_WIRE_2[11] <= _part_7_T_60 @[cache.scala 332:118]
+              _part_7_WIRE_2[12] <= _part_7_T_61 @[cache.scala 332:118]
+              _part_7_WIRE_2[13] <= _part_7_T_62 @[cache.scala 332:118]
+              _part_7_WIRE_2[14] <= _part_7_T_63 @[cache.scala 332:118]
+              _part_7_WIRE_2[15] <= _part_7_T_64 @[cache.scala 332:118]
+              node _part_7_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_66 = bits(_part_7_WIRE_2[_part_7_T_65], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_67 = shl(_part_7_T_66, 56) @[cache.scala 332:267]
+              node _part_7_T_68 = mux(_part_7_T_46, _part_7_T_48, _part_7_T_67) @[cache.scala 331:79]
+              part_2[7] <= _part_7_T_68 @[cache.scala 331:73]
+              node _result_T_12 = or(part_2[0], part_2[1]) @[cache.scala 339:83]
+              node _result_T_13 = or(_result_T_12, part_2[2]) @[cache.scala 339:83]
+              node _result_T_14 = or(_result_T_13, part_2[3]) @[cache.scala 339:83]
+              node _result_T_15 = or(_result_T_14, part_2[4]) @[cache.scala 339:83]
+              node _result_T_16 = or(_result_T_15, part_2[5]) @[cache.scala 339:83]
+              node _result_T_17 = or(_result_T_16, part_2[6]) @[cache.scala 339:83]
+              node result_2 = or(_result_T_17, part_2[7]) @[cache.scala 339:83]
+              node _cache_data_T_32 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_33 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_34 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_35 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_36 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_37 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_38 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_39 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_40 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_41 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_42 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_43 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_44 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_45 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_46 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_47 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_2 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_2[0] <= _cache_data_T_32 @[cache.scala 340:94]
+              cache_data_2[1] <= _cache_data_T_33 @[cache.scala 340:94]
+              cache_data_2[2] <= _cache_data_T_34 @[cache.scala 340:94]
+              cache_data_2[3] <= _cache_data_T_35 @[cache.scala 340:94]
+              cache_data_2[4] <= _cache_data_T_36 @[cache.scala 340:94]
+              cache_data_2[5] <= _cache_data_T_37 @[cache.scala 340:94]
+              cache_data_2[6] <= _cache_data_T_38 @[cache.scala 340:94]
+              cache_data_2[7] <= _cache_data_T_39 @[cache.scala 340:94]
+              cache_data_2[8] <= _cache_data_T_40 @[cache.scala 340:94]
+              cache_data_2[9] <= _cache_data_T_41 @[cache.scala 340:94]
+              cache_data_2[10] <= _cache_data_T_42 @[cache.scala 340:94]
+              cache_data_2[11] <= _cache_data_T_43 @[cache.scala 340:94]
+              cache_data_2[12] <= _cache_data_T_44 @[cache.scala 340:94]
+              cache_data_2[13] <= _cache_data_T_45 @[cache.scala 340:94]
+              cache_data_2[14] <= _cache_data_T_46 @[cache.scala 340:94]
+              cache_data_2[15] <= _cache_data_T_47 @[cache.scala 340:94]
+              node _T_13 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_2[_T_13] <= result_2 @[cache.scala 341:131]
+              node data_mem_2_io_data_write_data_lo_lo_lo = cat(cache_data_2[1], cache_data_2[0]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_lo_hi = cat(cache_data_2[3], cache_data_2[2]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_lo = cat(data_mem_2_io_data_write_data_lo_lo_hi, data_mem_2_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi_lo = cat(cache_data_2[5], cache_data_2[4]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi_hi = cat(cache_data_2[7], cache_data_2[6]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi = cat(data_mem_2_io_data_write_data_lo_hi_hi, data_mem_2_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo = cat(data_mem_2_io_data_write_data_lo_hi, data_mem_2_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo_lo = cat(cache_data_2[9], cache_data_2[8]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo_hi = cat(cache_data_2[11], cache_data_2[10]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo = cat(data_mem_2_io_data_write_data_hi_lo_hi, data_mem_2_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi_lo = cat(cache_data_2[13], cache_data_2[12]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi_hi = cat(cache_data_2[15], cache_data_2[14]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi = cat(data_mem_2_io_data_write_data_hi_hi_hi, data_mem_2_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi = cat(data_mem_2_io_data_write_data_hi_hi, data_mem_2_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_2_io_data_write_data_T = cat(data_mem_2_io_data_write_data_hi, data_mem_2_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_3 : @[cache.scala 319:66]
+              data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_3.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 325:85]
+              wire part_3 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_69 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_70 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_71 = shl(_part_0_T_70, 0) @[cache.scala 331:136]
+              node _part_0_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_3[0] <= _part_0_T_72 @[cache.scala 332:118]
+              _part_0_WIRE_3[1] <= _part_0_T_73 @[cache.scala 332:118]
+              _part_0_WIRE_3[2] <= _part_0_T_74 @[cache.scala 332:118]
+              _part_0_WIRE_3[3] <= _part_0_T_75 @[cache.scala 332:118]
+              _part_0_WIRE_3[4] <= _part_0_T_76 @[cache.scala 332:118]
+              _part_0_WIRE_3[5] <= _part_0_T_77 @[cache.scala 332:118]
+              _part_0_WIRE_3[6] <= _part_0_T_78 @[cache.scala 332:118]
+              _part_0_WIRE_3[7] <= _part_0_T_79 @[cache.scala 332:118]
+              _part_0_WIRE_3[8] <= _part_0_T_80 @[cache.scala 332:118]
+              _part_0_WIRE_3[9] <= _part_0_T_81 @[cache.scala 332:118]
+              _part_0_WIRE_3[10] <= _part_0_T_82 @[cache.scala 332:118]
+              _part_0_WIRE_3[11] <= _part_0_T_83 @[cache.scala 332:118]
+              _part_0_WIRE_3[12] <= _part_0_T_84 @[cache.scala 332:118]
+              _part_0_WIRE_3[13] <= _part_0_T_85 @[cache.scala 332:118]
+              _part_0_WIRE_3[14] <= _part_0_T_86 @[cache.scala 332:118]
+              _part_0_WIRE_3[15] <= _part_0_T_87 @[cache.scala 332:118]
+              node _part_0_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_89 = bits(_part_0_WIRE_3[_part_0_T_88], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_90 = shl(_part_0_T_89, 0) @[cache.scala 332:267]
+              node _part_0_T_91 = mux(_part_0_T_69, _part_0_T_71, _part_0_T_90) @[cache.scala 331:79]
+              part_3[0] <= _part_0_T_91 @[cache.scala 331:73]
+              node _part_1_T_69 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_70 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_71 = shl(_part_1_T_70, 8) @[cache.scala 331:136]
+              node _part_1_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_3[0] <= _part_1_T_72 @[cache.scala 332:118]
+              _part_1_WIRE_3[1] <= _part_1_T_73 @[cache.scala 332:118]
+              _part_1_WIRE_3[2] <= _part_1_T_74 @[cache.scala 332:118]
+              _part_1_WIRE_3[3] <= _part_1_T_75 @[cache.scala 332:118]
+              _part_1_WIRE_3[4] <= _part_1_T_76 @[cache.scala 332:118]
+              _part_1_WIRE_3[5] <= _part_1_T_77 @[cache.scala 332:118]
+              _part_1_WIRE_3[6] <= _part_1_T_78 @[cache.scala 332:118]
+              _part_1_WIRE_3[7] <= _part_1_T_79 @[cache.scala 332:118]
+              _part_1_WIRE_3[8] <= _part_1_T_80 @[cache.scala 332:118]
+              _part_1_WIRE_3[9] <= _part_1_T_81 @[cache.scala 332:118]
+              _part_1_WIRE_3[10] <= _part_1_T_82 @[cache.scala 332:118]
+              _part_1_WIRE_3[11] <= _part_1_T_83 @[cache.scala 332:118]
+              _part_1_WIRE_3[12] <= _part_1_T_84 @[cache.scala 332:118]
+              _part_1_WIRE_3[13] <= _part_1_T_85 @[cache.scala 332:118]
+              _part_1_WIRE_3[14] <= _part_1_T_86 @[cache.scala 332:118]
+              _part_1_WIRE_3[15] <= _part_1_T_87 @[cache.scala 332:118]
+              node _part_1_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_89 = bits(_part_1_WIRE_3[_part_1_T_88], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_90 = shl(_part_1_T_89, 8) @[cache.scala 332:267]
+              node _part_1_T_91 = mux(_part_1_T_69, _part_1_T_71, _part_1_T_90) @[cache.scala 331:79]
+              part_3[1] <= _part_1_T_91 @[cache.scala 331:73]
+              node _part_2_T_69 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_70 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_71 = shl(_part_2_T_70, 16) @[cache.scala 331:136]
+              node _part_2_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_3[0] <= _part_2_T_72 @[cache.scala 332:118]
+              _part_2_WIRE_3[1] <= _part_2_T_73 @[cache.scala 332:118]
+              _part_2_WIRE_3[2] <= _part_2_T_74 @[cache.scala 332:118]
+              _part_2_WIRE_3[3] <= _part_2_T_75 @[cache.scala 332:118]
+              _part_2_WIRE_3[4] <= _part_2_T_76 @[cache.scala 332:118]
+              _part_2_WIRE_3[5] <= _part_2_T_77 @[cache.scala 332:118]
+              _part_2_WIRE_3[6] <= _part_2_T_78 @[cache.scala 332:118]
+              _part_2_WIRE_3[7] <= _part_2_T_79 @[cache.scala 332:118]
+              _part_2_WIRE_3[8] <= _part_2_T_80 @[cache.scala 332:118]
+              _part_2_WIRE_3[9] <= _part_2_T_81 @[cache.scala 332:118]
+              _part_2_WIRE_3[10] <= _part_2_T_82 @[cache.scala 332:118]
+              _part_2_WIRE_3[11] <= _part_2_T_83 @[cache.scala 332:118]
+              _part_2_WIRE_3[12] <= _part_2_T_84 @[cache.scala 332:118]
+              _part_2_WIRE_3[13] <= _part_2_T_85 @[cache.scala 332:118]
+              _part_2_WIRE_3[14] <= _part_2_T_86 @[cache.scala 332:118]
+              _part_2_WIRE_3[15] <= _part_2_T_87 @[cache.scala 332:118]
+              node _part_2_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_89 = bits(_part_2_WIRE_3[_part_2_T_88], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_90 = shl(_part_2_T_89, 16) @[cache.scala 332:267]
+              node _part_2_T_91 = mux(_part_2_T_69, _part_2_T_71, _part_2_T_90) @[cache.scala 331:79]
+              part_3[2] <= _part_2_T_91 @[cache.scala 331:73]
+              node _part_3_T_69 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_70 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_71 = shl(_part_3_T_70, 24) @[cache.scala 331:136]
+              node _part_3_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_3[0] <= _part_3_T_72 @[cache.scala 332:118]
+              _part_3_WIRE_3[1] <= _part_3_T_73 @[cache.scala 332:118]
+              _part_3_WIRE_3[2] <= _part_3_T_74 @[cache.scala 332:118]
+              _part_3_WIRE_3[3] <= _part_3_T_75 @[cache.scala 332:118]
+              _part_3_WIRE_3[4] <= _part_3_T_76 @[cache.scala 332:118]
+              _part_3_WIRE_3[5] <= _part_3_T_77 @[cache.scala 332:118]
+              _part_3_WIRE_3[6] <= _part_3_T_78 @[cache.scala 332:118]
+              _part_3_WIRE_3[7] <= _part_3_T_79 @[cache.scala 332:118]
+              _part_3_WIRE_3[8] <= _part_3_T_80 @[cache.scala 332:118]
+              _part_3_WIRE_3[9] <= _part_3_T_81 @[cache.scala 332:118]
+              _part_3_WIRE_3[10] <= _part_3_T_82 @[cache.scala 332:118]
+              _part_3_WIRE_3[11] <= _part_3_T_83 @[cache.scala 332:118]
+              _part_3_WIRE_3[12] <= _part_3_T_84 @[cache.scala 332:118]
+              _part_3_WIRE_3[13] <= _part_3_T_85 @[cache.scala 332:118]
+              _part_3_WIRE_3[14] <= _part_3_T_86 @[cache.scala 332:118]
+              _part_3_WIRE_3[15] <= _part_3_T_87 @[cache.scala 332:118]
+              node _part_3_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_89 = bits(_part_3_WIRE_3[_part_3_T_88], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_90 = shl(_part_3_T_89, 24) @[cache.scala 332:267]
+              node _part_3_T_91 = mux(_part_3_T_69, _part_3_T_71, _part_3_T_90) @[cache.scala 331:79]
+              part_3[3] <= _part_3_T_91 @[cache.scala 331:73]
+              node _part_4_T_69 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_70 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_71 = shl(_part_4_T_70, 32) @[cache.scala 331:136]
+              node _part_4_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_3[0] <= _part_4_T_72 @[cache.scala 332:118]
+              _part_4_WIRE_3[1] <= _part_4_T_73 @[cache.scala 332:118]
+              _part_4_WIRE_3[2] <= _part_4_T_74 @[cache.scala 332:118]
+              _part_4_WIRE_3[3] <= _part_4_T_75 @[cache.scala 332:118]
+              _part_4_WIRE_3[4] <= _part_4_T_76 @[cache.scala 332:118]
+              _part_4_WIRE_3[5] <= _part_4_T_77 @[cache.scala 332:118]
+              _part_4_WIRE_3[6] <= _part_4_T_78 @[cache.scala 332:118]
+              _part_4_WIRE_3[7] <= _part_4_T_79 @[cache.scala 332:118]
+              _part_4_WIRE_3[8] <= _part_4_T_80 @[cache.scala 332:118]
+              _part_4_WIRE_3[9] <= _part_4_T_81 @[cache.scala 332:118]
+              _part_4_WIRE_3[10] <= _part_4_T_82 @[cache.scala 332:118]
+              _part_4_WIRE_3[11] <= _part_4_T_83 @[cache.scala 332:118]
+              _part_4_WIRE_3[12] <= _part_4_T_84 @[cache.scala 332:118]
+              _part_4_WIRE_3[13] <= _part_4_T_85 @[cache.scala 332:118]
+              _part_4_WIRE_3[14] <= _part_4_T_86 @[cache.scala 332:118]
+              _part_4_WIRE_3[15] <= _part_4_T_87 @[cache.scala 332:118]
+              node _part_4_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_89 = bits(_part_4_WIRE_3[_part_4_T_88], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_90 = shl(_part_4_T_89, 32) @[cache.scala 332:267]
+              node _part_4_T_91 = mux(_part_4_T_69, _part_4_T_71, _part_4_T_90) @[cache.scala 331:79]
+              part_3[4] <= _part_4_T_91 @[cache.scala 331:73]
+              node _part_5_T_69 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_70 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_71 = shl(_part_5_T_70, 40) @[cache.scala 331:136]
+              node _part_5_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_3[0] <= _part_5_T_72 @[cache.scala 332:118]
+              _part_5_WIRE_3[1] <= _part_5_T_73 @[cache.scala 332:118]
+              _part_5_WIRE_3[2] <= _part_5_T_74 @[cache.scala 332:118]
+              _part_5_WIRE_3[3] <= _part_5_T_75 @[cache.scala 332:118]
+              _part_5_WIRE_3[4] <= _part_5_T_76 @[cache.scala 332:118]
+              _part_5_WIRE_3[5] <= _part_5_T_77 @[cache.scala 332:118]
+              _part_5_WIRE_3[6] <= _part_5_T_78 @[cache.scala 332:118]
+              _part_5_WIRE_3[7] <= _part_5_T_79 @[cache.scala 332:118]
+              _part_5_WIRE_3[8] <= _part_5_T_80 @[cache.scala 332:118]
+              _part_5_WIRE_3[9] <= _part_5_T_81 @[cache.scala 332:118]
+              _part_5_WIRE_3[10] <= _part_5_T_82 @[cache.scala 332:118]
+              _part_5_WIRE_3[11] <= _part_5_T_83 @[cache.scala 332:118]
+              _part_5_WIRE_3[12] <= _part_5_T_84 @[cache.scala 332:118]
+              _part_5_WIRE_3[13] <= _part_5_T_85 @[cache.scala 332:118]
+              _part_5_WIRE_3[14] <= _part_5_T_86 @[cache.scala 332:118]
+              _part_5_WIRE_3[15] <= _part_5_T_87 @[cache.scala 332:118]
+              node _part_5_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_89 = bits(_part_5_WIRE_3[_part_5_T_88], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_90 = shl(_part_5_T_89, 40) @[cache.scala 332:267]
+              node _part_5_T_91 = mux(_part_5_T_69, _part_5_T_71, _part_5_T_90) @[cache.scala 331:79]
+              part_3[5] <= _part_5_T_91 @[cache.scala 331:73]
+              node _part_6_T_69 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_70 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_71 = shl(_part_6_T_70, 48) @[cache.scala 331:136]
+              node _part_6_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_3[0] <= _part_6_T_72 @[cache.scala 332:118]
+              _part_6_WIRE_3[1] <= _part_6_T_73 @[cache.scala 332:118]
+              _part_6_WIRE_3[2] <= _part_6_T_74 @[cache.scala 332:118]
+              _part_6_WIRE_3[3] <= _part_6_T_75 @[cache.scala 332:118]
+              _part_6_WIRE_3[4] <= _part_6_T_76 @[cache.scala 332:118]
+              _part_6_WIRE_3[5] <= _part_6_T_77 @[cache.scala 332:118]
+              _part_6_WIRE_3[6] <= _part_6_T_78 @[cache.scala 332:118]
+              _part_6_WIRE_3[7] <= _part_6_T_79 @[cache.scala 332:118]
+              _part_6_WIRE_3[8] <= _part_6_T_80 @[cache.scala 332:118]
+              _part_6_WIRE_3[9] <= _part_6_T_81 @[cache.scala 332:118]
+              _part_6_WIRE_3[10] <= _part_6_T_82 @[cache.scala 332:118]
+              _part_6_WIRE_3[11] <= _part_6_T_83 @[cache.scala 332:118]
+              _part_6_WIRE_3[12] <= _part_6_T_84 @[cache.scala 332:118]
+              _part_6_WIRE_3[13] <= _part_6_T_85 @[cache.scala 332:118]
+              _part_6_WIRE_3[14] <= _part_6_T_86 @[cache.scala 332:118]
+              _part_6_WIRE_3[15] <= _part_6_T_87 @[cache.scala 332:118]
+              node _part_6_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_89 = bits(_part_6_WIRE_3[_part_6_T_88], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_90 = shl(_part_6_T_89, 48) @[cache.scala 332:267]
+              node _part_6_T_91 = mux(_part_6_T_69, _part_6_T_71, _part_6_T_90) @[cache.scala 331:79]
+              part_3[6] <= _part_6_T_91 @[cache.scala 331:73]
+              node _part_7_T_69 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_70 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_71 = shl(_part_7_T_70, 56) @[cache.scala 331:136]
+              node _part_7_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_3[0] <= _part_7_T_72 @[cache.scala 332:118]
+              _part_7_WIRE_3[1] <= _part_7_T_73 @[cache.scala 332:118]
+              _part_7_WIRE_3[2] <= _part_7_T_74 @[cache.scala 332:118]
+              _part_7_WIRE_3[3] <= _part_7_T_75 @[cache.scala 332:118]
+              _part_7_WIRE_3[4] <= _part_7_T_76 @[cache.scala 332:118]
+              _part_7_WIRE_3[5] <= _part_7_T_77 @[cache.scala 332:118]
+              _part_7_WIRE_3[6] <= _part_7_T_78 @[cache.scala 332:118]
+              _part_7_WIRE_3[7] <= _part_7_T_79 @[cache.scala 332:118]
+              _part_7_WIRE_3[8] <= _part_7_T_80 @[cache.scala 332:118]
+              _part_7_WIRE_3[9] <= _part_7_T_81 @[cache.scala 332:118]
+              _part_7_WIRE_3[10] <= _part_7_T_82 @[cache.scala 332:118]
+              _part_7_WIRE_3[11] <= _part_7_T_83 @[cache.scala 332:118]
+              _part_7_WIRE_3[12] <= _part_7_T_84 @[cache.scala 332:118]
+              _part_7_WIRE_3[13] <= _part_7_T_85 @[cache.scala 332:118]
+              _part_7_WIRE_3[14] <= _part_7_T_86 @[cache.scala 332:118]
+              _part_7_WIRE_3[15] <= _part_7_T_87 @[cache.scala 332:118]
+              node _part_7_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_89 = bits(_part_7_WIRE_3[_part_7_T_88], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_90 = shl(_part_7_T_89, 56) @[cache.scala 332:267]
+              node _part_7_T_91 = mux(_part_7_T_69, _part_7_T_71, _part_7_T_90) @[cache.scala 331:79]
+              part_3[7] <= _part_7_T_91 @[cache.scala 331:73]
+              node _result_T_18 = or(part_3[0], part_3[1]) @[cache.scala 339:83]
+              node _result_T_19 = or(_result_T_18, part_3[2]) @[cache.scala 339:83]
+              node _result_T_20 = or(_result_T_19, part_3[3]) @[cache.scala 339:83]
+              node _result_T_21 = or(_result_T_20, part_3[4]) @[cache.scala 339:83]
+              node _result_T_22 = or(_result_T_21, part_3[5]) @[cache.scala 339:83]
+              node _result_T_23 = or(_result_T_22, part_3[6]) @[cache.scala 339:83]
+              node result_3 = or(_result_T_23, part_3[7]) @[cache.scala 339:83]
+              node _cache_data_T_48 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_49 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_50 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_51 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_52 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_53 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_54 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_55 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_56 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_57 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_58 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_59 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_60 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_61 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_62 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_63 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_3 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_3[0] <= _cache_data_T_48 @[cache.scala 340:94]
+              cache_data_3[1] <= _cache_data_T_49 @[cache.scala 340:94]
+              cache_data_3[2] <= _cache_data_T_50 @[cache.scala 340:94]
+              cache_data_3[3] <= _cache_data_T_51 @[cache.scala 340:94]
+              cache_data_3[4] <= _cache_data_T_52 @[cache.scala 340:94]
+              cache_data_3[5] <= _cache_data_T_53 @[cache.scala 340:94]
+              cache_data_3[6] <= _cache_data_T_54 @[cache.scala 340:94]
+              cache_data_3[7] <= _cache_data_T_55 @[cache.scala 340:94]
+              cache_data_3[8] <= _cache_data_T_56 @[cache.scala 340:94]
+              cache_data_3[9] <= _cache_data_T_57 @[cache.scala 340:94]
+              cache_data_3[10] <= _cache_data_T_58 @[cache.scala 340:94]
+              cache_data_3[11] <= _cache_data_T_59 @[cache.scala 340:94]
+              cache_data_3[12] <= _cache_data_T_60 @[cache.scala 340:94]
+              cache_data_3[13] <= _cache_data_T_61 @[cache.scala 340:94]
+              cache_data_3[14] <= _cache_data_T_62 @[cache.scala 340:94]
+              cache_data_3[15] <= _cache_data_T_63 @[cache.scala 340:94]
+              node _T_14 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_3[_T_14] <= result_3 @[cache.scala 341:131]
+              node data_mem_3_io_data_write_data_lo_lo_lo = cat(cache_data_3[1], cache_data_3[0]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_lo_hi = cat(cache_data_3[3], cache_data_3[2]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_lo = cat(data_mem_3_io_data_write_data_lo_lo_hi, data_mem_3_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi_lo = cat(cache_data_3[5], cache_data_3[4]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi_hi = cat(cache_data_3[7], cache_data_3[6]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi = cat(data_mem_3_io_data_write_data_lo_hi_hi, data_mem_3_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo = cat(data_mem_3_io_data_write_data_lo_hi, data_mem_3_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo_lo = cat(cache_data_3[9], cache_data_3[8]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo_hi = cat(cache_data_3[11], cache_data_3[10]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo = cat(data_mem_3_io_data_write_data_hi_lo_hi, data_mem_3_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi_lo = cat(cache_data_3[13], cache_data_3[12]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi_hi = cat(cache_data_3[15], cache_data_3[14]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi = cat(data_mem_3_io_data_write_data_hi_hi_hi, data_mem_3_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi = cat(data_mem_3_io_data_write_data_hi_hi, data_mem_3_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_3_io_data_write_data_T = cat(data_mem_3_io_data_write_data_hi, data_mem_3_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T @[cache.scala 342:88]
+          when cpu_request_valid : @[cache.scala 347:56]
+            next_state <= UInt<1>("h1") @[cache.scala 348:52]
+          else :
+            next_state <= UInt<1>("h0") @[cache.scala 350:52]
         else :
+          node _T_15 = asUInt(reset) @[cache.scala 356:39]
+          node _T_16 = eq(_T_15, UInt<1>("h0")) @[cache.scala 356:39]
+          when _T_16 : @[cache.scala 356:39]
+            printf(clock, UInt<1>("h1"), "unMatch\n\n\n") : printf_1 @[cache.scala 356:39]
+          node _T_17 = asUInt(reset) @[cache.scala 357:39]
+          node _T_18 = eq(_T_17, UInt<1>("h0")) @[cache.scala 357:39]
+          when _T_18 : @[cache.scala 357:39]
+            printf(clock, UInt<1>("h1"), "%x\n", cpu_request_addr_reg) : printf_2 @[cache.scala 357:39]
           wire max : UInt<2>
           max <= UInt<2>("h0")
-          node _T_25 = and(tag_mem_0.io.tag_read.valid, tag_mem_1.io.tag_read.valid) @[cache.scala 288:88]
-          node _T_26 = and(_T_25, tag_mem_2.io.tag_read.valid) @[cache.scala 288:88]
-          node _T_27 = and(_T_26, tag_mem_3.io.tag_read.valid) @[cache.scala 288:88]
-          when _T_27 : @[cache.scala 288:92]
-            node compare_1_0 = gt(tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 291:68]
-            node compare_2_3 = gt(tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 292:68]
-            node _max_01_or_23_T = mux(compare_2_3, tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 293:63]
-            node _max_01_or_23_T_1 = mux(compare_1_0, tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 293:102]
-            node max_01_or_23 = gt(_max_01_or_23_T, _max_01_or_23_T_1) @[cache.scala 293:97]
-            node _max_T = mux(max_01_or_23, compare_2_3, compare_1_0) @[cache.scala 294:69]
+          node _T_19 = and(tag_mem_0.io.tag_read.valid, tag_mem_1.io.tag_read.valid) @[cache.scala 361:88]
+          node _T_20 = and(_T_19, tag_mem_2.io.tag_read.valid) @[cache.scala 361:88]
+          node _T_21 = and(_T_20, tag_mem_3.io.tag_read.valid) @[cache.scala 361:88]
+          when _T_21 : @[cache.scala 361:92]
+            node compare_1_0 = gt(tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 364:68]
+            node compare_2_3 = gt(tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 365:68]
+            node _max_01_or_23_T = mux(compare_2_3, tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 366:63]
+            node _max_01_or_23_T_1 = mux(compare_1_0, tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 366:102]
+            node max_01_or_23 = gt(_max_01_or_23_T, _max_01_or_23_T_1) @[cache.scala 366:97]
+            node _max_T = mux(max_01_or_23, compare_2_3, compare_1_0) @[cache.scala 367:69]
             node _max_T_1 = cat(max_01_or_23, _max_T) @[Cat.scala 31:58]
-            max <= _max_T_1 @[cache.scala 294:45]
-            replace <= max @[cache.scala 295:49]
+            max <= _max_T_1 @[cache.scala 367:45]
+            replace <= max @[cache.scala 368:49]
           else :
-            node _max_T_2 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:97]
-            node _max_T_3 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:144]
-            node _max_T_4 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:191]
+            node _max_T_2 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:97]
+            node _max_T_3 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:144]
+            node _max_T_4 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:191]
             node _max_T_5 = mux(_max_T_4, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 101:16]
             node _max_T_6 = mux(_max_T_3, UInt<2>("h2"), _max_T_5) @[Mux.scala 101:16]
             node _max_T_7 = mux(_max_T_2, UInt<1>("h1"), _max_T_6) @[Mux.scala 101:16]
-            max <= _max_T_7 @[cache.scala 299:45]
-            replace <= max @[cache.scala 301:49]
-          node _T_28 = eq(UInt<1>("h0"), max) @[cache.scala 307:50]
-          when _T_28 : @[cache.scala 307:58]
-            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_0.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_1 = and(io.cpu_request.addr, _refill_addr_T) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_1 @[cache.scala 320:61]
-            node _T_29 = eq(tag_mem_0.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_30 = or(tag_mem_0.io.tag_read.valid, _T_29) @[cache.scala 321:83]
-            when _T_30 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+            max <= _max_T_7 @[cache.scala 372:45]
+            replace <= max @[cache.scala 374:49]
+          node _T_22 = eq(UInt<1>("h0"), max) @[cache.scala 380:50]
+          when _T_22 : @[cache.scala 380:58]
+            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_0.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_1 = cat(_refill_addr_T, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_1 @[cache.scala 392:61]
+            node _T_23 = eq(tag_mem_0.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_24 = eq(tag_mem_0.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_25 = or(_T_23, _T_24) @[cache.scala 393:84]
+            when _T_25 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi = cat(tag_mem_0.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T = cat(writeback_addr_hi, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_31 = eq(UInt<1>("h1"), max) @[cache.scala 307:50]
-          when _T_31 : @[cache.scala 307:58]
-            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_1.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_2 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_3 = and(io.cpu_request.addr, _refill_addr_T_2) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_3 @[cache.scala 320:61]
-            node _T_32 = eq(tag_mem_1.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_33 = or(tag_mem_1.io.tag_read.valid, _T_32) @[cache.scala 321:83]
-            when _T_33 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_26 = eq(UInt<1>("h1"), max) @[cache.scala 380:50]
+          when _T_26 : @[cache.scala 380:58]
+            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_1.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_2 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_3 = cat(_refill_addr_T_2, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_3 @[cache.scala 392:61]
+            node _T_27 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_28 = eq(tag_mem_1.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_29 = or(_T_27, _T_28) @[cache.scala 393:84]
+            when _T_29 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_1 = cat(tag_mem_1.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_1 = cat(writeback_addr_hi_1, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_1 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_34 = eq(UInt<2>("h2"), max) @[cache.scala 307:50]
-          when _T_34 : @[cache.scala 307:58]
-            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_2.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_4 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_5 = and(io.cpu_request.addr, _refill_addr_T_4) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_5 @[cache.scala 320:61]
-            node _T_35 = eq(tag_mem_2.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_36 = or(tag_mem_2.io.tag_read.valid, _T_35) @[cache.scala 321:83]
-            when _T_36 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T_1 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_30 = eq(UInt<2>("h2"), max) @[cache.scala 380:50]
+          when _T_30 : @[cache.scala 380:58]
+            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_2.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_4 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_5 = cat(_refill_addr_T_4, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_5 @[cache.scala 392:61]
+            node _T_31 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_32 = eq(tag_mem_2.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_33 = or(_T_31, _T_32) @[cache.scala 393:84]
+            when _T_33 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_2 = cat(tag_mem_2.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_2 = cat(writeback_addr_hi_2, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_2 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_37 = eq(UInt<2>("h3"), max) @[cache.scala 307:50]
-          when _T_37 : @[cache.scala 307:58]
-            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_3.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_6 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_7 = and(io.cpu_request.addr, _refill_addr_T_6) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_7 @[cache.scala 320:61]
-            node _T_38 = eq(tag_mem_3.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_39 = or(tag_mem_3.io.tag_read.valid, _T_38) @[cache.scala 321:83]
-            when _T_39 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T_2 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_34 = eq(UInt<2>("h3"), max) @[cache.scala 380:50]
+          when _T_34 : @[cache.scala 380:58]
+            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_3.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_6 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_7 = cat(_refill_addr_T_6, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_7 @[cache.scala 392:61]
+            node _T_35 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_36 = eq(tag_mem_3.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_37 = or(_T_35, _T_36) @[cache.scala 393:84]
+            when _T_37 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_3 = cat(tag_mem_3.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_3 = cat(writeback_addr_hi_3, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_3 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-        node _T_40 = eq(is_match[0], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_41 = and(_T_40, tag_mem_0.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_41 : @[cache.scala 335:85]
-          tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_0_io_tag_write_visit_T = not(tag_mem_0.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_0_io_tag_write_visit_T_1 = eq(_tag_mem_0_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_0_io_tag_write_visit_T_2 = add(tag_mem_0.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_0_io_tag_write_visit_T_3 = tail(_tag_mem_0_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_0_io_tag_write_visit_T_4 = mux(_tag_mem_0_io_tag_write_visit_T_1, tag_mem_0.io.tag_read.visit, _tag_mem_0_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_0.io.tag_write.visit <= _tag_mem_0_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 339:69]
-        node _T_42 = eq(is_match[1], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_43 = and(_T_42, tag_mem_1.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_43 : @[cache.scala 335:85]
-          tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_1_io_tag_write_visit_T = not(tag_mem_1.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_1_io_tag_write_visit_T_1 = eq(_tag_mem_1_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_1_io_tag_write_visit_T_2 = add(tag_mem_1.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_1_io_tag_write_visit_T_3 = tail(_tag_mem_1_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_1_io_tag_write_visit_T_4 = mux(_tag_mem_1_io_tag_write_visit_T_1, tag_mem_1.io.tag_read.visit, _tag_mem_1_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_1.io.tag_write.visit <= _tag_mem_1_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 339:69]
-        node _T_44 = eq(is_match[2], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_45 = and(_T_44, tag_mem_2.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_45 : @[cache.scala 335:85]
-          tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_2_io_tag_write_visit_T = not(tag_mem_2.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_2_io_tag_write_visit_T_1 = eq(_tag_mem_2_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_2_io_tag_write_visit_T_2 = add(tag_mem_2.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_2_io_tag_write_visit_T_3 = tail(_tag_mem_2_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_2_io_tag_write_visit_T_4 = mux(_tag_mem_2_io_tag_write_visit_T_1, tag_mem_2.io.tag_read.visit, _tag_mem_2_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_2.io.tag_write.visit <= _tag_mem_2_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 339:69]
-        node _T_46 = eq(is_match[3], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_47 = and(_T_46, tag_mem_3.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_47 : @[cache.scala 335:85]
-          tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_3_io_tag_write_visit_T = not(tag_mem_3.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_3_io_tag_write_visit_T_1 = eq(_tag_mem_3_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_3_io_tag_write_visit_T_2 = add(tag_mem_3.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_3_io_tag_write_visit_T_3 = tail(_tag_mem_3_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_3_io_tag_write_visit_T_4 = mux(_tag_mem_3_io_tag_write_visit_T_1, tag_mem_3.io.tag_read.visit, _tag_mem_3_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_3.io.tag_write.visit <= _tag_mem_3_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 339:69]
+              writeback_addr <= _writeback_addr_T_3 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+        node _T_38 = eq(is_match_0, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_39 = and(_T_38, tag_mem_0.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_39 : @[cache.scala 407:85]
+          tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_0_io_tag_write_visit_T = not(tag_mem_0.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_0_io_tag_write_visit_T_1 = eq(_tag_mem_0_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_0_io_tag_write_visit_T_2 = add(tag_mem_0.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_0_io_tag_write_visit_T_3 = tail(_tag_mem_0_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_0_io_tag_write_visit_T_4 = mux(_tag_mem_0_io_tag_write_visit_T_1, tag_mem_0.io.tag_read.visit, _tag_mem_0_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_0.io.tag_write.visit <= _tag_mem_0_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 412:69]
+        node _T_40 = eq(is_match_1, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_41 = and(_T_40, tag_mem_1.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_41 : @[cache.scala 407:85]
+          tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_1_io_tag_write_visit_T = not(tag_mem_1.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_1_io_tag_write_visit_T_1 = eq(_tag_mem_1_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_1_io_tag_write_visit_T_2 = add(tag_mem_1.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_1_io_tag_write_visit_T_3 = tail(_tag_mem_1_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_1_io_tag_write_visit_T_4 = mux(_tag_mem_1_io_tag_write_visit_T_1, tag_mem_1.io.tag_read.visit, _tag_mem_1_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_1.io.tag_write.visit <= _tag_mem_1_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 412:69]
+        node _T_42 = eq(is_match_2, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_43 = and(_T_42, tag_mem_2.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_43 : @[cache.scala 407:85]
+          tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_2_io_tag_write_visit_T = not(tag_mem_2.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_2_io_tag_write_visit_T_1 = eq(_tag_mem_2_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_2_io_tag_write_visit_T_2 = add(tag_mem_2.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_2_io_tag_write_visit_T_3 = tail(_tag_mem_2_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_2_io_tag_write_visit_T_4 = mux(_tag_mem_2_io_tag_write_visit_T_1, tag_mem_2.io.tag_read.visit, _tag_mem_2_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_2.io.tag_write.visit <= _tag_mem_2_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 412:69]
+        node _T_44 = eq(is_match_3, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_45 = and(_T_44, tag_mem_3.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_45 : @[cache.scala 407:85]
+          tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_3_io_tag_write_visit_T = not(tag_mem_3.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_3_io_tag_write_visit_T_1 = eq(_tag_mem_3_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_3_io_tag_write_visit_T_2 = add(tag_mem_3.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_3_io_tag_write_visit_T_3 = tail(_tag_mem_3_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_3_io_tag_write_visit_T_4 = mux(_tag_mem_3_io_tag_write_visit_T_1, tag_mem_3.io.tag_read.visit, _tag_mem_3_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_3.io.tag_write.visit <= _tag_mem_3_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 412:69]
       else :
-        node _T_48 = asUInt(UInt<3>("h4")) @[cache.scala 218:28]
-        node _T_49 = asUInt(cache_state) @[cache.scala 218:28]
-        node _T_50 = eq(_T_48, _T_49) @[cache.scala 218:28]
-        when _T_50 : @[cache.scala 218:28]
-          io.mem_io.ar.valid <= UInt<1>("h1") @[cache.scala 344:44]
-          io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 345:47]
-          next_state <= UInt<3>("h4") @[cache.scala 346:36]
-          when io.mem_io.ar.ready : @[cache.scala 347:49]
-            next_state <= UInt<2>("h3") @[cache.scala 348:44]
+        node _T_46 = asUInt(UInt<3>("h4")) @[cache.scala 256:28]
+        node _T_47 = asUInt(cache_state) @[cache.scala 256:28]
+        node _T_48 = eq(_T_46, _T_47) @[cache.scala 256:28]
+        when _T_48 : @[cache.scala 256:28]
+          io.mem_io.ar.valid <= UInt<1>("h1") @[cache.scala 417:44]
+          io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 418:47]
+          next_state <= UInt<3>("h4") @[cache.scala 419:36]
+          io.mem_io.ar.bits.addr <= refill_addr @[cache.scala 420:48]
+          node _T_49 = asUInt(reset) @[cache.scala 421:31]
+          node _T_50 = eq(_T_49, UInt<1>("h0")) @[cache.scala 421:31]
+          when _T_50 : @[cache.scala 421:31]
+            printf(clock, UInt<1>("h1"), "\n\nrefill_addr:%d\n\n", refill_addr) : printf_3 @[cache.scala 421:31]
+          when io.mem_io.ar.ready : @[cache.scala 424:49]
+            next_state <= UInt<2>("h3") @[cache.scala 425:44]
         else :
-          node _T_51 = asUInt(UInt<2>("h3")) @[cache.scala 218:28]
-          node _T_52 = asUInt(cache_state) @[cache.scala 218:28]
-          node _T_53 = eq(_T_51, _T_52) @[cache.scala 218:28]
-          when _T_53 : @[cache.scala 218:28]
-            index_reg <= index @[cache.scala 355:35]
-            when io.mem_io.r.valid : @[cache.scala 356:48]
-              io.mem_io.r.ready <= UInt<1>("h1") @[cache.scala 357:51]
-              next_state <= UInt<2>("h3") @[cache.scala 358:44]
-              node _T_54 = eq(UInt<1>("h0"), replace) @[cache.scala 361:50]
-              when _T_54 : @[cache.scala 362:41]
-                node _cache_data_T_64 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_65 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_66 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_67 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_68 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_69 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_70 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_71 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_72 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_73 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_74 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_75 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_76 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_77 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_78 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_79 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_4 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_4[0] <= _cache_data_T_64 @[cache.scala 363:86]
-                cache_data_4[1] <= _cache_data_T_65 @[cache.scala 363:86]
-                cache_data_4[2] <= _cache_data_T_66 @[cache.scala 363:86]
-                cache_data_4[3] <= _cache_data_T_67 @[cache.scala 363:86]
-                cache_data_4[4] <= _cache_data_T_68 @[cache.scala 363:86]
-                cache_data_4[5] <= _cache_data_T_69 @[cache.scala 363:86]
-                cache_data_4[6] <= _cache_data_T_70 @[cache.scala 363:86]
-                cache_data_4[7] <= _cache_data_T_71 @[cache.scala 363:86]
-                cache_data_4[8] <= _cache_data_T_72 @[cache.scala 363:86]
-                cache_data_4[9] <= _cache_data_T_73 @[cache.scala 363:86]
-                cache_data_4[10] <= _cache_data_T_74 @[cache.scala 363:86]
-                cache_data_4[11] <= _cache_data_T_75 @[cache.scala 363:86]
-                cache_data_4[12] <= _cache_data_T_76 @[cache.scala 363:86]
-                cache_data_4[13] <= _cache_data_T_77 @[cache.scala 363:86]
-                cache_data_4[14] <= _cache_data_T_78 @[cache.scala 363:86]
-                cache_data_4[15] <= _cache_data_T_79 @[cache.scala 363:86]
-                node _T_55 = or(index_reg, UInt<4>("h0"))
-                node _T_56 = bits(_T_55, 3, 0)
-                cache_data_4[_T_56] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_0_io_data_write_data_lo_lo_lo_1 = cat(cache_data_4[1], cache_data_4[0]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_lo_hi_1 = cat(cache_data_4[3], cache_data_4[2]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_lo_1 = cat(data_mem_0_io_data_write_data_lo_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_lo_1 = cat(cache_data_4[5], cache_data_4[4]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_hi_1 = cat(cache_data_4[7], cache_data_4[6]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_1 = cat(data_mem_0_io_data_write_data_lo_hi_hi_1, data_mem_0_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_1 = cat(data_mem_0_io_data_write_data_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_lo_1 = cat(cache_data_4[9], cache_data_4[8]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_hi_1 = cat(cache_data_4[11], cache_data_4[10]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_1 = cat(data_mem_0_io_data_write_data_hi_lo_hi_1, data_mem_0_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_lo_1 = cat(cache_data_4[13], cache_data_4[12]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_hi_1 = cat(cache_data_4[15], cache_data_4[14]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_hi_1, data_mem_0_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_1, data_mem_0_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_0_io_data_write_data_T_1 = cat(data_mem_0_io_data_write_data_hi_1, data_mem_0_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_57 = eq(UInt<1>("h1"), replace) @[cache.scala 361:50]
-              when _T_57 : @[cache.scala 362:41]
-                node _cache_data_T_80 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_81 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_82 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_83 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_84 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_85 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_86 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_87 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_88 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_89 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_90 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_91 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_92 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_93 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_94 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_95 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_5 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_5[0] <= _cache_data_T_80 @[cache.scala 363:86]
-                cache_data_5[1] <= _cache_data_T_81 @[cache.scala 363:86]
-                cache_data_5[2] <= _cache_data_T_82 @[cache.scala 363:86]
-                cache_data_5[3] <= _cache_data_T_83 @[cache.scala 363:86]
-                cache_data_5[4] <= _cache_data_T_84 @[cache.scala 363:86]
-                cache_data_5[5] <= _cache_data_T_85 @[cache.scala 363:86]
-                cache_data_5[6] <= _cache_data_T_86 @[cache.scala 363:86]
-                cache_data_5[7] <= _cache_data_T_87 @[cache.scala 363:86]
-                cache_data_5[8] <= _cache_data_T_88 @[cache.scala 363:86]
-                cache_data_5[9] <= _cache_data_T_89 @[cache.scala 363:86]
-                cache_data_5[10] <= _cache_data_T_90 @[cache.scala 363:86]
-                cache_data_5[11] <= _cache_data_T_91 @[cache.scala 363:86]
-                cache_data_5[12] <= _cache_data_T_92 @[cache.scala 363:86]
-                cache_data_5[13] <= _cache_data_T_93 @[cache.scala 363:86]
-                cache_data_5[14] <= _cache_data_T_94 @[cache.scala 363:86]
-                cache_data_5[15] <= _cache_data_T_95 @[cache.scala 363:86]
-                node _T_58 = or(index_reg, UInt<4>("h0"))
-                node _T_59 = bits(_T_58, 3, 0)
-                cache_data_5[_T_59] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_1_io_data_write_data_lo_lo_lo_1 = cat(cache_data_5[1], cache_data_5[0]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_lo_hi_1 = cat(cache_data_5[3], cache_data_5[2]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_lo_1 = cat(data_mem_1_io_data_write_data_lo_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_lo_1 = cat(cache_data_5[5], cache_data_5[4]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_hi_1 = cat(cache_data_5[7], cache_data_5[6]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_1 = cat(data_mem_1_io_data_write_data_lo_hi_hi_1, data_mem_1_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_1 = cat(data_mem_1_io_data_write_data_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_lo_1 = cat(cache_data_5[9], cache_data_5[8]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_hi_1 = cat(cache_data_5[11], cache_data_5[10]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_1 = cat(data_mem_1_io_data_write_data_hi_lo_hi_1, data_mem_1_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_lo_1 = cat(cache_data_5[13], cache_data_5[12]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_hi_1 = cat(cache_data_5[15], cache_data_5[14]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_hi_1, data_mem_1_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_1, data_mem_1_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_1_io_data_write_data_T_1 = cat(data_mem_1_io_data_write_data_hi_1, data_mem_1_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_60 = eq(UInt<2>("h2"), replace) @[cache.scala 361:50]
-              when _T_60 : @[cache.scala 362:41]
-                node _cache_data_T_96 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_97 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_98 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_99 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_100 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_101 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_102 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_103 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_104 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_105 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_106 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_107 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_108 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_109 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_110 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_111 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_6 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_6[0] <= _cache_data_T_96 @[cache.scala 363:86]
-                cache_data_6[1] <= _cache_data_T_97 @[cache.scala 363:86]
-                cache_data_6[2] <= _cache_data_T_98 @[cache.scala 363:86]
-                cache_data_6[3] <= _cache_data_T_99 @[cache.scala 363:86]
-                cache_data_6[4] <= _cache_data_T_100 @[cache.scala 363:86]
-                cache_data_6[5] <= _cache_data_T_101 @[cache.scala 363:86]
-                cache_data_6[6] <= _cache_data_T_102 @[cache.scala 363:86]
-                cache_data_6[7] <= _cache_data_T_103 @[cache.scala 363:86]
-                cache_data_6[8] <= _cache_data_T_104 @[cache.scala 363:86]
-                cache_data_6[9] <= _cache_data_T_105 @[cache.scala 363:86]
-                cache_data_6[10] <= _cache_data_T_106 @[cache.scala 363:86]
-                cache_data_6[11] <= _cache_data_T_107 @[cache.scala 363:86]
-                cache_data_6[12] <= _cache_data_T_108 @[cache.scala 363:86]
-                cache_data_6[13] <= _cache_data_T_109 @[cache.scala 363:86]
-                cache_data_6[14] <= _cache_data_T_110 @[cache.scala 363:86]
-                cache_data_6[15] <= _cache_data_T_111 @[cache.scala 363:86]
-                node _T_61 = or(index_reg, UInt<4>("h0"))
-                node _T_62 = bits(_T_61, 3, 0)
-                cache_data_6[_T_62] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_2_io_data_write_data_lo_lo_lo_1 = cat(cache_data_6[1], cache_data_6[0]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_lo_hi_1 = cat(cache_data_6[3], cache_data_6[2]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_lo_1 = cat(data_mem_2_io_data_write_data_lo_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_lo_1 = cat(cache_data_6[5], cache_data_6[4]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_hi_1 = cat(cache_data_6[7], cache_data_6[6]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_1 = cat(data_mem_2_io_data_write_data_lo_hi_hi_1, data_mem_2_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_1 = cat(data_mem_2_io_data_write_data_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_lo_1 = cat(cache_data_6[9], cache_data_6[8]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_hi_1 = cat(cache_data_6[11], cache_data_6[10]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_1 = cat(data_mem_2_io_data_write_data_hi_lo_hi_1, data_mem_2_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_lo_1 = cat(cache_data_6[13], cache_data_6[12]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_hi_1 = cat(cache_data_6[15], cache_data_6[14]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_hi_1, data_mem_2_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_1, data_mem_2_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_2_io_data_write_data_T_1 = cat(data_mem_2_io_data_write_data_hi_1, data_mem_2_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_63 = eq(UInt<2>("h3"), replace) @[cache.scala 361:50]
-              when _T_63 : @[cache.scala 362:41]
-                node _cache_data_T_112 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_113 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_114 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_115 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_116 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_117 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_118 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_119 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_120 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_121 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_122 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_123 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_124 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_125 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_126 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_127 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_7 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_7[0] <= _cache_data_T_112 @[cache.scala 363:86]
-                cache_data_7[1] <= _cache_data_T_113 @[cache.scala 363:86]
-                cache_data_7[2] <= _cache_data_T_114 @[cache.scala 363:86]
-                cache_data_7[3] <= _cache_data_T_115 @[cache.scala 363:86]
-                cache_data_7[4] <= _cache_data_T_116 @[cache.scala 363:86]
-                cache_data_7[5] <= _cache_data_T_117 @[cache.scala 363:86]
-                cache_data_7[6] <= _cache_data_T_118 @[cache.scala 363:86]
-                cache_data_7[7] <= _cache_data_T_119 @[cache.scala 363:86]
-                cache_data_7[8] <= _cache_data_T_120 @[cache.scala 363:86]
-                cache_data_7[9] <= _cache_data_T_121 @[cache.scala 363:86]
-                cache_data_7[10] <= _cache_data_T_122 @[cache.scala 363:86]
-                cache_data_7[11] <= _cache_data_T_123 @[cache.scala 363:86]
-                cache_data_7[12] <= _cache_data_T_124 @[cache.scala 363:86]
-                cache_data_7[13] <= _cache_data_T_125 @[cache.scala 363:86]
-                cache_data_7[14] <= _cache_data_T_126 @[cache.scala 363:86]
-                cache_data_7[15] <= _cache_data_T_127 @[cache.scala 363:86]
-                node _T_64 = or(index_reg, UInt<4>("h0"))
-                node _T_65 = bits(_T_64, 3, 0)
-                cache_data_7[_T_65] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_3_io_data_write_data_lo_lo_lo_1 = cat(cache_data_7[1], cache_data_7[0]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_lo_hi_1 = cat(cache_data_7[3], cache_data_7[2]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_lo_1 = cat(data_mem_3_io_data_write_data_lo_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_lo_1 = cat(cache_data_7[5], cache_data_7[4]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_hi_1 = cat(cache_data_7[7], cache_data_7[6]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_1 = cat(data_mem_3_io_data_write_data_lo_hi_hi_1, data_mem_3_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_1 = cat(data_mem_3_io_data_write_data_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_lo_1 = cat(cache_data_7[9], cache_data_7[8]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_hi_1 = cat(cache_data_7[11], cache_data_7[10]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_1 = cat(data_mem_3_io_data_write_data_hi_lo_hi_1, data_mem_3_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_lo_1 = cat(cache_data_7[13], cache_data_7[12]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_hi_1 = cat(cache_data_7[15], cache_data_7[14]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_hi_1, data_mem_3_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_1, data_mem_3_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_3_io_data_write_data_T_1 = cat(data_mem_3_io_data_write_data_hi_1, data_mem_3_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-            fill_block_en <= io.mem_io.r.ready @[cache.scala 387:39]
-            when io.mem_io.r.bits.last : @[cache.scala 389:52]
-              next_state <= UInt<1>("h1") @[cache.scala 390:44]
+          node _T_51 = asUInt(UInt<2>("h3")) @[cache.scala 256:28]
+          node _T_52 = asUInt(cache_state) @[cache.scala 256:28]
+          node _T_53 = eq(_T_51, _T_52) @[cache.scala 256:28]
+          when _T_53 : @[cache.scala 256:28]
+            index_reg <= index @[cache.scala 432:35]
+            io.mem_io.r.ready <= UInt<1>("h1") @[cache.scala 433:43]
+            when io.mem_io.r.valid : @[cache.scala 434:48]
+              next_state <= UInt<2>("h3") @[cache.scala 435:44]
+              node _T_54 = eq(UInt<1>("h0"), replace) @[cache.scala 438:50]
+              when _T_54 : @[cache.scala 439:41]
+                node _cache_data_T_64 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_65 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_66 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_67 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_68 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_69 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_70 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_71 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_72 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_73 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_74 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_75 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_76 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_77 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_78 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_79 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_4 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_4[0] <= _cache_data_T_64 @[cache.scala 441:86]
+                cache_data_4[1] <= _cache_data_T_65 @[cache.scala 441:86]
+                cache_data_4[2] <= _cache_data_T_66 @[cache.scala 441:86]
+                cache_data_4[3] <= _cache_data_T_67 @[cache.scala 441:86]
+                cache_data_4[4] <= _cache_data_T_68 @[cache.scala 441:86]
+                cache_data_4[5] <= _cache_data_T_69 @[cache.scala 441:86]
+                cache_data_4[6] <= _cache_data_T_70 @[cache.scala 441:86]
+                cache_data_4[7] <= _cache_data_T_71 @[cache.scala 441:86]
+                cache_data_4[8] <= _cache_data_T_72 @[cache.scala 441:86]
+                cache_data_4[9] <= _cache_data_T_73 @[cache.scala 441:86]
+                cache_data_4[10] <= _cache_data_T_74 @[cache.scala 441:86]
+                cache_data_4[11] <= _cache_data_T_75 @[cache.scala 441:86]
+                cache_data_4[12] <= _cache_data_T_76 @[cache.scala 441:86]
+                cache_data_4[13] <= _cache_data_T_77 @[cache.scala 441:86]
+                cache_data_4[14] <= _cache_data_T_78 @[cache.scala 441:86]
+                cache_data_4[15] <= _cache_data_T_79 @[cache.scala 441:86]
+                cache_data_4[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_55 = asUInt(reset) @[cache.scala 450:63]
+                node _T_56 = eq(_T_55, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_56 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_4[UInt<1>("h0")]) : printf_4 @[cache.scala 450:63]
+                node _T_57 = asUInt(reset) @[cache.scala 450:63]
+                node _T_58 = eq(_T_57, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_58 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_4[UInt<1>("h1")]) : printf_5 @[cache.scala 450:63]
+                node _T_59 = asUInt(reset) @[cache.scala 450:63]
+                node _T_60 = eq(_T_59, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_60 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_4[UInt<2>("h2")]) : printf_6 @[cache.scala 450:63]
+                node _T_61 = asUInt(reset) @[cache.scala 450:63]
+                node _T_62 = eq(_T_61, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_62 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_4[UInt<2>("h3")]) : printf_7 @[cache.scala 450:63]
+                node _T_63 = asUInt(reset) @[cache.scala 450:63]
+                node _T_64 = eq(_T_63, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_64 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_4[UInt<3>("h4")]) : printf_8 @[cache.scala 450:63]
+                node _T_65 = asUInt(reset) @[cache.scala 450:63]
+                node _T_66 = eq(_T_65, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_66 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_4[UInt<3>("h5")]) : printf_9 @[cache.scala 450:63]
+                node _T_67 = asUInt(reset) @[cache.scala 450:63]
+                node _T_68 = eq(_T_67, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_68 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_4[UInt<3>("h6")]) : printf_10 @[cache.scala 450:63]
+                node _T_69 = asUInt(reset) @[cache.scala 450:63]
+                node _T_70 = eq(_T_69, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_70 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_4[UInt<3>("h7")]) : printf_11 @[cache.scala 450:63]
+                node _T_71 = asUInt(reset) @[cache.scala 450:63]
+                node _T_72 = eq(_T_71, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_72 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_4[UInt<4>("h8")]) : printf_12 @[cache.scala 450:63]
+                node _T_73 = asUInt(reset) @[cache.scala 450:63]
+                node _T_74 = eq(_T_73, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_74 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_4[UInt<4>("h9")]) : printf_13 @[cache.scala 450:63]
+                node _T_75 = asUInt(reset) @[cache.scala 450:63]
+                node _T_76 = eq(_T_75, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_76 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_4[UInt<4>("ha")]) : printf_14 @[cache.scala 450:63]
+                node _T_77 = asUInt(reset) @[cache.scala 450:63]
+                node _T_78 = eq(_T_77, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_78 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_4[UInt<4>("hb")]) : printf_15 @[cache.scala 450:63]
+                node _T_79 = asUInt(reset) @[cache.scala 450:63]
+                node _T_80 = eq(_T_79, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_80 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_4[UInt<4>("hc")]) : printf_16 @[cache.scala 450:63]
+                node _T_81 = asUInt(reset) @[cache.scala 450:63]
+                node _T_82 = eq(_T_81, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_82 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_4[UInt<4>("hd")]) : printf_17 @[cache.scala 450:63]
+                node _T_83 = asUInt(reset) @[cache.scala 450:63]
+                node _T_84 = eq(_T_83, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_84 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_4[UInt<4>("he")]) : printf_18 @[cache.scala 450:63]
+                node _T_85 = asUInt(reset) @[cache.scala 450:63]
+                node _T_86 = eq(_T_85, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_86 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_4[UInt<4>("hf")]) : printf_19 @[cache.scala 450:63]
+                node data_mem_0_io_data_write_data_lo_lo_lo_1 = cat(cache_data_4[1], cache_data_4[0]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_lo_hi_1 = cat(cache_data_4[3], cache_data_4[2]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_lo_1 = cat(data_mem_0_io_data_write_data_lo_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_lo_1 = cat(cache_data_4[5], cache_data_4[4]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_hi_1 = cat(cache_data_4[7], cache_data_4[6]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_1 = cat(data_mem_0_io_data_write_data_lo_hi_hi_1, data_mem_0_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_1 = cat(data_mem_0_io_data_write_data_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_lo_1 = cat(cache_data_4[9], cache_data_4[8]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_hi_1 = cat(cache_data_4[11], cache_data_4[10]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_1 = cat(data_mem_0_io_data_write_data_hi_lo_hi_1, data_mem_0_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_lo_1 = cat(cache_data_4[13], cache_data_4[12]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_hi_1 = cat(cache_data_4[15], cache_data_4[14]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_hi_1, data_mem_0_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_1, data_mem_0_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_0_io_data_write_data_T_1 = cat(data_mem_0_io_data_write_data_hi_1, data_mem_0_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_87 = eq(UInt<1>("h1"), replace) @[cache.scala 438:50]
+              when _T_87 : @[cache.scala 439:41]
+                node _cache_data_T_80 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_81 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_82 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_83 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_84 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_85 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_86 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_87 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_88 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_89 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_90 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_91 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_92 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_93 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_94 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_95 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_5 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_5[0] <= _cache_data_T_80 @[cache.scala 441:86]
+                cache_data_5[1] <= _cache_data_T_81 @[cache.scala 441:86]
+                cache_data_5[2] <= _cache_data_T_82 @[cache.scala 441:86]
+                cache_data_5[3] <= _cache_data_T_83 @[cache.scala 441:86]
+                cache_data_5[4] <= _cache_data_T_84 @[cache.scala 441:86]
+                cache_data_5[5] <= _cache_data_T_85 @[cache.scala 441:86]
+                cache_data_5[6] <= _cache_data_T_86 @[cache.scala 441:86]
+                cache_data_5[7] <= _cache_data_T_87 @[cache.scala 441:86]
+                cache_data_5[8] <= _cache_data_T_88 @[cache.scala 441:86]
+                cache_data_5[9] <= _cache_data_T_89 @[cache.scala 441:86]
+                cache_data_5[10] <= _cache_data_T_90 @[cache.scala 441:86]
+                cache_data_5[11] <= _cache_data_T_91 @[cache.scala 441:86]
+                cache_data_5[12] <= _cache_data_T_92 @[cache.scala 441:86]
+                cache_data_5[13] <= _cache_data_T_93 @[cache.scala 441:86]
+                cache_data_5[14] <= _cache_data_T_94 @[cache.scala 441:86]
+                cache_data_5[15] <= _cache_data_T_95 @[cache.scala 441:86]
+                cache_data_5[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_88 = asUInt(reset) @[cache.scala 450:63]
+                node _T_89 = eq(_T_88, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_89 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_5[UInt<1>("h0")]) : printf_20 @[cache.scala 450:63]
+                node _T_90 = asUInt(reset) @[cache.scala 450:63]
+                node _T_91 = eq(_T_90, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_91 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_5[UInt<1>("h1")]) : printf_21 @[cache.scala 450:63]
+                node _T_92 = asUInt(reset) @[cache.scala 450:63]
+                node _T_93 = eq(_T_92, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_93 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_5[UInt<2>("h2")]) : printf_22 @[cache.scala 450:63]
+                node _T_94 = asUInt(reset) @[cache.scala 450:63]
+                node _T_95 = eq(_T_94, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_95 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_5[UInt<2>("h3")]) : printf_23 @[cache.scala 450:63]
+                node _T_96 = asUInt(reset) @[cache.scala 450:63]
+                node _T_97 = eq(_T_96, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_97 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_5[UInt<3>("h4")]) : printf_24 @[cache.scala 450:63]
+                node _T_98 = asUInt(reset) @[cache.scala 450:63]
+                node _T_99 = eq(_T_98, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_99 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_5[UInt<3>("h5")]) : printf_25 @[cache.scala 450:63]
+                node _T_100 = asUInt(reset) @[cache.scala 450:63]
+                node _T_101 = eq(_T_100, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_101 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_5[UInt<3>("h6")]) : printf_26 @[cache.scala 450:63]
+                node _T_102 = asUInt(reset) @[cache.scala 450:63]
+                node _T_103 = eq(_T_102, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_103 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_5[UInt<3>("h7")]) : printf_27 @[cache.scala 450:63]
+                node _T_104 = asUInt(reset) @[cache.scala 450:63]
+                node _T_105 = eq(_T_104, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_105 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_5[UInt<4>("h8")]) : printf_28 @[cache.scala 450:63]
+                node _T_106 = asUInt(reset) @[cache.scala 450:63]
+                node _T_107 = eq(_T_106, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_107 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_5[UInt<4>("h9")]) : printf_29 @[cache.scala 450:63]
+                node _T_108 = asUInt(reset) @[cache.scala 450:63]
+                node _T_109 = eq(_T_108, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_109 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_5[UInt<4>("ha")]) : printf_30 @[cache.scala 450:63]
+                node _T_110 = asUInt(reset) @[cache.scala 450:63]
+                node _T_111 = eq(_T_110, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_111 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_5[UInt<4>("hb")]) : printf_31 @[cache.scala 450:63]
+                node _T_112 = asUInt(reset) @[cache.scala 450:63]
+                node _T_113 = eq(_T_112, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_113 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_5[UInt<4>("hc")]) : printf_32 @[cache.scala 450:63]
+                node _T_114 = asUInt(reset) @[cache.scala 450:63]
+                node _T_115 = eq(_T_114, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_115 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_5[UInt<4>("hd")]) : printf_33 @[cache.scala 450:63]
+                node _T_116 = asUInt(reset) @[cache.scala 450:63]
+                node _T_117 = eq(_T_116, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_117 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_5[UInt<4>("he")]) : printf_34 @[cache.scala 450:63]
+                node _T_118 = asUInt(reset) @[cache.scala 450:63]
+                node _T_119 = eq(_T_118, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_119 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_5[UInt<4>("hf")]) : printf_35 @[cache.scala 450:63]
+                node data_mem_1_io_data_write_data_lo_lo_lo_1 = cat(cache_data_5[1], cache_data_5[0]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_lo_hi_1 = cat(cache_data_5[3], cache_data_5[2]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_lo_1 = cat(data_mem_1_io_data_write_data_lo_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_lo_1 = cat(cache_data_5[5], cache_data_5[4]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_hi_1 = cat(cache_data_5[7], cache_data_5[6]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_1 = cat(data_mem_1_io_data_write_data_lo_hi_hi_1, data_mem_1_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_1 = cat(data_mem_1_io_data_write_data_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_lo_1 = cat(cache_data_5[9], cache_data_5[8]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_hi_1 = cat(cache_data_5[11], cache_data_5[10]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_1 = cat(data_mem_1_io_data_write_data_hi_lo_hi_1, data_mem_1_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_lo_1 = cat(cache_data_5[13], cache_data_5[12]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_hi_1 = cat(cache_data_5[15], cache_data_5[14]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_hi_1, data_mem_1_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_1, data_mem_1_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_1_io_data_write_data_T_1 = cat(data_mem_1_io_data_write_data_hi_1, data_mem_1_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_120 = eq(UInt<2>("h2"), replace) @[cache.scala 438:50]
+              when _T_120 : @[cache.scala 439:41]
+                node _cache_data_T_96 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_97 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_98 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_99 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_100 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_101 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_102 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_103 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_104 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_105 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_106 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_107 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_108 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_109 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_110 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_111 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_6 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_6[0] <= _cache_data_T_96 @[cache.scala 441:86]
+                cache_data_6[1] <= _cache_data_T_97 @[cache.scala 441:86]
+                cache_data_6[2] <= _cache_data_T_98 @[cache.scala 441:86]
+                cache_data_6[3] <= _cache_data_T_99 @[cache.scala 441:86]
+                cache_data_6[4] <= _cache_data_T_100 @[cache.scala 441:86]
+                cache_data_6[5] <= _cache_data_T_101 @[cache.scala 441:86]
+                cache_data_6[6] <= _cache_data_T_102 @[cache.scala 441:86]
+                cache_data_6[7] <= _cache_data_T_103 @[cache.scala 441:86]
+                cache_data_6[8] <= _cache_data_T_104 @[cache.scala 441:86]
+                cache_data_6[9] <= _cache_data_T_105 @[cache.scala 441:86]
+                cache_data_6[10] <= _cache_data_T_106 @[cache.scala 441:86]
+                cache_data_6[11] <= _cache_data_T_107 @[cache.scala 441:86]
+                cache_data_6[12] <= _cache_data_T_108 @[cache.scala 441:86]
+                cache_data_6[13] <= _cache_data_T_109 @[cache.scala 441:86]
+                cache_data_6[14] <= _cache_data_T_110 @[cache.scala 441:86]
+                cache_data_6[15] <= _cache_data_T_111 @[cache.scala 441:86]
+                cache_data_6[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_121 = asUInt(reset) @[cache.scala 450:63]
+                node _T_122 = eq(_T_121, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_122 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_6[UInt<1>("h0")]) : printf_36 @[cache.scala 450:63]
+                node _T_123 = asUInt(reset) @[cache.scala 450:63]
+                node _T_124 = eq(_T_123, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_124 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_6[UInt<1>("h1")]) : printf_37 @[cache.scala 450:63]
+                node _T_125 = asUInt(reset) @[cache.scala 450:63]
+                node _T_126 = eq(_T_125, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_126 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_6[UInt<2>("h2")]) : printf_38 @[cache.scala 450:63]
+                node _T_127 = asUInt(reset) @[cache.scala 450:63]
+                node _T_128 = eq(_T_127, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_128 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_6[UInt<2>("h3")]) : printf_39 @[cache.scala 450:63]
+                node _T_129 = asUInt(reset) @[cache.scala 450:63]
+                node _T_130 = eq(_T_129, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_130 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_6[UInt<3>("h4")]) : printf_40 @[cache.scala 450:63]
+                node _T_131 = asUInt(reset) @[cache.scala 450:63]
+                node _T_132 = eq(_T_131, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_132 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_6[UInt<3>("h5")]) : printf_41 @[cache.scala 450:63]
+                node _T_133 = asUInt(reset) @[cache.scala 450:63]
+                node _T_134 = eq(_T_133, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_134 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_6[UInt<3>("h6")]) : printf_42 @[cache.scala 450:63]
+                node _T_135 = asUInt(reset) @[cache.scala 450:63]
+                node _T_136 = eq(_T_135, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_136 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_6[UInt<3>("h7")]) : printf_43 @[cache.scala 450:63]
+                node _T_137 = asUInt(reset) @[cache.scala 450:63]
+                node _T_138 = eq(_T_137, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_138 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_6[UInt<4>("h8")]) : printf_44 @[cache.scala 450:63]
+                node _T_139 = asUInt(reset) @[cache.scala 450:63]
+                node _T_140 = eq(_T_139, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_140 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_6[UInt<4>("h9")]) : printf_45 @[cache.scala 450:63]
+                node _T_141 = asUInt(reset) @[cache.scala 450:63]
+                node _T_142 = eq(_T_141, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_142 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_6[UInt<4>("ha")]) : printf_46 @[cache.scala 450:63]
+                node _T_143 = asUInt(reset) @[cache.scala 450:63]
+                node _T_144 = eq(_T_143, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_144 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_6[UInt<4>("hb")]) : printf_47 @[cache.scala 450:63]
+                node _T_145 = asUInt(reset) @[cache.scala 450:63]
+                node _T_146 = eq(_T_145, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_146 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_6[UInt<4>("hc")]) : printf_48 @[cache.scala 450:63]
+                node _T_147 = asUInt(reset) @[cache.scala 450:63]
+                node _T_148 = eq(_T_147, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_148 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_6[UInt<4>("hd")]) : printf_49 @[cache.scala 450:63]
+                node _T_149 = asUInt(reset) @[cache.scala 450:63]
+                node _T_150 = eq(_T_149, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_150 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_6[UInt<4>("he")]) : printf_50 @[cache.scala 450:63]
+                node _T_151 = asUInt(reset) @[cache.scala 450:63]
+                node _T_152 = eq(_T_151, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_152 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_6[UInt<4>("hf")]) : printf_51 @[cache.scala 450:63]
+                node data_mem_2_io_data_write_data_lo_lo_lo_1 = cat(cache_data_6[1], cache_data_6[0]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_lo_hi_1 = cat(cache_data_6[3], cache_data_6[2]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_lo_1 = cat(data_mem_2_io_data_write_data_lo_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_lo_1 = cat(cache_data_6[5], cache_data_6[4]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_hi_1 = cat(cache_data_6[7], cache_data_6[6]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_1 = cat(data_mem_2_io_data_write_data_lo_hi_hi_1, data_mem_2_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_1 = cat(data_mem_2_io_data_write_data_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_lo_1 = cat(cache_data_6[9], cache_data_6[8]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_hi_1 = cat(cache_data_6[11], cache_data_6[10]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_1 = cat(data_mem_2_io_data_write_data_hi_lo_hi_1, data_mem_2_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_lo_1 = cat(cache_data_6[13], cache_data_6[12]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_hi_1 = cat(cache_data_6[15], cache_data_6[14]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_hi_1, data_mem_2_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_1, data_mem_2_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_2_io_data_write_data_T_1 = cat(data_mem_2_io_data_write_data_hi_1, data_mem_2_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_153 = eq(UInt<2>("h3"), replace) @[cache.scala 438:50]
+              when _T_153 : @[cache.scala 439:41]
+                node _cache_data_T_112 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_113 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_114 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_115 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_116 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_117 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_118 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_119 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_120 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_121 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_122 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_123 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_124 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_125 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_126 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_127 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_7 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_7[0] <= _cache_data_T_112 @[cache.scala 441:86]
+                cache_data_7[1] <= _cache_data_T_113 @[cache.scala 441:86]
+                cache_data_7[2] <= _cache_data_T_114 @[cache.scala 441:86]
+                cache_data_7[3] <= _cache_data_T_115 @[cache.scala 441:86]
+                cache_data_7[4] <= _cache_data_T_116 @[cache.scala 441:86]
+                cache_data_7[5] <= _cache_data_T_117 @[cache.scala 441:86]
+                cache_data_7[6] <= _cache_data_T_118 @[cache.scala 441:86]
+                cache_data_7[7] <= _cache_data_T_119 @[cache.scala 441:86]
+                cache_data_7[8] <= _cache_data_T_120 @[cache.scala 441:86]
+                cache_data_7[9] <= _cache_data_T_121 @[cache.scala 441:86]
+                cache_data_7[10] <= _cache_data_T_122 @[cache.scala 441:86]
+                cache_data_7[11] <= _cache_data_T_123 @[cache.scala 441:86]
+                cache_data_7[12] <= _cache_data_T_124 @[cache.scala 441:86]
+                cache_data_7[13] <= _cache_data_T_125 @[cache.scala 441:86]
+                cache_data_7[14] <= _cache_data_T_126 @[cache.scala 441:86]
+                cache_data_7[15] <= _cache_data_T_127 @[cache.scala 441:86]
+                cache_data_7[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_154 = asUInt(reset) @[cache.scala 450:63]
+                node _T_155 = eq(_T_154, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_155 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_7[UInt<1>("h0")]) : printf_52 @[cache.scala 450:63]
+                node _T_156 = asUInt(reset) @[cache.scala 450:63]
+                node _T_157 = eq(_T_156, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_157 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_7[UInt<1>("h1")]) : printf_53 @[cache.scala 450:63]
+                node _T_158 = asUInt(reset) @[cache.scala 450:63]
+                node _T_159 = eq(_T_158, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_159 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_7[UInt<2>("h2")]) : printf_54 @[cache.scala 450:63]
+                node _T_160 = asUInt(reset) @[cache.scala 450:63]
+                node _T_161 = eq(_T_160, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_161 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_7[UInt<2>("h3")]) : printf_55 @[cache.scala 450:63]
+                node _T_162 = asUInt(reset) @[cache.scala 450:63]
+                node _T_163 = eq(_T_162, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_163 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_7[UInt<3>("h4")]) : printf_56 @[cache.scala 450:63]
+                node _T_164 = asUInt(reset) @[cache.scala 450:63]
+                node _T_165 = eq(_T_164, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_165 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_7[UInt<3>("h5")]) : printf_57 @[cache.scala 450:63]
+                node _T_166 = asUInt(reset) @[cache.scala 450:63]
+                node _T_167 = eq(_T_166, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_167 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_7[UInt<3>("h6")]) : printf_58 @[cache.scala 450:63]
+                node _T_168 = asUInt(reset) @[cache.scala 450:63]
+                node _T_169 = eq(_T_168, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_169 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_7[UInt<3>("h7")]) : printf_59 @[cache.scala 450:63]
+                node _T_170 = asUInt(reset) @[cache.scala 450:63]
+                node _T_171 = eq(_T_170, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_171 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_7[UInt<4>("h8")]) : printf_60 @[cache.scala 450:63]
+                node _T_172 = asUInt(reset) @[cache.scala 450:63]
+                node _T_173 = eq(_T_172, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_173 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_7[UInt<4>("h9")]) : printf_61 @[cache.scala 450:63]
+                node _T_174 = asUInt(reset) @[cache.scala 450:63]
+                node _T_175 = eq(_T_174, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_175 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_7[UInt<4>("ha")]) : printf_62 @[cache.scala 450:63]
+                node _T_176 = asUInt(reset) @[cache.scala 450:63]
+                node _T_177 = eq(_T_176, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_177 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_7[UInt<4>("hb")]) : printf_63 @[cache.scala 450:63]
+                node _T_178 = asUInt(reset) @[cache.scala 450:63]
+                node _T_179 = eq(_T_178, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_179 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_7[UInt<4>("hc")]) : printf_64 @[cache.scala 450:63]
+                node _T_180 = asUInt(reset) @[cache.scala 450:63]
+                node _T_181 = eq(_T_180, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_181 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_7[UInt<4>("hd")]) : printf_65 @[cache.scala 450:63]
+                node _T_182 = asUInt(reset) @[cache.scala 450:63]
+                node _T_183 = eq(_T_182, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_183 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_7[UInt<4>("he")]) : printf_66 @[cache.scala 450:63]
+                node _T_184 = asUInt(reset) @[cache.scala 450:63]
+                node _T_185 = eq(_T_184, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_185 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_7[UInt<4>("hf")]) : printf_67 @[cache.scala 450:63]
+                node data_mem_3_io_data_write_data_lo_lo_lo_1 = cat(cache_data_7[1], cache_data_7[0]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_lo_hi_1 = cat(cache_data_7[3], cache_data_7[2]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_lo_1 = cat(data_mem_3_io_data_write_data_lo_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_lo_1 = cat(cache_data_7[5], cache_data_7[4]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_hi_1 = cat(cache_data_7[7], cache_data_7[6]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_1 = cat(data_mem_3_io_data_write_data_lo_hi_hi_1, data_mem_3_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_1 = cat(data_mem_3_io_data_write_data_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_lo_1 = cat(cache_data_7[9], cache_data_7[8]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_hi_1 = cat(cache_data_7[11], cache_data_7[10]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_1 = cat(data_mem_3_io_data_write_data_hi_lo_hi_1, data_mem_3_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_lo_1 = cat(cache_data_7[13], cache_data_7[12]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_hi_1 = cat(cache_data_7[15], cache_data_7[14]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_hi_1, data_mem_3_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_1, data_mem_3_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_3_io_data_write_data_T_1 = cat(data_mem_3_io_data_write_data_hi_1, data_mem_3_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+            fill_block_en <= io.mem_io.r.ready @[cache.scala 473:39]
+            when io.mem_io.r.bits.last : @[cache.scala 475:52]
+              next_state <= UInt<1>("h1") @[cache.scala 476:44]
           else :
-            node _T_66 = asUInt(UInt<3>("h5")) @[cache.scala 218:28]
-            node _T_67 = asUInt(cache_state) @[cache.scala 218:28]
-            node _T_68 = eq(_T_66, _T_67) @[cache.scala 218:28]
-            when _T_68 : @[cache.scala 218:28]
-              io.mem_io.aw.valid <= UInt<1>("h1") @[cache.scala 414:44]
-              io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 415:47]
-              next_state <= UInt<3>("h5") @[cache.scala 416:36]
-              when io.mem_io.aw.ready : @[cache.scala 417:49]
-                next_state <= UInt<2>("h2") @[cache.scala 418:44]
+            node _T_186 = asUInt(UInt<3>("h5")) @[cache.scala 256:28]
+            node _T_187 = asUInt(cache_state) @[cache.scala 256:28]
+            node _T_188 = eq(_T_186, _T_187) @[cache.scala 256:28]
+            when _T_188 : @[cache.scala 256:28]
+              io.mem_io.aw.valid <= UInt<1>("h1") @[cache.scala 500:44]
+              io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 501:47]
+              next_state <= UInt<3>("h5") @[cache.scala 502:36]
+              io.mem_io.ar.bits.addr <= writeback_addr @[cache.scala 503:48]
+              when io.mem_io.aw.ready : @[cache.scala 504:49]
+                next_state <= UInt<2>("h2") @[cache.scala 505:44]
             else :
-              node _T_69 = asUInt(UInt<2>("h2")) @[cache.scala 218:28]
-              node _T_70 = asUInt(cache_state) @[cache.scala 218:28]
-              node _T_71 = eq(_T_69, _T_70) @[cache.scala 218:28]
-              when _T_71 : @[cache.scala 218:28]
-                index_reg <= index @[cache.scala 422:35]
-                fill_block_en <= io.mem_io.w.ready @[cache.scala 433:39]
-                io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 434:47]
-                io.mem_io.w.valid <= UInt<1>("h1") @[cache.scala 435:43]
-                node _T_72 = eq(UInt<1>("h0"), replace) @[cache.scala 440:42]
-                when _T_72 : @[cache.scala 440:54]
-                  node _cache_data_T_128 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_129 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_130 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_131 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_132 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_133 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_134 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_135 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_136 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_137 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_138 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_139 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_140 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_141 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_142 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_143 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_8 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_8[0] <= _cache_data_T_128 @[cache.scala 441:78]
-                  cache_data_8[1] <= _cache_data_T_129 @[cache.scala 441:78]
-                  cache_data_8[2] <= _cache_data_T_130 @[cache.scala 441:78]
-                  cache_data_8[3] <= _cache_data_T_131 @[cache.scala 441:78]
-                  cache_data_8[4] <= _cache_data_T_132 @[cache.scala 441:78]
-                  cache_data_8[5] <= _cache_data_T_133 @[cache.scala 441:78]
-                  cache_data_8[6] <= _cache_data_T_134 @[cache.scala 441:78]
-                  cache_data_8[7] <= _cache_data_T_135 @[cache.scala 441:78]
-                  cache_data_8[8] <= _cache_data_T_136 @[cache.scala 441:78]
-                  cache_data_8[9] <= _cache_data_T_137 @[cache.scala 441:78]
-                  cache_data_8[10] <= _cache_data_T_138 @[cache.scala 441:78]
-                  cache_data_8[11] <= _cache_data_T_139 @[cache.scala 441:78]
-                  cache_data_8[12] <= _cache_data_T_140 @[cache.scala 441:78]
-                  cache_data_8[13] <= _cache_data_T_141 @[cache.scala 441:78]
-                  cache_data_8[14] <= _cache_data_T_142 @[cache.scala 441:78]
-                  cache_data_8[15] <= _cache_data_T_143 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_1 = bits(_io_mem_io_w_bits_data_T, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_8[_io_mem_io_w_bits_data_T_1] @[cache.scala 442:63]
-                node _T_73 = eq(UInt<1>("h1"), replace) @[cache.scala 440:42]
-                when _T_73 : @[cache.scala 440:54]
-                  node _cache_data_T_144 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_145 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_146 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_147 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_148 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_149 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_150 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_151 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_152 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_153 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_154 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_155 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_156 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_157 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_158 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_159 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_9 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_9[0] <= _cache_data_T_144 @[cache.scala 441:78]
-                  cache_data_9[1] <= _cache_data_T_145 @[cache.scala 441:78]
-                  cache_data_9[2] <= _cache_data_T_146 @[cache.scala 441:78]
-                  cache_data_9[3] <= _cache_data_T_147 @[cache.scala 441:78]
-                  cache_data_9[4] <= _cache_data_T_148 @[cache.scala 441:78]
-                  cache_data_9[5] <= _cache_data_T_149 @[cache.scala 441:78]
-                  cache_data_9[6] <= _cache_data_T_150 @[cache.scala 441:78]
-                  cache_data_9[7] <= _cache_data_T_151 @[cache.scala 441:78]
-                  cache_data_9[8] <= _cache_data_T_152 @[cache.scala 441:78]
-                  cache_data_9[9] <= _cache_data_T_153 @[cache.scala 441:78]
-                  cache_data_9[10] <= _cache_data_T_154 @[cache.scala 441:78]
-                  cache_data_9[11] <= _cache_data_T_155 @[cache.scala 441:78]
-                  cache_data_9[12] <= _cache_data_T_156 @[cache.scala 441:78]
-                  cache_data_9[13] <= _cache_data_T_157 @[cache.scala 441:78]
-                  cache_data_9[14] <= _cache_data_T_158 @[cache.scala 441:78]
-                  cache_data_9[15] <= _cache_data_T_159 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_2 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_3 = bits(_io_mem_io_w_bits_data_T_2, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_9[_io_mem_io_w_bits_data_T_3] @[cache.scala 442:63]
-                node _T_74 = eq(UInt<2>("h2"), replace) @[cache.scala 440:42]
-                when _T_74 : @[cache.scala 440:54]
-                  node _cache_data_T_160 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_161 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_162 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_163 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_164 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_165 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_166 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_167 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_168 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_169 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_170 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_171 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_172 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_173 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_174 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_175 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_10 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_10[0] <= _cache_data_T_160 @[cache.scala 441:78]
-                  cache_data_10[1] <= _cache_data_T_161 @[cache.scala 441:78]
-                  cache_data_10[2] <= _cache_data_T_162 @[cache.scala 441:78]
-                  cache_data_10[3] <= _cache_data_T_163 @[cache.scala 441:78]
-                  cache_data_10[4] <= _cache_data_T_164 @[cache.scala 441:78]
-                  cache_data_10[5] <= _cache_data_T_165 @[cache.scala 441:78]
-                  cache_data_10[6] <= _cache_data_T_166 @[cache.scala 441:78]
-                  cache_data_10[7] <= _cache_data_T_167 @[cache.scala 441:78]
-                  cache_data_10[8] <= _cache_data_T_168 @[cache.scala 441:78]
-                  cache_data_10[9] <= _cache_data_T_169 @[cache.scala 441:78]
-                  cache_data_10[10] <= _cache_data_T_170 @[cache.scala 441:78]
-                  cache_data_10[11] <= _cache_data_T_171 @[cache.scala 441:78]
-                  cache_data_10[12] <= _cache_data_T_172 @[cache.scala 441:78]
-                  cache_data_10[13] <= _cache_data_T_173 @[cache.scala 441:78]
-                  cache_data_10[14] <= _cache_data_T_174 @[cache.scala 441:78]
-                  cache_data_10[15] <= _cache_data_T_175 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_4 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_5 = bits(_io_mem_io_w_bits_data_T_4, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_10[_io_mem_io_w_bits_data_T_5] @[cache.scala 442:63]
-                node _T_75 = eq(UInt<2>("h3"), replace) @[cache.scala 440:42]
-                when _T_75 : @[cache.scala 440:54]
-                  node _cache_data_T_176 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_177 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_178 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_179 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_180 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_181 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_182 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_183 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_184 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_185 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_186 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_187 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_188 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_189 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_190 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_191 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_11 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_11[0] <= _cache_data_T_176 @[cache.scala 441:78]
-                  cache_data_11[1] <= _cache_data_T_177 @[cache.scala 441:78]
-                  cache_data_11[2] <= _cache_data_T_178 @[cache.scala 441:78]
-                  cache_data_11[3] <= _cache_data_T_179 @[cache.scala 441:78]
-                  cache_data_11[4] <= _cache_data_T_180 @[cache.scala 441:78]
-                  cache_data_11[5] <= _cache_data_T_181 @[cache.scala 441:78]
-                  cache_data_11[6] <= _cache_data_T_182 @[cache.scala 441:78]
-                  cache_data_11[7] <= _cache_data_T_183 @[cache.scala 441:78]
-                  cache_data_11[8] <= _cache_data_T_184 @[cache.scala 441:78]
-                  cache_data_11[9] <= _cache_data_T_185 @[cache.scala 441:78]
-                  cache_data_11[10] <= _cache_data_T_186 @[cache.scala 441:78]
-                  cache_data_11[11] <= _cache_data_T_187 @[cache.scala 441:78]
-                  cache_data_11[12] <= _cache_data_T_188 @[cache.scala 441:78]
-                  cache_data_11[13] <= _cache_data_T_189 @[cache.scala 441:78]
-                  cache_data_11[14] <= _cache_data_T_190 @[cache.scala 441:78]
-                  cache_data_11[15] <= _cache_data_T_191 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_6 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_7 = bits(_io_mem_io_w_bits_data_T_6, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_11[_io_mem_io_w_bits_data_T_7] @[cache.scala 442:63]
-                when last : @[cache.scala 449:25]
-                  next_state <= UInt<3>("h6") @[cache.scala 450:44]
+              node _T_189 = asUInt(UInt<2>("h2")) @[cache.scala 256:28]
+              node _T_190 = asUInt(cache_state) @[cache.scala 256:28]
+              node _T_191 = eq(_T_189, _T_190) @[cache.scala 256:28]
+              when _T_191 : @[cache.scala 256:28]
+                index_reg <= index @[cache.scala 509:35]
+                fill_block_en <= io.mem_io.w.ready @[cache.scala 520:39]
+                io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 521:47]
+                io.mem_io.w.valid <= UInt<1>("h1") @[cache.scala 522:43]
+                node _T_192 = eq(UInt<1>("h0"), replace) @[cache.scala 527:42]
+                when _T_192 : @[cache.scala 527:54]
+                  node _cache_data_T_128 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_129 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_130 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_131 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_132 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_133 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_134 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_135 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_136 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_137 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_138 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_139 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_140 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_141 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_142 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_143 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_8 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_8[0] <= _cache_data_T_128 @[cache.scala 528:78]
+                  cache_data_8[1] <= _cache_data_T_129 @[cache.scala 528:78]
+                  cache_data_8[2] <= _cache_data_T_130 @[cache.scala 528:78]
+                  cache_data_8[3] <= _cache_data_T_131 @[cache.scala 528:78]
+                  cache_data_8[4] <= _cache_data_T_132 @[cache.scala 528:78]
+                  cache_data_8[5] <= _cache_data_T_133 @[cache.scala 528:78]
+                  cache_data_8[6] <= _cache_data_T_134 @[cache.scala 528:78]
+                  cache_data_8[7] <= _cache_data_T_135 @[cache.scala 528:78]
+                  cache_data_8[8] <= _cache_data_T_136 @[cache.scala 528:78]
+                  cache_data_8[9] <= _cache_data_T_137 @[cache.scala 528:78]
+                  cache_data_8[10] <= _cache_data_T_138 @[cache.scala 528:78]
+                  cache_data_8[11] <= _cache_data_T_139 @[cache.scala 528:78]
+                  cache_data_8[12] <= _cache_data_T_140 @[cache.scala 528:78]
+                  cache_data_8[13] <= _cache_data_T_141 @[cache.scala 528:78]
+                  cache_data_8[14] <= _cache_data_T_142 @[cache.scala 528:78]
+                  cache_data_8[15] <= _cache_data_T_143 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_8[index] @[cache.scala 529:63]
+                node _T_193 = eq(UInt<1>("h1"), replace) @[cache.scala 527:42]
+                when _T_193 : @[cache.scala 527:54]
+                  node _cache_data_T_144 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_145 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_146 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_147 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_148 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_149 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_150 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_151 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_152 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_153 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_154 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_155 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_156 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_157 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_158 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_159 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_9 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_9[0] <= _cache_data_T_144 @[cache.scala 528:78]
+                  cache_data_9[1] <= _cache_data_T_145 @[cache.scala 528:78]
+                  cache_data_9[2] <= _cache_data_T_146 @[cache.scala 528:78]
+                  cache_data_9[3] <= _cache_data_T_147 @[cache.scala 528:78]
+                  cache_data_9[4] <= _cache_data_T_148 @[cache.scala 528:78]
+                  cache_data_9[5] <= _cache_data_T_149 @[cache.scala 528:78]
+                  cache_data_9[6] <= _cache_data_T_150 @[cache.scala 528:78]
+                  cache_data_9[7] <= _cache_data_T_151 @[cache.scala 528:78]
+                  cache_data_9[8] <= _cache_data_T_152 @[cache.scala 528:78]
+                  cache_data_9[9] <= _cache_data_T_153 @[cache.scala 528:78]
+                  cache_data_9[10] <= _cache_data_T_154 @[cache.scala 528:78]
+                  cache_data_9[11] <= _cache_data_T_155 @[cache.scala 528:78]
+                  cache_data_9[12] <= _cache_data_T_156 @[cache.scala 528:78]
+                  cache_data_9[13] <= _cache_data_T_157 @[cache.scala 528:78]
+                  cache_data_9[14] <= _cache_data_T_158 @[cache.scala 528:78]
+                  cache_data_9[15] <= _cache_data_T_159 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_9[index] @[cache.scala 529:63]
+                node _T_194 = eq(UInt<2>("h2"), replace) @[cache.scala 527:42]
+                when _T_194 : @[cache.scala 527:54]
+                  node _cache_data_T_160 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_161 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_162 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_163 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_164 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_165 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_166 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_167 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_168 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_169 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_170 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_171 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_172 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_173 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_174 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_175 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_10 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_10[0] <= _cache_data_T_160 @[cache.scala 528:78]
+                  cache_data_10[1] <= _cache_data_T_161 @[cache.scala 528:78]
+                  cache_data_10[2] <= _cache_data_T_162 @[cache.scala 528:78]
+                  cache_data_10[3] <= _cache_data_T_163 @[cache.scala 528:78]
+                  cache_data_10[4] <= _cache_data_T_164 @[cache.scala 528:78]
+                  cache_data_10[5] <= _cache_data_T_165 @[cache.scala 528:78]
+                  cache_data_10[6] <= _cache_data_T_166 @[cache.scala 528:78]
+                  cache_data_10[7] <= _cache_data_T_167 @[cache.scala 528:78]
+                  cache_data_10[8] <= _cache_data_T_168 @[cache.scala 528:78]
+                  cache_data_10[9] <= _cache_data_T_169 @[cache.scala 528:78]
+                  cache_data_10[10] <= _cache_data_T_170 @[cache.scala 528:78]
+                  cache_data_10[11] <= _cache_data_T_171 @[cache.scala 528:78]
+                  cache_data_10[12] <= _cache_data_T_172 @[cache.scala 528:78]
+                  cache_data_10[13] <= _cache_data_T_173 @[cache.scala 528:78]
+                  cache_data_10[14] <= _cache_data_T_174 @[cache.scala 528:78]
+                  cache_data_10[15] <= _cache_data_T_175 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_10[index] @[cache.scala 529:63]
+                node _T_195 = eq(UInt<2>("h3"), replace) @[cache.scala 527:42]
+                when _T_195 : @[cache.scala 527:54]
+                  node _cache_data_T_176 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_177 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_178 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_179 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_180 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_181 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_182 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_183 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_184 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_185 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_186 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_187 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_188 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_189 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_190 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_191 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_11 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_11[0] <= _cache_data_T_176 @[cache.scala 528:78]
+                  cache_data_11[1] <= _cache_data_T_177 @[cache.scala 528:78]
+                  cache_data_11[2] <= _cache_data_T_178 @[cache.scala 528:78]
+                  cache_data_11[3] <= _cache_data_T_179 @[cache.scala 528:78]
+                  cache_data_11[4] <= _cache_data_T_180 @[cache.scala 528:78]
+                  cache_data_11[5] <= _cache_data_T_181 @[cache.scala 528:78]
+                  cache_data_11[6] <= _cache_data_T_182 @[cache.scala 528:78]
+                  cache_data_11[7] <= _cache_data_T_183 @[cache.scala 528:78]
+                  cache_data_11[8] <= _cache_data_T_184 @[cache.scala 528:78]
+                  cache_data_11[9] <= _cache_data_T_185 @[cache.scala 528:78]
+                  cache_data_11[10] <= _cache_data_T_186 @[cache.scala 528:78]
+                  cache_data_11[11] <= _cache_data_T_187 @[cache.scala 528:78]
+                  cache_data_11[12] <= _cache_data_T_188 @[cache.scala 528:78]
+                  cache_data_11[13] <= _cache_data_T_189 @[cache.scala 528:78]
+                  cache_data_11[14] <= _cache_data_T_190 @[cache.scala 528:78]
+                  cache_data_11[15] <= _cache_data_T_191 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_11[index] @[cache.scala 529:63]
+                when last : @[cache.scala 536:25]
+                  next_state <= UInt<3>("h6") @[cache.scala 537:44]
+                  index <= UInt<1>("h0") @[cache.scala 538:39]
               else :
-                node _T_76 = asUInt(UInt<3>("h6")) @[cache.scala 218:28]
-                node _T_77 = asUInt(cache_state) @[cache.scala 218:28]
-                node _T_78 = eq(_T_76, _T_77) @[cache.scala 218:28]
-                when _T_78 : @[cache.scala 218:28]
-                  when io.mem_io.b.valid : @[cache.scala 455:48]
-                    io.mem_io.b.ready <= UInt<1>("h1") @[cache.scala 456:51]
-                    next_state <= UInt<3>("h4") @[cache.scala 457:44]
+                node _T_196 = asUInt(UInt<3>("h6")) @[cache.scala 256:28]
+                node _T_197 = asUInt(cache_state) @[cache.scala 256:28]
+                node _T_198 = eq(_T_196, _T_197) @[cache.scala 256:28]
+                when _T_198 : @[cache.scala 256:28]
+                  when io.mem_io.b.valid : @[cache.scala 542:48]
+                    io.mem_io.b.ready <= UInt<1>("h1") @[cache.scala 543:51]
+                    next_state <= UInt<3>("h4") @[cache.scala 544:44]
 
   module tag_cache_4 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_5 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_6 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module tag_cache_7 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip tag_write : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}, tag_read : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}}
 
-    smem tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>} [8] @[cache.scala 88:34]
-    infer mport io_tag_read_MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 89:31]
-    io.tag_read.tag <= io_tag_read_MPORT.tag @[cache.scala 89:21]
-    io.tag_read.visit <= io_tag_read_MPORT.visit @[cache.scala 89:21]
-    io.tag_read.dirty <= io_tag_read_MPORT.dirty @[cache.scala 89:21]
-    io.tag_read.valid <= io_tag_read_MPORT.valid @[cache.scala 89:21]
-    when io.cache_req.we : @[cache.scala 90:30]
-      infer mport MPORT = tag_mem[io.cache_req.index], clock @[cache.scala 91:24]
-      MPORT.tag <= io.tag_write.tag @[cache.scala 91:45]
-      MPORT.visit <= io.tag_write.visit @[cache.scala 91:45]
-      MPORT.dirty <= io.tag_write.dirty @[cache.scala 91:45]
-      MPORT.valid <= io.tag_write.valid @[cache.scala 91:45]
+    reg tag_mem : { valid : UInt<1>, dirty : UInt<1>, visit : UInt<8>, tag : UInt<23>}[8], clock with :
+      reset => (UInt<1>("h0"), tag_mem) @[cache.scala 90:26]
+    io.tag_read.tag <= tag_mem[io.cache_req.index].tag @[cache.scala 92:21]
+    io.tag_read.visit <= tag_mem[io.cache_req.index].visit @[cache.scala 92:21]
+    io.tag_read.dirty <= tag_mem[io.cache_req.index].dirty @[cache.scala 92:21]
+    io.tag_read.valid <= tag_mem[io.cache_req.index].valid @[cache.scala 92:21]
+    when io.cache_req.we : @[cache.scala 94:30]
+      tag_mem[io.cache_req.index].tag <= io.tag_write.tag @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].visit <= io.tag_write.visit @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].dirty <= io.tag_write.dirty @[cache.scala 96:45]
+      tag_mem[io.cache_req.index].valid <= io.tag_write.valid @[cache.scala 96:45]
 
   module data_cache_4 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_5 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_6 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module data_cache_7 :
     input clock : Clock
     input reset : Reset
     output io : { flip cache_req : { index : UInt<3>, we : UInt<1>}, flip data_write : { data : UInt<1024>}, data_read : { data : UInt<1024>}}
 
-    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 102:35]
-    infer mport io_data_read_MPORT = data_mem[io.cache_req.index], clock @[cache.scala 103:33]
-    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 103:22]
-    when io.cache_req.we : @[cache.scala 104:30]
-      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 105:25]
-      MPORT.data <= io.data_write.data @[cache.scala 105:46]
+    smem data_mem : { data : UInt<1024>} [8] @[cache.scala 111:35]
+    wire _io_data_read_WIRE : UInt @[cache.scala 112:38]
+    _io_data_read_WIRE is invalid @[cache.scala 112:38]
+    when UInt<1>("h1") : @[cache.scala 112:38]
+      _io_data_read_WIRE <= io.cache_req.index @[cache.scala 112:38]
+      node _io_data_read_T = or(_io_data_read_WIRE, UInt<3>("h0")) @[cache.scala 112:38]
+      node _io_data_read_T_1 = bits(_io_data_read_T, 2, 0) @[cache.scala 112:38]
+      read mport io_data_read_MPORT = data_mem[_io_data_read_T_1], clock @[cache.scala 112:38]
+    io.data_read.data <= io_data_read_MPORT.data @[cache.scala 112:22]
+    when io.cache_req.we : @[cache.scala 114:30]
+      infer mport MPORT = data_mem[io.cache_req.index], clock @[cache.scala 116:25]
+      MPORT.data <= io.data_write.data @[cache.scala 116:46]
 
   module Cache_1 :
     input clock : Clock
@@ -6443,29 +6719,29 @@ circuit myCPU :
     output io : { flip cpu_request : { addr : UInt<32>, data : UInt<64>, mask : UInt<8>, rw : UInt<1>, valid : UInt<1>}, cpu_response : { data : UInt<64>, ready : UInt<1>}, mem_io : { aw : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, id : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>}}, w : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : { flip ready : UInt<1>, valid : UInt<1>, bits : { resp : UInt<2>, id : UInt<4>}}, ar : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, id : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>}}, flip r : { flip ready : UInt<1>, valid : UInt<1>, bits : { id : UInt<4>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}}
 
     reg cache_state : UInt<3>, clock with :
-      reset => (reset, UInt<1>("h0")) @[cache.scala 131:34]
-    inst tag_mem_0 of tag_cache_4 @[cache.scala 133:45]
+      reset => (reset, UInt<1>("h0")) @[cache.scala 150:34]
+    inst tag_mem_0 of tag_cache_4 @[cache.scala 152:45]
     tag_mem_0.clock <= clock
     tag_mem_0.reset <= reset
-    inst tag_mem_1 of tag_cache_5 @[cache.scala 133:45]
+    inst tag_mem_1 of tag_cache_5 @[cache.scala 152:45]
     tag_mem_1.clock <= clock
     tag_mem_1.reset <= reset
-    inst tag_mem_2 of tag_cache_6 @[cache.scala 133:45]
+    inst tag_mem_2 of tag_cache_6 @[cache.scala 152:45]
     tag_mem_2.clock <= clock
     tag_mem_2.reset <= reset
-    inst tag_mem_3 of tag_cache_7 @[cache.scala 133:45]
+    inst tag_mem_3 of tag_cache_7 @[cache.scala 152:45]
     tag_mem_3.clock <= clock
     tag_mem_3.reset <= reset
-    inst data_mem_0 of data_cache_4 @[cache.scala 134:46]
+    inst data_mem_0 of data_cache_4 @[cache.scala 153:46]
     data_mem_0.clock <= clock
     data_mem_0.reset <= reset
-    inst data_mem_1 of data_cache_5 @[cache.scala 134:46]
+    inst data_mem_1 of data_cache_5 @[cache.scala 153:46]
     data_mem_1.clock <= clock
     data_mem_1.reset <= reset
-    inst data_mem_2 of data_cache_6 @[cache.scala 134:46]
+    inst data_mem_2 of data_cache_6 @[cache.scala 153:46]
     data_mem_2.clock <= clock
     data_mem_2.reset <= reset
-    inst data_mem_3 of data_cache_7 @[cache.scala 134:46]
+    inst data_mem_3 of data_cache_7 @[cache.scala 153:46]
     data_mem_3.clock <= clock
     data_mem_3.reset <= reset
     wire fill_block_en : UInt<1>
@@ -6481,2414 +6757,2697 @@ circuit myCPU :
       index <= _wrap_value_T_1 @[Counter.scala 78:15]
       last <= wrap_wrap @[Counter.scala 120:23]
     reg index_reg : UInt, clock with :
-      reset => (reset, UInt<1>("h0")) @[cache.scala 139:32]
+      reset => (reset, UInt<1>("h0")) @[cache.scala 158:32]
     wire next_state : UInt<3>
     next_state <= UInt<1>("h0")
     reg replace : UInt<2>, clock with :
-      reset => (reset, UInt<2>("h0")) @[cache.scala 141:30]
+      reset => (reset, UInt<2>("h0")) @[cache.scala 160:30]
     reg refill_addr : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 142:34]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 161:34]
     reg writeback_addr : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 143:37]
-    cache_state <= next_state @[cache.scala 145:21]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 162:37]
+    cache_state <= next_state @[cache.scala 164:21]
     reg cpu_request_addr_reg : UInt<32>, clock with :
-      reset => (reset, UInt<32>("h0")) @[cache.scala 147:43]
-    cpu_request_addr_reg <= io.cpu_request.addr @[cache.scala 148:30]
-    node cpu_request_addr_index = bits(cpu_request_addr_reg, 8, 7) @[cache.scala 149:58]
-    node cpu_request_addr_tag = bits(cpu_request_addr_reg, 31, 9) @[cache.scala 150:56]
-    tag_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.visit <= tag_mem_0.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_0.io.tag_write.valid <= tag_mem_0.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_0.io.data_write.data <= data_mem_0.io.data_read.data @[cache.scala 163:43]
-    tag_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.visit <= tag_mem_1.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_1.io.tag_write.valid <= tag_mem_1.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_1.io.data_write.data <= data_mem_1.io.data_read.data @[cache.scala 163:43]
-    tag_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.visit <= tag_mem_2.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_2.io.tag_write.valid <= tag_mem_2.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_2.io.data_write.data <= data_mem_2.io.data_read.data @[cache.scala 163:43]
-    tag_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 156:47]
-    data_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 157:48]
-    tag_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 160:44]
-    data_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 161:45]
-    tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.visit <= tag_mem_3.io.tag_read.visit @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 162:41]
-    tag_mem_3.io.tag_write.valid <= tag_mem_3.io.tag_read.valid @[cache.scala 162:41]
-    data_mem_3.io.data_write.data <= data_mem_3.io.data_read.data @[cache.scala 163:43]
-    io.cpu_response.ready <= UInt<1>("h0") @[cache.scala 181:31]
-    io.cpu_response.data <= UInt<1>("h0") @[cache.scala 182:30]
-    io.mem_io.aw.valid <= UInt<1>("h0") @[cache.scala 188:28]
-    node _io_mem_io_aw_bits_addr_T = bits(io.cpu_request.addr, 31, 0) @[cache.scala 189:54]
-    io.mem_io.aw.bits.addr <= _io_mem_io_aw_bits_addr_T @[cache.scala 189:32]
-    io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 190:31]
-    io.mem_io.aw.bits.size <= UInt<3>("h6") @[cache.scala 191:32]
-    io.mem_io.aw.bits.burst <= UInt<1>("h1") @[cache.scala 192:33]
-    io.mem_io.aw.bits.id <= UInt<1>("h0") @[cache.scala 193:30]
-    io.mem_io.ar.valid <= UInt<1>("h0") @[cache.scala 195:28]
-    node _io_mem_io_ar_bits_addr_T = bits(io.cpu_request.addr, 31, 0) @[cache.scala 196:54]
-    io.mem_io.ar.bits.addr <= _io_mem_io_ar_bits_addr_T @[cache.scala 196:32]
-    io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 197:31]
-    io.mem_io.ar.bits.size <= UInt<3>("h6") @[cache.scala 198:32]
-    io.mem_io.ar.bits.burst <= UInt<1>("h1") @[cache.scala 199:33]
-    io.mem_io.ar.bits.id <= UInt<1>("h0") @[cache.scala 200:30]
-    io.mem_io.w.valid <= UInt<1>("h0") @[cache.scala 202:27]
-    io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 203:31]
-    io.mem_io.w.bits.data <= UInt<1>("h0") @[cache.scala 204:31]
-    io.mem_io.w.bits.last <= UInt<1>("h0") @[cache.scala 205:31]
-    io.mem_io.r.ready <= UInt<1>("h0") @[cache.scala 207:27]
-    io.mem_io.b.ready <= UInt<1>("h0") @[cache.scala 209:27]
-    node _T = asUInt(reset) @[cache.scala 215:15]
-    node _T_1 = eq(_T, UInt<1>("h0")) @[cache.scala 215:15]
-    when _T_1 : @[cache.scala 215:15]
-      printf(clock, UInt<1>("h1"), "State: cache_state\n") : printf @[cache.scala 215:15]
-    node _T_2 = asUInt(UInt<1>("h0")) @[cache.scala 218:28]
-    node _T_3 = asUInt(cache_state) @[cache.scala 218:28]
-    node _T_4 = eq(_T_2, _T_3) @[cache.scala 218:28]
-    when _T_4 : @[cache.scala 218:28]
-      when io.cpu_request.valid : @[cache.scala 220:51]
-        next_state <= UInt<1>("h1") @[cache.scala 221:44]
+      reset => (reset, UInt<32>("h0")) @[cache.scala 166:43]
+    reg cpu_request_data : UInt<64>, clock with :
+      reset => (reset, UInt<64>("h0")) @[cache.scala 167:39]
+    reg cpu_request_mask : UInt<8>, clock with :
+      reset => (reset, UInt<8>("h0")) @[cache.scala 168:39]
+    reg cpu_request_rw : UInt<1>, clock with :
+      reset => (reset, UInt<1>("h0")) @[cache.scala 169:37]
+    reg cpu_request_valid : UInt<1>, clock with :
+      reset => (reset, UInt<1>("h0")) @[cache.scala 170:40]
+    cpu_request_addr_reg <= io.cpu_request.addr @[cache.scala 172:30]
+    cpu_request_data <= io.cpu_request.data @[cache.scala 173:26]
+    cpu_request_mask <= io.cpu_request.mask @[cache.scala 174:26]
+    cpu_request_rw <= io.cpu_request.rw @[cache.scala 175:24]
+    cpu_request_valid <= io.cpu_request.valid @[cache.scala 176:27]
+    node cpu_request_addr_index = bits(cpu_request_addr_reg, 8, 7) @[cache.scala 180:58]
+    node cpu_request_addr_tag = bits(cpu_request_addr_reg, 31, 9) @[cache.scala 181:56]
+    tag_mem_0.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_0_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_0.io.cache_req.index <= _data_mem_0_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_0.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.visit <= tag_mem_0.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_0.io.tag_write.valid <= tag_mem_0.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_0.io.data_write.data <= data_mem_0.io.data_read.data @[cache.scala 196:43]
+    tag_mem_1.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_1_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_1.io.cache_req.index <= _data_mem_1_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_1.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.visit <= tag_mem_1.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_1.io.tag_write.valid <= tag_mem_1.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_1.io.data_write.data <= data_mem_1.io.data_read.data @[cache.scala 196:43]
+    tag_mem_2.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_2_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_2.io.cache_req.index <= _data_mem_2_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_2.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.visit <= tag_mem_2.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_2.io.tag_write.valid <= tag_mem_2.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_2.io.data_write.data <= data_mem_2.io.data_read.data @[cache.scala 196:43]
+    tag_mem_3.io.cache_req.index <= UInt<1>("h0") @[cache.scala 189:47]
+    node _data_mem_3_io_cache_req_index_T = bits(io.cpu_request.addr, 8, 7) @[cache.scala 190:70]
+    data_mem_3.io.cache_req.index <= _data_mem_3_io_cache_req_index_T @[cache.scala 190:48]
+    tag_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 193:44]
+    data_mem_3.io.cache_req.we <= UInt<1>("h0") @[cache.scala 194:45]
+    tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.visit <= tag_mem_3.io.tag_read.visit @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 195:41]
+    tag_mem_3.io.tag_write.valid <= tag_mem_3.io.tag_read.valid @[cache.scala 195:41]
+    data_mem_3.io.data_write.data <= data_mem_3.io.data_read.data @[cache.scala 196:43]
+    io.cpu_response.ready <= UInt<1>("h0") @[cache.scala 214:31]
+    io.cpu_response.data <= UInt<1>("h0") @[cache.scala 215:30]
+    io.mem_io.aw.valid <= UInt<1>("h0") @[cache.scala 221:28]
+    io.mem_io.aw.bits.addr <= cpu_request_addr_reg @[cache.scala 222:32]
+    io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 223:31]
+    io.mem_io.aw.bits.size <= UInt<3>("h6") @[cache.scala 224:32]
+    io.mem_io.aw.bits.burst <= UInt<1>("h1") @[cache.scala 225:33]
+    io.mem_io.aw.bits.id <= UInt<1>("h0") @[cache.scala 226:30]
+    io.mem_io.ar.valid <= UInt<1>("h0") @[cache.scala 228:28]
+    io.mem_io.ar.bits.addr <= cpu_request_addr_reg @[cache.scala 229:32]
+    io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 230:31]
+    io.mem_io.ar.bits.size <= UInt<3>("h6") @[cache.scala 231:32]
+    io.mem_io.ar.bits.burst <= UInt<1>("h1") @[cache.scala 232:33]
+    io.mem_io.ar.bits.id <= UInt<1>("h0") @[cache.scala 233:30]
+    io.mem_io.w.valid <= UInt<1>("h0") @[cache.scala 235:27]
+    io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 236:31]
+    io.mem_io.w.bits.data <= UInt<1>("h0") @[cache.scala 237:31]
+    io.mem_io.w.bits.last <= UInt<1>("h0") @[cache.scala 238:31]
+    io.mem_io.r.ready <= UInt<1>("h0") @[cache.scala 240:27]
+    io.mem_io.b.ready <= UInt<1>("h0") @[cache.scala 242:27]
+    node _T = asUInt(UInt<1>("h0")) @[cache.scala 256:28]
+    node _T_1 = asUInt(cache_state) @[cache.scala 256:28]
+    node _T_2 = eq(_T, _T_1) @[cache.scala 256:28]
+    when _T_2 : @[cache.scala 256:28]
+      when cpu_request_valid : @[cache.scala 258:48]
+        next_state <= UInt<1>("h1") @[cache.scala 259:44]
     else :
-      node _T_5 = asUInt(UInt<1>("h1")) @[cache.scala 218:28]
-      node _T_6 = asUInt(cache_state) @[cache.scala 218:28]
-      node _T_7 = eq(_T_5, _T_6) @[cache.scala 218:28]
-      when _T_7 : @[cache.scala 218:28]
-        wire is_match : UInt<1>[4] @[cache.scala 225:47]
-        is_match[0] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[1] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[2] <= UInt<1>("h0") @[cache.scala 225:47]
-        is_match[3] <= UInt<1>("h0") @[cache.scala 225:47]
-        node _T_8 = eq(tag_mem_0.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_9 = and(_T_8, tag_mem_0.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_10 = eq(tag_mem_1.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_11 = and(_T_10, tag_mem_1.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_12 = eq(tag_mem_2.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_13 = and(_T_12, tag_mem_2.io.tag_read.valid) @[cache.scala 227:98]
-        node _T_14 = eq(tag_mem_3.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 227:73]
-        node _T_15 = and(_T_14, tag_mem_3.io.tag_read.valid) @[cache.scala 227:98]
-        is_match[0] <= _T_9 @[cache.scala 227:34]
-        is_match[1] <= _T_11 @[cache.scala 227:34]
-        is_match[2] <= _T_13 @[cache.scala 227:34]
-        is_match[3] <= _T_15 @[cache.scala 227:34]
-        node _T_16 = or(is_match[0], is_match[1]) @[cache.scala 228:51]
-        node _T_17 = or(_T_16, is_match[2]) @[cache.scala 228:51]
-        node _T_18 = or(_T_17, is_match[3]) @[cache.scala 228:51]
-        when _T_18 : @[cache.scala 228:55]
-          node _T_19 = asUInt(reset) @[cache.scala 229:39]
-          node _T_20 = eq(_T_19, UInt<1>("h0")) @[cache.scala 229:39]
-          when _T_20 : @[cache.scala 229:39]
-            printf(clock, UInt<1>("h1"), "Match\n") : printf_1 @[cache.scala 229:39]
-          io.cpu_response.ready <= UInt<1>("h1") @[cache.scala 230:55]
-          node _io_cpu_response_data_T = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_1 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_2 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_3 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_4 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_5 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_6 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_7 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_8 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_9 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_10 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_11 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_12 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_13 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_14 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 232:120]
-          node _io_cpu_response_data_T_15 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 232:120]
-          wire _io_cpu_response_data_WIRE : UInt<64>[16] @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[0] <= _io_cpu_response_data_T @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[1] <= _io_cpu_response_data_T_1 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[2] <= _io_cpu_response_data_T_2 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[3] <= _io_cpu_response_data_T_3 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[4] <= _io_cpu_response_data_T_4 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[5] <= _io_cpu_response_data_T_5 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[6] <= _io_cpu_response_data_T_6 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[7] <= _io_cpu_response_data_T_7 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[8] <= _io_cpu_response_data_T_8 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[9] <= _io_cpu_response_data_T_9 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[10] <= _io_cpu_response_data_T_10 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[11] <= _io_cpu_response_data_T_11 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[12] <= _io_cpu_response_data_T_12 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[13] <= _io_cpu_response_data_T_13 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[14] <= _io_cpu_response_data_T_14 @[cache.scala 232:85]
-          _io_cpu_response_data_WIRE[15] <= _io_cpu_response_data_T_15 @[cache.scala 232:85]
-          node _io_cpu_response_data_T_16 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 232:174]
-          node _io_cpu_response_data_T_17 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_18 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_19 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_20 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_21 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_22 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_23 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_24 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_25 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_26 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_27 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_28 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_29 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_30 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_31 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 233:165]
-          node _io_cpu_response_data_T_32 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 233:165]
-          wire _io_cpu_response_data_WIRE_1 : UInt<64>[16] @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[0] <= _io_cpu_response_data_T_17 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[1] <= _io_cpu_response_data_T_18 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[2] <= _io_cpu_response_data_T_19 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[3] <= _io_cpu_response_data_T_20 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[4] <= _io_cpu_response_data_T_21 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[5] <= _io_cpu_response_data_T_22 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[6] <= _io_cpu_response_data_T_23 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[7] <= _io_cpu_response_data_T_24 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[8] <= _io_cpu_response_data_T_25 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[9] <= _io_cpu_response_data_T_26 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[10] <= _io_cpu_response_data_T_27 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[11] <= _io_cpu_response_data_T_28 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[12] <= _io_cpu_response_data_T_29 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[13] <= _io_cpu_response_data_T_30 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[14] <= _io_cpu_response_data_T_31 @[cache.scala 233:130]
-          _io_cpu_response_data_WIRE_1[15] <= _io_cpu_response_data_T_32 @[cache.scala 233:130]
-          node _io_cpu_response_data_T_33 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 233:219]
-          node _io_cpu_response_data_T_34 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_35 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_36 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_37 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_38 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_39 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_40 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_41 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_42 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_43 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_44 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_45 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_46 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_47 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_48 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 234:175]
-          node _io_cpu_response_data_T_49 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 234:175]
-          wire _io_cpu_response_data_WIRE_2 : UInt<64>[16] @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[0] <= _io_cpu_response_data_T_34 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[1] <= _io_cpu_response_data_T_35 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[2] <= _io_cpu_response_data_T_36 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[3] <= _io_cpu_response_data_T_37 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[4] <= _io_cpu_response_data_T_38 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[5] <= _io_cpu_response_data_T_39 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[6] <= _io_cpu_response_data_T_40 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[7] <= _io_cpu_response_data_T_41 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[8] <= _io_cpu_response_data_T_42 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[9] <= _io_cpu_response_data_T_43 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[10] <= _io_cpu_response_data_T_44 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[11] <= _io_cpu_response_data_T_45 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[12] <= _io_cpu_response_data_T_46 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[13] <= _io_cpu_response_data_T_47 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[14] <= _io_cpu_response_data_T_48 @[cache.scala 234:140]
-          _io_cpu_response_data_WIRE_2[15] <= _io_cpu_response_data_T_49 @[cache.scala 234:140]
-          node _io_cpu_response_data_T_50 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 234:229]
-          node _io_cpu_response_data_T_51 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_52 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_53 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_54 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_55 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_56 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_57 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_58 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_59 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_60 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_61 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_62 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_63 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_64 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_65 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 235:175]
-          node _io_cpu_response_data_T_66 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 235:175]
-          wire _io_cpu_response_data_WIRE_3 : UInt<64>[16] @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[0] <= _io_cpu_response_data_T_51 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[1] <= _io_cpu_response_data_T_52 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[2] <= _io_cpu_response_data_T_53 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[3] <= _io_cpu_response_data_T_54 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[4] <= _io_cpu_response_data_T_55 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[5] <= _io_cpu_response_data_T_56 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[6] <= _io_cpu_response_data_T_57 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[7] <= _io_cpu_response_data_T_58 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[8] <= _io_cpu_response_data_T_59 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[9] <= _io_cpu_response_data_T_60 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[10] <= _io_cpu_response_data_T_61 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[11] <= _io_cpu_response_data_T_62 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[12] <= _io_cpu_response_data_T_63 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[13] <= _io_cpu_response_data_T_64 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[14] <= _io_cpu_response_data_T_65 @[cache.scala 235:140]
-          _io_cpu_response_data_WIRE_3[15] <= _io_cpu_response_data_T_66 @[cache.scala 235:140]
-          node _io_cpu_response_data_T_67 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 235:229]
-          node _io_cpu_response_data_T_68 = mux(is_match[2], _io_cpu_response_data_WIRE_3[_io_cpu_response_data_T_67], _io_cpu_response_data_WIRE[_io_cpu_response_data_T_16]) @[Mux.scala 101:16]
-          node _io_cpu_response_data_T_69 = mux(is_match[1], _io_cpu_response_data_WIRE_2[_io_cpu_response_data_T_50], _io_cpu_response_data_T_68) @[Mux.scala 101:16]
-          node _io_cpu_response_data_T_70 = mux(is_match[0], _io_cpu_response_data_WIRE_1[_io_cpu_response_data_T_33], _io_cpu_response_data_T_69) @[Mux.scala 101:16]
-          io.cpu_response.data <= _io_cpu_response_data_T_70 @[cache.scala 232:54]
-          tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 248:68]
-          tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 249:71]
-          when io.cpu_request.rw : @[cache.scala 254:56]
-            when is_match[0] : @[cache.scala 256:66]
-              data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_0.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_1 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_2 = shl(_part_0_T_1, 0) @[cache.scala 268:142]
-              node _part_0_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE[0] <= _part_0_T_3 @[cache.scala 269:118]
-              _part_0_WIRE[1] <= _part_0_T_4 @[cache.scala 269:118]
-              _part_0_WIRE[2] <= _part_0_T_5 @[cache.scala 269:118]
-              _part_0_WIRE[3] <= _part_0_T_6 @[cache.scala 269:118]
-              _part_0_WIRE[4] <= _part_0_T_7 @[cache.scala 269:118]
-              _part_0_WIRE[5] <= _part_0_T_8 @[cache.scala 269:118]
-              _part_0_WIRE[6] <= _part_0_T_9 @[cache.scala 269:118]
-              _part_0_WIRE[7] <= _part_0_T_10 @[cache.scala 269:118]
-              _part_0_WIRE[8] <= _part_0_T_11 @[cache.scala 269:118]
-              _part_0_WIRE[9] <= _part_0_T_12 @[cache.scala 269:118]
-              _part_0_WIRE[10] <= _part_0_T_13 @[cache.scala 269:118]
-              _part_0_WIRE[11] <= _part_0_T_14 @[cache.scala 269:118]
-              _part_0_WIRE[12] <= _part_0_T_15 @[cache.scala 269:118]
-              _part_0_WIRE[13] <= _part_0_T_16 @[cache.scala 269:118]
-              _part_0_WIRE[14] <= _part_0_T_17 @[cache.scala 269:118]
-              _part_0_WIRE[15] <= _part_0_T_18 @[cache.scala 269:118]
-              node _part_0_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_20 = bits(_part_0_WIRE[_part_0_T_19], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_21 = shl(_part_0_T_20, 0) @[cache.scala 269:267]
-              node _part_0_T_22 = mux(_part_0_T, _part_0_T_2, _part_0_T_21) @[cache.scala 268:79]
-              part[0] <= _part_0_T_22 @[cache.scala 268:73]
-              node _part_1_T = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_1 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_2 = shl(_part_1_T_1, 8) @[cache.scala 268:142]
-              node _part_1_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE[0] <= _part_1_T_3 @[cache.scala 269:118]
-              _part_1_WIRE[1] <= _part_1_T_4 @[cache.scala 269:118]
-              _part_1_WIRE[2] <= _part_1_T_5 @[cache.scala 269:118]
-              _part_1_WIRE[3] <= _part_1_T_6 @[cache.scala 269:118]
-              _part_1_WIRE[4] <= _part_1_T_7 @[cache.scala 269:118]
-              _part_1_WIRE[5] <= _part_1_T_8 @[cache.scala 269:118]
-              _part_1_WIRE[6] <= _part_1_T_9 @[cache.scala 269:118]
-              _part_1_WIRE[7] <= _part_1_T_10 @[cache.scala 269:118]
-              _part_1_WIRE[8] <= _part_1_T_11 @[cache.scala 269:118]
-              _part_1_WIRE[9] <= _part_1_T_12 @[cache.scala 269:118]
-              _part_1_WIRE[10] <= _part_1_T_13 @[cache.scala 269:118]
-              _part_1_WIRE[11] <= _part_1_T_14 @[cache.scala 269:118]
-              _part_1_WIRE[12] <= _part_1_T_15 @[cache.scala 269:118]
-              _part_1_WIRE[13] <= _part_1_T_16 @[cache.scala 269:118]
-              _part_1_WIRE[14] <= _part_1_T_17 @[cache.scala 269:118]
-              _part_1_WIRE[15] <= _part_1_T_18 @[cache.scala 269:118]
-              node _part_1_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_20 = bits(_part_1_WIRE[_part_1_T_19], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_21 = shl(_part_1_T_20, 8) @[cache.scala 269:267]
-              node _part_1_T_22 = mux(_part_1_T, _part_1_T_2, _part_1_T_21) @[cache.scala 268:79]
-              part[1] <= _part_1_T_22 @[cache.scala 268:73]
-              node _part_2_T = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_1 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_2 = shl(_part_2_T_1, 16) @[cache.scala 268:142]
-              node _part_2_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE[0] <= _part_2_T_3 @[cache.scala 269:118]
-              _part_2_WIRE[1] <= _part_2_T_4 @[cache.scala 269:118]
-              _part_2_WIRE[2] <= _part_2_T_5 @[cache.scala 269:118]
-              _part_2_WIRE[3] <= _part_2_T_6 @[cache.scala 269:118]
-              _part_2_WIRE[4] <= _part_2_T_7 @[cache.scala 269:118]
-              _part_2_WIRE[5] <= _part_2_T_8 @[cache.scala 269:118]
-              _part_2_WIRE[6] <= _part_2_T_9 @[cache.scala 269:118]
-              _part_2_WIRE[7] <= _part_2_T_10 @[cache.scala 269:118]
-              _part_2_WIRE[8] <= _part_2_T_11 @[cache.scala 269:118]
-              _part_2_WIRE[9] <= _part_2_T_12 @[cache.scala 269:118]
-              _part_2_WIRE[10] <= _part_2_T_13 @[cache.scala 269:118]
-              _part_2_WIRE[11] <= _part_2_T_14 @[cache.scala 269:118]
-              _part_2_WIRE[12] <= _part_2_T_15 @[cache.scala 269:118]
-              _part_2_WIRE[13] <= _part_2_T_16 @[cache.scala 269:118]
-              _part_2_WIRE[14] <= _part_2_T_17 @[cache.scala 269:118]
-              _part_2_WIRE[15] <= _part_2_T_18 @[cache.scala 269:118]
-              node _part_2_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_20 = bits(_part_2_WIRE[_part_2_T_19], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_21 = shl(_part_2_T_20, 16) @[cache.scala 269:267]
-              node _part_2_T_22 = mux(_part_2_T, _part_2_T_2, _part_2_T_21) @[cache.scala 268:79]
-              part[2] <= _part_2_T_22 @[cache.scala 268:73]
-              node _part_3_T = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_1 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_2 = shl(_part_3_T_1, 24) @[cache.scala 268:142]
-              node _part_3_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE[0] <= _part_3_T_3 @[cache.scala 269:118]
-              _part_3_WIRE[1] <= _part_3_T_4 @[cache.scala 269:118]
-              _part_3_WIRE[2] <= _part_3_T_5 @[cache.scala 269:118]
-              _part_3_WIRE[3] <= _part_3_T_6 @[cache.scala 269:118]
-              _part_3_WIRE[4] <= _part_3_T_7 @[cache.scala 269:118]
-              _part_3_WIRE[5] <= _part_3_T_8 @[cache.scala 269:118]
-              _part_3_WIRE[6] <= _part_3_T_9 @[cache.scala 269:118]
-              _part_3_WIRE[7] <= _part_3_T_10 @[cache.scala 269:118]
-              _part_3_WIRE[8] <= _part_3_T_11 @[cache.scala 269:118]
-              _part_3_WIRE[9] <= _part_3_T_12 @[cache.scala 269:118]
-              _part_3_WIRE[10] <= _part_3_T_13 @[cache.scala 269:118]
-              _part_3_WIRE[11] <= _part_3_T_14 @[cache.scala 269:118]
-              _part_3_WIRE[12] <= _part_3_T_15 @[cache.scala 269:118]
-              _part_3_WIRE[13] <= _part_3_T_16 @[cache.scala 269:118]
-              _part_3_WIRE[14] <= _part_3_T_17 @[cache.scala 269:118]
-              _part_3_WIRE[15] <= _part_3_T_18 @[cache.scala 269:118]
-              node _part_3_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_20 = bits(_part_3_WIRE[_part_3_T_19], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_21 = shl(_part_3_T_20, 24) @[cache.scala 269:267]
-              node _part_3_T_22 = mux(_part_3_T, _part_3_T_2, _part_3_T_21) @[cache.scala 268:79]
-              part[3] <= _part_3_T_22 @[cache.scala 268:73]
-              node _part_4_T = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_1 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_2 = shl(_part_4_T_1, 32) @[cache.scala 268:142]
-              node _part_4_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE[0] <= _part_4_T_3 @[cache.scala 269:118]
-              _part_4_WIRE[1] <= _part_4_T_4 @[cache.scala 269:118]
-              _part_4_WIRE[2] <= _part_4_T_5 @[cache.scala 269:118]
-              _part_4_WIRE[3] <= _part_4_T_6 @[cache.scala 269:118]
-              _part_4_WIRE[4] <= _part_4_T_7 @[cache.scala 269:118]
-              _part_4_WIRE[5] <= _part_4_T_8 @[cache.scala 269:118]
-              _part_4_WIRE[6] <= _part_4_T_9 @[cache.scala 269:118]
-              _part_4_WIRE[7] <= _part_4_T_10 @[cache.scala 269:118]
-              _part_4_WIRE[8] <= _part_4_T_11 @[cache.scala 269:118]
-              _part_4_WIRE[9] <= _part_4_T_12 @[cache.scala 269:118]
-              _part_4_WIRE[10] <= _part_4_T_13 @[cache.scala 269:118]
-              _part_4_WIRE[11] <= _part_4_T_14 @[cache.scala 269:118]
-              _part_4_WIRE[12] <= _part_4_T_15 @[cache.scala 269:118]
-              _part_4_WIRE[13] <= _part_4_T_16 @[cache.scala 269:118]
-              _part_4_WIRE[14] <= _part_4_T_17 @[cache.scala 269:118]
-              _part_4_WIRE[15] <= _part_4_T_18 @[cache.scala 269:118]
-              node _part_4_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_20 = bits(_part_4_WIRE[_part_4_T_19], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_21 = shl(_part_4_T_20, 32) @[cache.scala 269:267]
-              node _part_4_T_22 = mux(_part_4_T, _part_4_T_2, _part_4_T_21) @[cache.scala 268:79]
-              part[4] <= _part_4_T_22 @[cache.scala 268:73]
-              node _part_5_T = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_1 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_2 = shl(_part_5_T_1, 40) @[cache.scala 268:142]
-              node _part_5_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE[0] <= _part_5_T_3 @[cache.scala 269:118]
-              _part_5_WIRE[1] <= _part_5_T_4 @[cache.scala 269:118]
-              _part_5_WIRE[2] <= _part_5_T_5 @[cache.scala 269:118]
-              _part_5_WIRE[3] <= _part_5_T_6 @[cache.scala 269:118]
-              _part_5_WIRE[4] <= _part_5_T_7 @[cache.scala 269:118]
-              _part_5_WIRE[5] <= _part_5_T_8 @[cache.scala 269:118]
-              _part_5_WIRE[6] <= _part_5_T_9 @[cache.scala 269:118]
-              _part_5_WIRE[7] <= _part_5_T_10 @[cache.scala 269:118]
-              _part_5_WIRE[8] <= _part_5_T_11 @[cache.scala 269:118]
-              _part_5_WIRE[9] <= _part_5_T_12 @[cache.scala 269:118]
-              _part_5_WIRE[10] <= _part_5_T_13 @[cache.scala 269:118]
-              _part_5_WIRE[11] <= _part_5_T_14 @[cache.scala 269:118]
-              _part_5_WIRE[12] <= _part_5_T_15 @[cache.scala 269:118]
-              _part_5_WIRE[13] <= _part_5_T_16 @[cache.scala 269:118]
-              _part_5_WIRE[14] <= _part_5_T_17 @[cache.scala 269:118]
-              _part_5_WIRE[15] <= _part_5_T_18 @[cache.scala 269:118]
-              node _part_5_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_20 = bits(_part_5_WIRE[_part_5_T_19], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_21 = shl(_part_5_T_20, 40) @[cache.scala 269:267]
-              node _part_5_T_22 = mux(_part_5_T, _part_5_T_2, _part_5_T_21) @[cache.scala 268:79]
-              part[5] <= _part_5_T_22 @[cache.scala 268:73]
-              node _part_6_T = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_1 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_2 = shl(_part_6_T_1, 48) @[cache.scala 268:142]
-              node _part_6_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE[0] <= _part_6_T_3 @[cache.scala 269:118]
-              _part_6_WIRE[1] <= _part_6_T_4 @[cache.scala 269:118]
-              _part_6_WIRE[2] <= _part_6_T_5 @[cache.scala 269:118]
-              _part_6_WIRE[3] <= _part_6_T_6 @[cache.scala 269:118]
-              _part_6_WIRE[4] <= _part_6_T_7 @[cache.scala 269:118]
-              _part_6_WIRE[5] <= _part_6_T_8 @[cache.scala 269:118]
-              _part_6_WIRE[6] <= _part_6_T_9 @[cache.scala 269:118]
-              _part_6_WIRE[7] <= _part_6_T_10 @[cache.scala 269:118]
-              _part_6_WIRE[8] <= _part_6_T_11 @[cache.scala 269:118]
-              _part_6_WIRE[9] <= _part_6_T_12 @[cache.scala 269:118]
-              _part_6_WIRE[10] <= _part_6_T_13 @[cache.scala 269:118]
-              _part_6_WIRE[11] <= _part_6_T_14 @[cache.scala 269:118]
-              _part_6_WIRE[12] <= _part_6_T_15 @[cache.scala 269:118]
-              _part_6_WIRE[13] <= _part_6_T_16 @[cache.scala 269:118]
-              _part_6_WIRE[14] <= _part_6_T_17 @[cache.scala 269:118]
-              _part_6_WIRE[15] <= _part_6_T_18 @[cache.scala 269:118]
-              node _part_6_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_20 = bits(_part_6_WIRE[_part_6_T_19], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_21 = shl(_part_6_T_20, 48) @[cache.scala 269:267]
-              node _part_6_T_22 = mux(_part_6_T, _part_6_T_2, _part_6_T_21) @[cache.scala 268:79]
-              part[6] <= _part_6_T_22 @[cache.scala 268:73]
-              node _part_7_T = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_1 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_2 = shl(_part_7_T_1, 56) @[cache.scala 268:142]
-              node _part_7_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE[0] <= _part_7_T_3 @[cache.scala 269:118]
-              _part_7_WIRE[1] <= _part_7_T_4 @[cache.scala 269:118]
-              _part_7_WIRE[2] <= _part_7_T_5 @[cache.scala 269:118]
-              _part_7_WIRE[3] <= _part_7_T_6 @[cache.scala 269:118]
-              _part_7_WIRE[4] <= _part_7_T_7 @[cache.scala 269:118]
-              _part_7_WIRE[5] <= _part_7_T_8 @[cache.scala 269:118]
-              _part_7_WIRE[6] <= _part_7_T_9 @[cache.scala 269:118]
-              _part_7_WIRE[7] <= _part_7_T_10 @[cache.scala 269:118]
-              _part_7_WIRE[8] <= _part_7_T_11 @[cache.scala 269:118]
-              _part_7_WIRE[9] <= _part_7_T_12 @[cache.scala 269:118]
-              _part_7_WIRE[10] <= _part_7_T_13 @[cache.scala 269:118]
-              _part_7_WIRE[11] <= _part_7_T_14 @[cache.scala 269:118]
-              _part_7_WIRE[12] <= _part_7_T_15 @[cache.scala 269:118]
-              _part_7_WIRE[13] <= _part_7_T_16 @[cache.scala 269:118]
-              _part_7_WIRE[14] <= _part_7_T_17 @[cache.scala 269:118]
-              _part_7_WIRE[15] <= _part_7_T_18 @[cache.scala 269:118]
-              node _part_7_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_20 = bits(_part_7_WIRE[_part_7_T_19], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_21 = shl(_part_7_T_20, 56) @[cache.scala 269:267]
-              node _part_7_T_22 = mux(_part_7_T, _part_7_T_2, _part_7_T_21) @[cache.scala 268:79]
-              part[7] <= _part_7_T_22 @[cache.scala 268:73]
-              node _result_T = or(part[0], part[1]) @[cache.scala 276:83]
-              node _result_T_1 = or(_result_T, part[2]) @[cache.scala 276:83]
-              node _result_T_2 = or(_result_T_1, part[3]) @[cache.scala 276:83]
-              node _result_T_3 = or(_result_T_2, part[4]) @[cache.scala 276:83]
-              node _result_T_4 = or(_result_T_3, part[5]) @[cache.scala 276:83]
-              node _result_T_5 = or(_result_T_4, part[6]) @[cache.scala 276:83]
-              node result = or(_result_T_5, part[7]) @[cache.scala 276:83]
-              node _cache_data_T = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_1 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_2 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_3 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_4 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_5 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_6 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_7 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_8 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_9 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_10 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_11 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_12 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_13 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_14 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_15 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data : UInt<64>[16] @[cache.scala 277:94]
-              cache_data[0] <= _cache_data_T @[cache.scala 277:94]
-              cache_data[1] <= _cache_data_T_1 @[cache.scala 277:94]
-              cache_data[2] <= _cache_data_T_2 @[cache.scala 277:94]
-              cache_data[3] <= _cache_data_T_3 @[cache.scala 277:94]
-              cache_data[4] <= _cache_data_T_4 @[cache.scala 277:94]
-              cache_data[5] <= _cache_data_T_5 @[cache.scala 277:94]
-              cache_data[6] <= _cache_data_T_6 @[cache.scala 277:94]
-              cache_data[7] <= _cache_data_T_7 @[cache.scala 277:94]
-              cache_data[8] <= _cache_data_T_8 @[cache.scala 277:94]
-              cache_data[9] <= _cache_data_T_9 @[cache.scala 277:94]
-              cache_data[10] <= _cache_data_T_10 @[cache.scala 277:94]
-              cache_data[11] <= _cache_data_T_11 @[cache.scala 277:94]
-              cache_data[12] <= _cache_data_T_12 @[cache.scala 277:94]
-              cache_data[13] <= _cache_data_T_13 @[cache.scala 277:94]
-              cache_data[14] <= _cache_data_T_14 @[cache.scala 277:94]
-              cache_data[15] <= _cache_data_T_15 @[cache.scala 277:94]
-              node _T_21 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data[_T_21] <= result @[cache.scala 278:131]
-              node data_mem_0_io_data_write_data_lo_lo_lo = cat(cache_data[1], cache_data[0]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_lo_hi = cat(cache_data[3], cache_data[2]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_lo = cat(data_mem_0_io_data_write_data_lo_lo_hi, data_mem_0_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi_lo = cat(cache_data[5], cache_data[4]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi_hi = cat(cache_data[7], cache_data[6]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo_hi = cat(data_mem_0_io_data_write_data_lo_hi_hi, data_mem_0_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_lo = cat(data_mem_0_io_data_write_data_lo_hi, data_mem_0_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo_lo = cat(cache_data[9], cache_data[8]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo_hi = cat(cache_data[11], cache_data[10]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_lo = cat(data_mem_0_io_data_write_data_hi_lo_hi, data_mem_0_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi_lo = cat(cache_data[13], cache_data[12]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi_hi = cat(cache_data[15], cache_data[14]) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi_hi = cat(data_mem_0_io_data_write_data_hi_hi_hi, data_mem_0_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_0_io_data_write_data_hi = cat(data_mem_0_io_data_write_data_hi_hi, data_mem_0_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_0_io_data_write_data_T = cat(data_mem_0_io_data_write_data_hi, data_mem_0_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[1] : @[cache.scala 256:66]
-              data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_1.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_1 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_23 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_24 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_25 = shl(_part_0_T_24, 0) @[cache.scala 268:142]
-              node _part_0_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_1[0] <= _part_0_T_26 @[cache.scala 269:118]
-              _part_0_WIRE_1[1] <= _part_0_T_27 @[cache.scala 269:118]
-              _part_0_WIRE_1[2] <= _part_0_T_28 @[cache.scala 269:118]
-              _part_0_WIRE_1[3] <= _part_0_T_29 @[cache.scala 269:118]
-              _part_0_WIRE_1[4] <= _part_0_T_30 @[cache.scala 269:118]
-              _part_0_WIRE_1[5] <= _part_0_T_31 @[cache.scala 269:118]
-              _part_0_WIRE_1[6] <= _part_0_T_32 @[cache.scala 269:118]
-              _part_0_WIRE_1[7] <= _part_0_T_33 @[cache.scala 269:118]
-              _part_0_WIRE_1[8] <= _part_0_T_34 @[cache.scala 269:118]
-              _part_0_WIRE_1[9] <= _part_0_T_35 @[cache.scala 269:118]
-              _part_0_WIRE_1[10] <= _part_0_T_36 @[cache.scala 269:118]
-              _part_0_WIRE_1[11] <= _part_0_T_37 @[cache.scala 269:118]
-              _part_0_WIRE_1[12] <= _part_0_T_38 @[cache.scala 269:118]
-              _part_0_WIRE_1[13] <= _part_0_T_39 @[cache.scala 269:118]
-              _part_0_WIRE_1[14] <= _part_0_T_40 @[cache.scala 269:118]
-              _part_0_WIRE_1[15] <= _part_0_T_41 @[cache.scala 269:118]
-              node _part_0_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_43 = bits(_part_0_WIRE_1[_part_0_T_42], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_44 = shl(_part_0_T_43, 0) @[cache.scala 269:267]
-              node _part_0_T_45 = mux(_part_0_T_23, _part_0_T_25, _part_0_T_44) @[cache.scala 268:79]
-              part_1[0] <= _part_0_T_45 @[cache.scala 268:73]
-              node _part_1_T_23 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_24 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_25 = shl(_part_1_T_24, 8) @[cache.scala 268:142]
-              node _part_1_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_1[0] <= _part_1_T_26 @[cache.scala 269:118]
-              _part_1_WIRE_1[1] <= _part_1_T_27 @[cache.scala 269:118]
-              _part_1_WIRE_1[2] <= _part_1_T_28 @[cache.scala 269:118]
-              _part_1_WIRE_1[3] <= _part_1_T_29 @[cache.scala 269:118]
-              _part_1_WIRE_1[4] <= _part_1_T_30 @[cache.scala 269:118]
-              _part_1_WIRE_1[5] <= _part_1_T_31 @[cache.scala 269:118]
-              _part_1_WIRE_1[6] <= _part_1_T_32 @[cache.scala 269:118]
-              _part_1_WIRE_1[7] <= _part_1_T_33 @[cache.scala 269:118]
-              _part_1_WIRE_1[8] <= _part_1_T_34 @[cache.scala 269:118]
-              _part_1_WIRE_1[9] <= _part_1_T_35 @[cache.scala 269:118]
-              _part_1_WIRE_1[10] <= _part_1_T_36 @[cache.scala 269:118]
-              _part_1_WIRE_1[11] <= _part_1_T_37 @[cache.scala 269:118]
-              _part_1_WIRE_1[12] <= _part_1_T_38 @[cache.scala 269:118]
-              _part_1_WIRE_1[13] <= _part_1_T_39 @[cache.scala 269:118]
-              _part_1_WIRE_1[14] <= _part_1_T_40 @[cache.scala 269:118]
-              _part_1_WIRE_1[15] <= _part_1_T_41 @[cache.scala 269:118]
-              node _part_1_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_43 = bits(_part_1_WIRE_1[_part_1_T_42], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_44 = shl(_part_1_T_43, 8) @[cache.scala 269:267]
-              node _part_1_T_45 = mux(_part_1_T_23, _part_1_T_25, _part_1_T_44) @[cache.scala 268:79]
-              part_1[1] <= _part_1_T_45 @[cache.scala 268:73]
-              node _part_2_T_23 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_24 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_25 = shl(_part_2_T_24, 16) @[cache.scala 268:142]
-              node _part_2_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_1[0] <= _part_2_T_26 @[cache.scala 269:118]
-              _part_2_WIRE_1[1] <= _part_2_T_27 @[cache.scala 269:118]
-              _part_2_WIRE_1[2] <= _part_2_T_28 @[cache.scala 269:118]
-              _part_2_WIRE_1[3] <= _part_2_T_29 @[cache.scala 269:118]
-              _part_2_WIRE_1[4] <= _part_2_T_30 @[cache.scala 269:118]
-              _part_2_WIRE_1[5] <= _part_2_T_31 @[cache.scala 269:118]
-              _part_2_WIRE_1[6] <= _part_2_T_32 @[cache.scala 269:118]
-              _part_2_WIRE_1[7] <= _part_2_T_33 @[cache.scala 269:118]
-              _part_2_WIRE_1[8] <= _part_2_T_34 @[cache.scala 269:118]
-              _part_2_WIRE_1[9] <= _part_2_T_35 @[cache.scala 269:118]
-              _part_2_WIRE_1[10] <= _part_2_T_36 @[cache.scala 269:118]
-              _part_2_WIRE_1[11] <= _part_2_T_37 @[cache.scala 269:118]
-              _part_2_WIRE_1[12] <= _part_2_T_38 @[cache.scala 269:118]
-              _part_2_WIRE_1[13] <= _part_2_T_39 @[cache.scala 269:118]
-              _part_2_WIRE_1[14] <= _part_2_T_40 @[cache.scala 269:118]
-              _part_2_WIRE_1[15] <= _part_2_T_41 @[cache.scala 269:118]
-              node _part_2_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_43 = bits(_part_2_WIRE_1[_part_2_T_42], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_44 = shl(_part_2_T_43, 16) @[cache.scala 269:267]
-              node _part_2_T_45 = mux(_part_2_T_23, _part_2_T_25, _part_2_T_44) @[cache.scala 268:79]
-              part_1[2] <= _part_2_T_45 @[cache.scala 268:73]
-              node _part_3_T_23 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_24 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_25 = shl(_part_3_T_24, 24) @[cache.scala 268:142]
-              node _part_3_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_1[0] <= _part_3_T_26 @[cache.scala 269:118]
-              _part_3_WIRE_1[1] <= _part_3_T_27 @[cache.scala 269:118]
-              _part_3_WIRE_1[2] <= _part_3_T_28 @[cache.scala 269:118]
-              _part_3_WIRE_1[3] <= _part_3_T_29 @[cache.scala 269:118]
-              _part_3_WIRE_1[4] <= _part_3_T_30 @[cache.scala 269:118]
-              _part_3_WIRE_1[5] <= _part_3_T_31 @[cache.scala 269:118]
-              _part_3_WIRE_1[6] <= _part_3_T_32 @[cache.scala 269:118]
-              _part_3_WIRE_1[7] <= _part_3_T_33 @[cache.scala 269:118]
-              _part_3_WIRE_1[8] <= _part_3_T_34 @[cache.scala 269:118]
-              _part_3_WIRE_1[9] <= _part_3_T_35 @[cache.scala 269:118]
-              _part_3_WIRE_1[10] <= _part_3_T_36 @[cache.scala 269:118]
-              _part_3_WIRE_1[11] <= _part_3_T_37 @[cache.scala 269:118]
-              _part_3_WIRE_1[12] <= _part_3_T_38 @[cache.scala 269:118]
-              _part_3_WIRE_1[13] <= _part_3_T_39 @[cache.scala 269:118]
-              _part_3_WIRE_1[14] <= _part_3_T_40 @[cache.scala 269:118]
-              _part_3_WIRE_1[15] <= _part_3_T_41 @[cache.scala 269:118]
-              node _part_3_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_43 = bits(_part_3_WIRE_1[_part_3_T_42], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_44 = shl(_part_3_T_43, 24) @[cache.scala 269:267]
-              node _part_3_T_45 = mux(_part_3_T_23, _part_3_T_25, _part_3_T_44) @[cache.scala 268:79]
-              part_1[3] <= _part_3_T_45 @[cache.scala 268:73]
-              node _part_4_T_23 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_24 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_25 = shl(_part_4_T_24, 32) @[cache.scala 268:142]
-              node _part_4_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_1[0] <= _part_4_T_26 @[cache.scala 269:118]
-              _part_4_WIRE_1[1] <= _part_4_T_27 @[cache.scala 269:118]
-              _part_4_WIRE_1[2] <= _part_4_T_28 @[cache.scala 269:118]
-              _part_4_WIRE_1[3] <= _part_4_T_29 @[cache.scala 269:118]
-              _part_4_WIRE_1[4] <= _part_4_T_30 @[cache.scala 269:118]
-              _part_4_WIRE_1[5] <= _part_4_T_31 @[cache.scala 269:118]
-              _part_4_WIRE_1[6] <= _part_4_T_32 @[cache.scala 269:118]
-              _part_4_WIRE_1[7] <= _part_4_T_33 @[cache.scala 269:118]
-              _part_4_WIRE_1[8] <= _part_4_T_34 @[cache.scala 269:118]
-              _part_4_WIRE_1[9] <= _part_4_T_35 @[cache.scala 269:118]
-              _part_4_WIRE_1[10] <= _part_4_T_36 @[cache.scala 269:118]
-              _part_4_WIRE_1[11] <= _part_4_T_37 @[cache.scala 269:118]
-              _part_4_WIRE_1[12] <= _part_4_T_38 @[cache.scala 269:118]
-              _part_4_WIRE_1[13] <= _part_4_T_39 @[cache.scala 269:118]
-              _part_4_WIRE_1[14] <= _part_4_T_40 @[cache.scala 269:118]
-              _part_4_WIRE_1[15] <= _part_4_T_41 @[cache.scala 269:118]
-              node _part_4_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_43 = bits(_part_4_WIRE_1[_part_4_T_42], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_44 = shl(_part_4_T_43, 32) @[cache.scala 269:267]
-              node _part_4_T_45 = mux(_part_4_T_23, _part_4_T_25, _part_4_T_44) @[cache.scala 268:79]
-              part_1[4] <= _part_4_T_45 @[cache.scala 268:73]
-              node _part_5_T_23 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_24 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_25 = shl(_part_5_T_24, 40) @[cache.scala 268:142]
-              node _part_5_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_1[0] <= _part_5_T_26 @[cache.scala 269:118]
-              _part_5_WIRE_1[1] <= _part_5_T_27 @[cache.scala 269:118]
-              _part_5_WIRE_1[2] <= _part_5_T_28 @[cache.scala 269:118]
-              _part_5_WIRE_1[3] <= _part_5_T_29 @[cache.scala 269:118]
-              _part_5_WIRE_1[4] <= _part_5_T_30 @[cache.scala 269:118]
-              _part_5_WIRE_1[5] <= _part_5_T_31 @[cache.scala 269:118]
-              _part_5_WIRE_1[6] <= _part_5_T_32 @[cache.scala 269:118]
-              _part_5_WIRE_1[7] <= _part_5_T_33 @[cache.scala 269:118]
-              _part_5_WIRE_1[8] <= _part_5_T_34 @[cache.scala 269:118]
-              _part_5_WIRE_1[9] <= _part_5_T_35 @[cache.scala 269:118]
-              _part_5_WIRE_1[10] <= _part_5_T_36 @[cache.scala 269:118]
-              _part_5_WIRE_1[11] <= _part_5_T_37 @[cache.scala 269:118]
-              _part_5_WIRE_1[12] <= _part_5_T_38 @[cache.scala 269:118]
-              _part_5_WIRE_1[13] <= _part_5_T_39 @[cache.scala 269:118]
-              _part_5_WIRE_1[14] <= _part_5_T_40 @[cache.scala 269:118]
-              _part_5_WIRE_1[15] <= _part_5_T_41 @[cache.scala 269:118]
-              node _part_5_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_43 = bits(_part_5_WIRE_1[_part_5_T_42], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_44 = shl(_part_5_T_43, 40) @[cache.scala 269:267]
-              node _part_5_T_45 = mux(_part_5_T_23, _part_5_T_25, _part_5_T_44) @[cache.scala 268:79]
-              part_1[5] <= _part_5_T_45 @[cache.scala 268:73]
-              node _part_6_T_23 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_24 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_25 = shl(_part_6_T_24, 48) @[cache.scala 268:142]
-              node _part_6_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_1[0] <= _part_6_T_26 @[cache.scala 269:118]
-              _part_6_WIRE_1[1] <= _part_6_T_27 @[cache.scala 269:118]
-              _part_6_WIRE_1[2] <= _part_6_T_28 @[cache.scala 269:118]
-              _part_6_WIRE_1[3] <= _part_6_T_29 @[cache.scala 269:118]
-              _part_6_WIRE_1[4] <= _part_6_T_30 @[cache.scala 269:118]
-              _part_6_WIRE_1[5] <= _part_6_T_31 @[cache.scala 269:118]
-              _part_6_WIRE_1[6] <= _part_6_T_32 @[cache.scala 269:118]
-              _part_6_WIRE_1[7] <= _part_6_T_33 @[cache.scala 269:118]
-              _part_6_WIRE_1[8] <= _part_6_T_34 @[cache.scala 269:118]
-              _part_6_WIRE_1[9] <= _part_6_T_35 @[cache.scala 269:118]
-              _part_6_WIRE_1[10] <= _part_6_T_36 @[cache.scala 269:118]
-              _part_6_WIRE_1[11] <= _part_6_T_37 @[cache.scala 269:118]
-              _part_6_WIRE_1[12] <= _part_6_T_38 @[cache.scala 269:118]
-              _part_6_WIRE_1[13] <= _part_6_T_39 @[cache.scala 269:118]
-              _part_6_WIRE_1[14] <= _part_6_T_40 @[cache.scala 269:118]
-              _part_6_WIRE_1[15] <= _part_6_T_41 @[cache.scala 269:118]
-              node _part_6_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_43 = bits(_part_6_WIRE_1[_part_6_T_42], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_44 = shl(_part_6_T_43, 48) @[cache.scala 269:267]
-              node _part_6_T_45 = mux(_part_6_T_23, _part_6_T_25, _part_6_T_44) @[cache.scala 268:79]
-              part_1[6] <= _part_6_T_45 @[cache.scala 268:73]
-              node _part_7_T_23 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_24 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_25 = shl(_part_7_T_24, 56) @[cache.scala 268:142]
-              node _part_7_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_1 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_1[0] <= _part_7_T_26 @[cache.scala 269:118]
-              _part_7_WIRE_1[1] <= _part_7_T_27 @[cache.scala 269:118]
-              _part_7_WIRE_1[2] <= _part_7_T_28 @[cache.scala 269:118]
-              _part_7_WIRE_1[3] <= _part_7_T_29 @[cache.scala 269:118]
-              _part_7_WIRE_1[4] <= _part_7_T_30 @[cache.scala 269:118]
-              _part_7_WIRE_1[5] <= _part_7_T_31 @[cache.scala 269:118]
-              _part_7_WIRE_1[6] <= _part_7_T_32 @[cache.scala 269:118]
-              _part_7_WIRE_1[7] <= _part_7_T_33 @[cache.scala 269:118]
-              _part_7_WIRE_1[8] <= _part_7_T_34 @[cache.scala 269:118]
-              _part_7_WIRE_1[9] <= _part_7_T_35 @[cache.scala 269:118]
-              _part_7_WIRE_1[10] <= _part_7_T_36 @[cache.scala 269:118]
-              _part_7_WIRE_1[11] <= _part_7_T_37 @[cache.scala 269:118]
-              _part_7_WIRE_1[12] <= _part_7_T_38 @[cache.scala 269:118]
-              _part_7_WIRE_1[13] <= _part_7_T_39 @[cache.scala 269:118]
-              _part_7_WIRE_1[14] <= _part_7_T_40 @[cache.scala 269:118]
-              _part_7_WIRE_1[15] <= _part_7_T_41 @[cache.scala 269:118]
-              node _part_7_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_43 = bits(_part_7_WIRE_1[_part_7_T_42], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_44 = shl(_part_7_T_43, 56) @[cache.scala 269:267]
-              node _part_7_T_45 = mux(_part_7_T_23, _part_7_T_25, _part_7_T_44) @[cache.scala 268:79]
-              part_1[7] <= _part_7_T_45 @[cache.scala 268:73]
-              node _result_T_6 = or(part_1[0], part_1[1]) @[cache.scala 276:83]
-              node _result_T_7 = or(_result_T_6, part_1[2]) @[cache.scala 276:83]
-              node _result_T_8 = or(_result_T_7, part_1[3]) @[cache.scala 276:83]
-              node _result_T_9 = or(_result_T_8, part_1[4]) @[cache.scala 276:83]
-              node _result_T_10 = or(_result_T_9, part_1[5]) @[cache.scala 276:83]
-              node _result_T_11 = or(_result_T_10, part_1[6]) @[cache.scala 276:83]
-              node result_1 = or(_result_T_11, part_1[7]) @[cache.scala 276:83]
-              node _cache_data_T_16 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_17 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_18 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_19 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_20 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_21 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_22 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_23 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_24 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_25 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_26 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_27 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_28 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_29 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_30 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_31 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_1 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_1[0] <= _cache_data_T_16 @[cache.scala 277:94]
-              cache_data_1[1] <= _cache_data_T_17 @[cache.scala 277:94]
-              cache_data_1[2] <= _cache_data_T_18 @[cache.scala 277:94]
-              cache_data_1[3] <= _cache_data_T_19 @[cache.scala 277:94]
-              cache_data_1[4] <= _cache_data_T_20 @[cache.scala 277:94]
-              cache_data_1[5] <= _cache_data_T_21 @[cache.scala 277:94]
-              cache_data_1[6] <= _cache_data_T_22 @[cache.scala 277:94]
-              cache_data_1[7] <= _cache_data_T_23 @[cache.scala 277:94]
-              cache_data_1[8] <= _cache_data_T_24 @[cache.scala 277:94]
-              cache_data_1[9] <= _cache_data_T_25 @[cache.scala 277:94]
-              cache_data_1[10] <= _cache_data_T_26 @[cache.scala 277:94]
-              cache_data_1[11] <= _cache_data_T_27 @[cache.scala 277:94]
-              cache_data_1[12] <= _cache_data_T_28 @[cache.scala 277:94]
-              cache_data_1[13] <= _cache_data_T_29 @[cache.scala 277:94]
-              cache_data_1[14] <= _cache_data_T_30 @[cache.scala 277:94]
-              cache_data_1[15] <= _cache_data_T_31 @[cache.scala 277:94]
-              node _T_22 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_1[_T_22] <= result_1 @[cache.scala 278:131]
-              node data_mem_1_io_data_write_data_lo_lo_lo = cat(cache_data_1[1], cache_data_1[0]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_lo_hi = cat(cache_data_1[3], cache_data_1[2]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_lo = cat(data_mem_1_io_data_write_data_lo_lo_hi, data_mem_1_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi_lo = cat(cache_data_1[5], cache_data_1[4]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi_hi = cat(cache_data_1[7], cache_data_1[6]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo_hi = cat(data_mem_1_io_data_write_data_lo_hi_hi, data_mem_1_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_lo = cat(data_mem_1_io_data_write_data_lo_hi, data_mem_1_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo_lo = cat(cache_data_1[9], cache_data_1[8]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo_hi = cat(cache_data_1[11], cache_data_1[10]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_lo = cat(data_mem_1_io_data_write_data_hi_lo_hi, data_mem_1_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi_lo = cat(cache_data_1[13], cache_data_1[12]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi_hi = cat(cache_data_1[15], cache_data_1[14]) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi_hi = cat(data_mem_1_io_data_write_data_hi_hi_hi, data_mem_1_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_1_io_data_write_data_hi = cat(data_mem_1_io_data_write_data_hi_hi, data_mem_1_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_1_io_data_write_data_T = cat(data_mem_1_io_data_write_data_hi, data_mem_1_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[2] : @[cache.scala 256:66]
-              data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_2.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_2 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_46 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_47 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_48 = shl(_part_0_T_47, 0) @[cache.scala 268:142]
-              node _part_0_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_2[0] <= _part_0_T_49 @[cache.scala 269:118]
-              _part_0_WIRE_2[1] <= _part_0_T_50 @[cache.scala 269:118]
-              _part_0_WIRE_2[2] <= _part_0_T_51 @[cache.scala 269:118]
-              _part_0_WIRE_2[3] <= _part_0_T_52 @[cache.scala 269:118]
-              _part_0_WIRE_2[4] <= _part_0_T_53 @[cache.scala 269:118]
-              _part_0_WIRE_2[5] <= _part_0_T_54 @[cache.scala 269:118]
-              _part_0_WIRE_2[6] <= _part_0_T_55 @[cache.scala 269:118]
-              _part_0_WIRE_2[7] <= _part_0_T_56 @[cache.scala 269:118]
-              _part_0_WIRE_2[8] <= _part_0_T_57 @[cache.scala 269:118]
-              _part_0_WIRE_2[9] <= _part_0_T_58 @[cache.scala 269:118]
-              _part_0_WIRE_2[10] <= _part_0_T_59 @[cache.scala 269:118]
-              _part_0_WIRE_2[11] <= _part_0_T_60 @[cache.scala 269:118]
-              _part_0_WIRE_2[12] <= _part_0_T_61 @[cache.scala 269:118]
-              _part_0_WIRE_2[13] <= _part_0_T_62 @[cache.scala 269:118]
-              _part_0_WIRE_2[14] <= _part_0_T_63 @[cache.scala 269:118]
-              _part_0_WIRE_2[15] <= _part_0_T_64 @[cache.scala 269:118]
-              node _part_0_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_66 = bits(_part_0_WIRE_2[_part_0_T_65], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_67 = shl(_part_0_T_66, 0) @[cache.scala 269:267]
-              node _part_0_T_68 = mux(_part_0_T_46, _part_0_T_48, _part_0_T_67) @[cache.scala 268:79]
-              part_2[0] <= _part_0_T_68 @[cache.scala 268:73]
-              node _part_1_T_46 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_47 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_48 = shl(_part_1_T_47, 8) @[cache.scala 268:142]
-              node _part_1_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_2[0] <= _part_1_T_49 @[cache.scala 269:118]
-              _part_1_WIRE_2[1] <= _part_1_T_50 @[cache.scala 269:118]
-              _part_1_WIRE_2[2] <= _part_1_T_51 @[cache.scala 269:118]
-              _part_1_WIRE_2[3] <= _part_1_T_52 @[cache.scala 269:118]
-              _part_1_WIRE_2[4] <= _part_1_T_53 @[cache.scala 269:118]
-              _part_1_WIRE_2[5] <= _part_1_T_54 @[cache.scala 269:118]
-              _part_1_WIRE_2[6] <= _part_1_T_55 @[cache.scala 269:118]
-              _part_1_WIRE_2[7] <= _part_1_T_56 @[cache.scala 269:118]
-              _part_1_WIRE_2[8] <= _part_1_T_57 @[cache.scala 269:118]
-              _part_1_WIRE_2[9] <= _part_1_T_58 @[cache.scala 269:118]
-              _part_1_WIRE_2[10] <= _part_1_T_59 @[cache.scala 269:118]
-              _part_1_WIRE_2[11] <= _part_1_T_60 @[cache.scala 269:118]
-              _part_1_WIRE_2[12] <= _part_1_T_61 @[cache.scala 269:118]
-              _part_1_WIRE_2[13] <= _part_1_T_62 @[cache.scala 269:118]
-              _part_1_WIRE_2[14] <= _part_1_T_63 @[cache.scala 269:118]
-              _part_1_WIRE_2[15] <= _part_1_T_64 @[cache.scala 269:118]
-              node _part_1_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_66 = bits(_part_1_WIRE_2[_part_1_T_65], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_67 = shl(_part_1_T_66, 8) @[cache.scala 269:267]
-              node _part_1_T_68 = mux(_part_1_T_46, _part_1_T_48, _part_1_T_67) @[cache.scala 268:79]
-              part_2[1] <= _part_1_T_68 @[cache.scala 268:73]
-              node _part_2_T_46 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_47 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_48 = shl(_part_2_T_47, 16) @[cache.scala 268:142]
-              node _part_2_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_2[0] <= _part_2_T_49 @[cache.scala 269:118]
-              _part_2_WIRE_2[1] <= _part_2_T_50 @[cache.scala 269:118]
-              _part_2_WIRE_2[2] <= _part_2_T_51 @[cache.scala 269:118]
-              _part_2_WIRE_2[3] <= _part_2_T_52 @[cache.scala 269:118]
-              _part_2_WIRE_2[4] <= _part_2_T_53 @[cache.scala 269:118]
-              _part_2_WIRE_2[5] <= _part_2_T_54 @[cache.scala 269:118]
-              _part_2_WIRE_2[6] <= _part_2_T_55 @[cache.scala 269:118]
-              _part_2_WIRE_2[7] <= _part_2_T_56 @[cache.scala 269:118]
-              _part_2_WIRE_2[8] <= _part_2_T_57 @[cache.scala 269:118]
-              _part_2_WIRE_2[9] <= _part_2_T_58 @[cache.scala 269:118]
-              _part_2_WIRE_2[10] <= _part_2_T_59 @[cache.scala 269:118]
-              _part_2_WIRE_2[11] <= _part_2_T_60 @[cache.scala 269:118]
-              _part_2_WIRE_2[12] <= _part_2_T_61 @[cache.scala 269:118]
-              _part_2_WIRE_2[13] <= _part_2_T_62 @[cache.scala 269:118]
-              _part_2_WIRE_2[14] <= _part_2_T_63 @[cache.scala 269:118]
-              _part_2_WIRE_2[15] <= _part_2_T_64 @[cache.scala 269:118]
-              node _part_2_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_66 = bits(_part_2_WIRE_2[_part_2_T_65], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_67 = shl(_part_2_T_66, 16) @[cache.scala 269:267]
-              node _part_2_T_68 = mux(_part_2_T_46, _part_2_T_48, _part_2_T_67) @[cache.scala 268:79]
-              part_2[2] <= _part_2_T_68 @[cache.scala 268:73]
-              node _part_3_T_46 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_47 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_48 = shl(_part_3_T_47, 24) @[cache.scala 268:142]
-              node _part_3_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_2[0] <= _part_3_T_49 @[cache.scala 269:118]
-              _part_3_WIRE_2[1] <= _part_3_T_50 @[cache.scala 269:118]
-              _part_3_WIRE_2[2] <= _part_3_T_51 @[cache.scala 269:118]
-              _part_3_WIRE_2[3] <= _part_3_T_52 @[cache.scala 269:118]
-              _part_3_WIRE_2[4] <= _part_3_T_53 @[cache.scala 269:118]
-              _part_3_WIRE_2[5] <= _part_3_T_54 @[cache.scala 269:118]
-              _part_3_WIRE_2[6] <= _part_3_T_55 @[cache.scala 269:118]
-              _part_3_WIRE_2[7] <= _part_3_T_56 @[cache.scala 269:118]
-              _part_3_WIRE_2[8] <= _part_3_T_57 @[cache.scala 269:118]
-              _part_3_WIRE_2[9] <= _part_3_T_58 @[cache.scala 269:118]
-              _part_3_WIRE_2[10] <= _part_3_T_59 @[cache.scala 269:118]
-              _part_3_WIRE_2[11] <= _part_3_T_60 @[cache.scala 269:118]
-              _part_3_WIRE_2[12] <= _part_3_T_61 @[cache.scala 269:118]
-              _part_3_WIRE_2[13] <= _part_3_T_62 @[cache.scala 269:118]
-              _part_3_WIRE_2[14] <= _part_3_T_63 @[cache.scala 269:118]
-              _part_3_WIRE_2[15] <= _part_3_T_64 @[cache.scala 269:118]
-              node _part_3_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_66 = bits(_part_3_WIRE_2[_part_3_T_65], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_67 = shl(_part_3_T_66, 24) @[cache.scala 269:267]
-              node _part_3_T_68 = mux(_part_3_T_46, _part_3_T_48, _part_3_T_67) @[cache.scala 268:79]
-              part_2[3] <= _part_3_T_68 @[cache.scala 268:73]
-              node _part_4_T_46 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_47 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_48 = shl(_part_4_T_47, 32) @[cache.scala 268:142]
-              node _part_4_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_2[0] <= _part_4_T_49 @[cache.scala 269:118]
-              _part_4_WIRE_2[1] <= _part_4_T_50 @[cache.scala 269:118]
-              _part_4_WIRE_2[2] <= _part_4_T_51 @[cache.scala 269:118]
-              _part_4_WIRE_2[3] <= _part_4_T_52 @[cache.scala 269:118]
-              _part_4_WIRE_2[4] <= _part_4_T_53 @[cache.scala 269:118]
-              _part_4_WIRE_2[5] <= _part_4_T_54 @[cache.scala 269:118]
-              _part_4_WIRE_2[6] <= _part_4_T_55 @[cache.scala 269:118]
-              _part_4_WIRE_2[7] <= _part_4_T_56 @[cache.scala 269:118]
-              _part_4_WIRE_2[8] <= _part_4_T_57 @[cache.scala 269:118]
-              _part_4_WIRE_2[9] <= _part_4_T_58 @[cache.scala 269:118]
-              _part_4_WIRE_2[10] <= _part_4_T_59 @[cache.scala 269:118]
-              _part_4_WIRE_2[11] <= _part_4_T_60 @[cache.scala 269:118]
-              _part_4_WIRE_2[12] <= _part_4_T_61 @[cache.scala 269:118]
-              _part_4_WIRE_2[13] <= _part_4_T_62 @[cache.scala 269:118]
-              _part_4_WIRE_2[14] <= _part_4_T_63 @[cache.scala 269:118]
-              _part_4_WIRE_2[15] <= _part_4_T_64 @[cache.scala 269:118]
-              node _part_4_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_66 = bits(_part_4_WIRE_2[_part_4_T_65], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_67 = shl(_part_4_T_66, 32) @[cache.scala 269:267]
-              node _part_4_T_68 = mux(_part_4_T_46, _part_4_T_48, _part_4_T_67) @[cache.scala 268:79]
-              part_2[4] <= _part_4_T_68 @[cache.scala 268:73]
-              node _part_5_T_46 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_47 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_48 = shl(_part_5_T_47, 40) @[cache.scala 268:142]
-              node _part_5_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_2[0] <= _part_5_T_49 @[cache.scala 269:118]
-              _part_5_WIRE_2[1] <= _part_5_T_50 @[cache.scala 269:118]
-              _part_5_WIRE_2[2] <= _part_5_T_51 @[cache.scala 269:118]
-              _part_5_WIRE_2[3] <= _part_5_T_52 @[cache.scala 269:118]
-              _part_5_WIRE_2[4] <= _part_5_T_53 @[cache.scala 269:118]
-              _part_5_WIRE_2[5] <= _part_5_T_54 @[cache.scala 269:118]
-              _part_5_WIRE_2[6] <= _part_5_T_55 @[cache.scala 269:118]
-              _part_5_WIRE_2[7] <= _part_5_T_56 @[cache.scala 269:118]
-              _part_5_WIRE_2[8] <= _part_5_T_57 @[cache.scala 269:118]
-              _part_5_WIRE_2[9] <= _part_5_T_58 @[cache.scala 269:118]
-              _part_5_WIRE_2[10] <= _part_5_T_59 @[cache.scala 269:118]
-              _part_5_WIRE_2[11] <= _part_5_T_60 @[cache.scala 269:118]
-              _part_5_WIRE_2[12] <= _part_5_T_61 @[cache.scala 269:118]
-              _part_5_WIRE_2[13] <= _part_5_T_62 @[cache.scala 269:118]
-              _part_5_WIRE_2[14] <= _part_5_T_63 @[cache.scala 269:118]
-              _part_5_WIRE_2[15] <= _part_5_T_64 @[cache.scala 269:118]
-              node _part_5_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_66 = bits(_part_5_WIRE_2[_part_5_T_65], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_67 = shl(_part_5_T_66, 40) @[cache.scala 269:267]
-              node _part_5_T_68 = mux(_part_5_T_46, _part_5_T_48, _part_5_T_67) @[cache.scala 268:79]
-              part_2[5] <= _part_5_T_68 @[cache.scala 268:73]
-              node _part_6_T_46 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_47 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_48 = shl(_part_6_T_47, 48) @[cache.scala 268:142]
-              node _part_6_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_2[0] <= _part_6_T_49 @[cache.scala 269:118]
-              _part_6_WIRE_2[1] <= _part_6_T_50 @[cache.scala 269:118]
-              _part_6_WIRE_2[2] <= _part_6_T_51 @[cache.scala 269:118]
-              _part_6_WIRE_2[3] <= _part_6_T_52 @[cache.scala 269:118]
-              _part_6_WIRE_2[4] <= _part_6_T_53 @[cache.scala 269:118]
-              _part_6_WIRE_2[5] <= _part_6_T_54 @[cache.scala 269:118]
-              _part_6_WIRE_2[6] <= _part_6_T_55 @[cache.scala 269:118]
-              _part_6_WIRE_2[7] <= _part_6_T_56 @[cache.scala 269:118]
-              _part_6_WIRE_2[8] <= _part_6_T_57 @[cache.scala 269:118]
-              _part_6_WIRE_2[9] <= _part_6_T_58 @[cache.scala 269:118]
-              _part_6_WIRE_2[10] <= _part_6_T_59 @[cache.scala 269:118]
-              _part_6_WIRE_2[11] <= _part_6_T_60 @[cache.scala 269:118]
-              _part_6_WIRE_2[12] <= _part_6_T_61 @[cache.scala 269:118]
-              _part_6_WIRE_2[13] <= _part_6_T_62 @[cache.scala 269:118]
-              _part_6_WIRE_2[14] <= _part_6_T_63 @[cache.scala 269:118]
-              _part_6_WIRE_2[15] <= _part_6_T_64 @[cache.scala 269:118]
-              node _part_6_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_66 = bits(_part_6_WIRE_2[_part_6_T_65], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_67 = shl(_part_6_T_66, 48) @[cache.scala 269:267]
-              node _part_6_T_68 = mux(_part_6_T_46, _part_6_T_48, _part_6_T_67) @[cache.scala 268:79]
-              part_2[6] <= _part_6_T_68 @[cache.scala 268:73]
-              node _part_7_T_46 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_47 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_48 = shl(_part_7_T_47, 56) @[cache.scala 268:142]
-              node _part_7_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_2 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_2[0] <= _part_7_T_49 @[cache.scala 269:118]
-              _part_7_WIRE_2[1] <= _part_7_T_50 @[cache.scala 269:118]
-              _part_7_WIRE_2[2] <= _part_7_T_51 @[cache.scala 269:118]
-              _part_7_WIRE_2[3] <= _part_7_T_52 @[cache.scala 269:118]
-              _part_7_WIRE_2[4] <= _part_7_T_53 @[cache.scala 269:118]
-              _part_7_WIRE_2[5] <= _part_7_T_54 @[cache.scala 269:118]
-              _part_7_WIRE_2[6] <= _part_7_T_55 @[cache.scala 269:118]
-              _part_7_WIRE_2[7] <= _part_7_T_56 @[cache.scala 269:118]
-              _part_7_WIRE_2[8] <= _part_7_T_57 @[cache.scala 269:118]
-              _part_7_WIRE_2[9] <= _part_7_T_58 @[cache.scala 269:118]
-              _part_7_WIRE_2[10] <= _part_7_T_59 @[cache.scala 269:118]
-              _part_7_WIRE_2[11] <= _part_7_T_60 @[cache.scala 269:118]
-              _part_7_WIRE_2[12] <= _part_7_T_61 @[cache.scala 269:118]
-              _part_7_WIRE_2[13] <= _part_7_T_62 @[cache.scala 269:118]
-              _part_7_WIRE_2[14] <= _part_7_T_63 @[cache.scala 269:118]
-              _part_7_WIRE_2[15] <= _part_7_T_64 @[cache.scala 269:118]
-              node _part_7_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_66 = bits(_part_7_WIRE_2[_part_7_T_65], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_67 = shl(_part_7_T_66, 56) @[cache.scala 269:267]
-              node _part_7_T_68 = mux(_part_7_T_46, _part_7_T_48, _part_7_T_67) @[cache.scala 268:79]
-              part_2[7] <= _part_7_T_68 @[cache.scala 268:73]
-              node _result_T_12 = or(part_2[0], part_2[1]) @[cache.scala 276:83]
-              node _result_T_13 = or(_result_T_12, part_2[2]) @[cache.scala 276:83]
-              node _result_T_14 = or(_result_T_13, part_2[3]) @[cache.scala 276:83]
-              node _result_T_15 = or(_result_T_14, part_2[4]) @[cache.scala 276:83]
-              node _result_T_16 = or(_result_T_15, part_2[5]) @[cache.scala 276:83]
-              node _result_T_17 = or(_result_T_16, part_2[6]) @[cache.scala 276:83]
-              node result_2 = or(_result_T_17, part_2[7]) @[cache.scala 276:83]
-              node _cache_data_T_32 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_33 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_34 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_35 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_36 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_37 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_38 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_39 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_40 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_41 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_42 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_43 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_44 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_45 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_46 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_47 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_2 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_2[0] <= _cache_data_T_32 @[cache.scala 277:94]
-              cache_data_2[1] <= _cache_data_T_33 @[cache.scala 277:94]
-              cache_data_2[2] <= _cache_data_T_34 @[cache.scala 277:94]
-              cache_data_2[3] <= _cache_data_T_35 @[cache.scala 277:94]
-              cache_data_2[4] <= _cache_data_T_36 @[cache.scala 277:94]
-              cache_data_2[5] <= _cache_data_T_37 @[cache.scala 277:94]
-              cache_data_2[6] <= _cache_data_T_38 @[cache.scala 277:94]
-              cache_data_2[7] <= _cache_data_T_39 @[cache.scala 277:94]
-              cache_data_2[8] <= _cache_data_T_40 @[cache.scala 277:94]
-              cache_data_2[9] <= _cache_data_T_41 @[cache.scala 277:94]
-              cache_data_2[10] <= _cache_data_T_42 @[cache.scala 277:94]
-              cache_data_2[11] <= _cache_data_T_43 @[cache.scala 277:94]
-              cache_data_2[12] <= _cache_data_T_44 @[cache.scala 277:94]
-              cache_data_2[13] <= _cache_data_T_45 @[cache.scala 277:94]
-              cache_data_2[14] <= _cache_data_T_46 @[cache.scala 277:94]
-              cache_data_2[15] <= _cache_data_T_47 @[cache.scala 277:94]
-              node _T_23 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_2[_T_23] <= result_2 @[cache.scala 278:131]
-              node data_mem_2_io_data_write_data_lo_lo_lo = cat(cache_data_2[1], cache_data_2[0]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_lo_hi = cat(cache_data_2[3], cache_data_2[2]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_lo = cat(data_mem_2_io_data_write_data_lo_lo_hi, data_mem_2_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi_lo = cat(cache_data_2[5], cache_data_2[4]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi_hi = cat(cache_data_2[7], cache_data_2[6]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo_hi = cat(data_mem_2_io_data_write_data_lo_hi_hi, data_mem_2_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_lo = cat(data_mem_2_io_data_write_data_lo_hi, data_mem_2_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo_lo = cat(cache_data_2[9], cache_data_2[8]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo_hi = cat(cache_data_2[11], cache_data_2[10]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_lo = cat(data_mem_2_io_data_write_data_hi_lo_hi, data_mem_2_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi_lo = cat(cache_data_2[13], cache_data_2[12]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi_hi = cat(cache_data_2[15], cache_data_2[14]) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi_hi = cat(data_mem_2_io_data_write_data_hi_hi_hi, data_mem_2_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_2_io_data_write_data_hi = cat(data_mem_2_io_data_write_data_hi_hi, data_mem_2_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_2_io_data_write_data_T = cat(data_mem_2_io_data_write_data_hi, data_mem_2_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T @[cache.scala 279:88]
-            when is_match[3] : @[cache.scala 256:66]
-              data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 258:85]
-              tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 259:84]
-              tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 260:87]
-              tag_mem_3.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 261:87]
-              tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 262:85]
-              wire part_3 : UInt<64>[8] @[cache.scala 264:72]
-              node _part_0_T_69 = bits(io.cpu_request.mask, 0, 0) @[cache.scala 268:99]
-              node _part_0_T_70 = bits(io.cpu_request.data, 7, 0) @[cache.scala 268:123]
-              node _part_0_T_71 = shl(_part_0_T_70, 0) @[cache.scala 268:142]
-              node _part_0_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_0_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_0_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_0_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_0_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_0_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_0_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_0_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_0_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_0_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_0_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_0_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_0_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_0_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_0_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_0_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_0_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_0_WIRE_3[0] <= _part_0_T_72 @[cache.scala 269:118]
-              _part_0_WIRE_3[1] <= _part_0_T_73 @[cache.scala 269:118]
-              _part_0_WIRE_3[2] <= _part_0_T_74 @[cache.scala 269:118]
-              _part_0_WIRE_3[3] <= _part_0_T_75 @[cache.scala 269:118]
-              _part_0_WIRE_3[4] <= _part_0_T_76 @[cache.scala 269:118]
-              _part_0_WIRE_3[5] <= _part_0_T_77 @[cache.scala 269:118]
-              _part_0_WIRE_3[6] <= _part_0_T_78 @[cache.scala 269:118]
-              _part_0_WIRE_3[7] <= _part_0_T_79 @[cache.scala 269:118]
-              _part_0_WIRE_3[8] <= _part_0_T_80 @[cache.scala 269:118]
-              _part_0_WIRE_3[9] <= _part_0_T_81 @[cache.scala 269:118]
-              _part_0_WIRE_3[10] <= _part_0_T_82 @[cache.scala 269:118]
-              _part_0_WIRE_3[11] <= _part_0_T_83 @[cache.scala 269:118]
-              _part_0_WIRE_3[12] <= _part_0_T_84 @[cache.scala 269:118]
-              _part_0_WIRE_3[13] <= _part_0_T_85 @[cache.scala 269:118]
-              _part_0_WIRE_3[14] <= _part_0_T_86 @[cache.scala 269:118]
-              _part_0_WIRE_3[15] <= _part_0_T_87 @[cache.scala 269:118]
-              node _part_0_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_0_T_89 = bits(_part_0_WIRE_3[_part_0_T_88], 7, 0) @[cache.scala 269:249]
-              node _part_0_T_90 = shl(_part_0_T_89, 0) @[cache.scala 269:267]
-              node _part_0_T_91 = mux(_part_0_T_69, _part_0_T_71, _part_0_T_90) @[cache.scala 268:79]
-              part_3[0] <= _part_0_T_91 @[cache.scala 268:73]
-              node _part_1_T_69 = bits(io.cpu_request.mask, 1, 1) @[cache.scala 268:99]
-              node _part_1_T_70 = bits(io.cpu_request.data, 15, 8) @[cache.scala 268:123]
-              node _part_1_T_71 = shl(_part_1_T_70, 8) @[cache.scala 268:142]
-              node _part_1_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_1_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_1_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_1_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_1_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_1_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_1_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_1_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_1_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_1_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_1_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_1_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_1_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_1_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_1_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_1_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_1_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_1_WIRE_3[0] <= _part_1_T_72 @[cache.scala 269:118]
-              _part_1_WIRE_3[1] <= _part_1_T_73 @[cache.scala 269:118]
-              _part_1_WIRE_3[2] <= _part_1_T_74 @[cache.scala 269:118]
-              _part_1_WIRE_3[3] <= _part_1_T_75 @[cache.scala 269:118]
-              _part_1_WIRE_3[4] <= _part_1_T_76 @[cache.scala 269:118]
-              _part_1_WIRE_3[5] <= _part_1_T_77 @[cache.scala 269:118]
-              _part_1_WIRE_3[6] <= _part_1_T_78 @[cache.scala 269:118]
-              _part_1_WIRE_3[7] <= _part_1_T_79 @[cache.scala 269:118]
-              _part_1_WIRE_3[8] <= _part_1_T_80 @[cache.scala 269:118]
-              _part_1_WIRE_3[9] <= _part_1_T_81 @[cache.scala 269:118]
-              _part_1_WIRE_3[10] <= _part_1_T_82 @[cache.scala 269:118]
-              _part_1_WIRE_3[11] <= _part_1_T_83 @[cache.scala 269:118]
-              _part_1_WIRE_3[12] <= _part_1_T_84 @[cache.scala 269:118]
-              _part_1_WIRE_3[13] <= _part_1_T_85 @[cache.scala 269:118]
-              _part_1_WIRE_3[14] <= _part_1_T_86 @[cache.scala 269:118]
-              _part_1_WIRE_3[15] <= _part_1_T_87 @[cache.scala 269:118]
-              node _part_1_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_1_T_89 = bits(_part_1_WIRE_3[_part_1_T_88], 15, 8) @[cache.scala 269:249]
-              node _part_1_T_90 = shl(_part_1_T_89, 8) @[cache.scala 269:267]
-              node _part_1_T_91 = mux(_part_1_T_69, _part_1_T_71, _part_1_T_90) @[cache.scala 268:79]
-              part_3[1] <= _part_1_T_91 @[cache.scala 268:73]
-              node _part_2_T_69 = bits(io.cpu_request.mask, 2, 2) @[cache.scala 268:99]
-              node _part_2_T_70 = bits(io.cpu_request.data, 23, 16) @[cache.scala 268:123]
-              node _part_2_T_71 = shl(_part_2_T_70, 16) @[cache.scala 268:142]
-              node _part_2_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_2_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_2_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_2_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_2_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_2_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_2_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_2_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_2_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_2_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_2_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_2_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_2_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_2_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_2_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_2_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_2_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_2_WIRE_3[0] <= _part_2_T_72 @[cache.scala 269:118]
-              _part_2_WIRE_3[1] <= _part_2_T_73 @[cache.scala 269:118]
-              _part_2_WIRE_3[2] <= _part_2_T_74 @[cache.scala 269:118]
-              _part_2_WIRE_3[3] <= _part_2_T_75 @[cache.scala 269:118]
-              _part_2_WIRE_3[4] <= _part_2_T_76 @[cache.scala 269:118]
-              _part_2_WIRE_3[5] <= _part_2_T_77 @[cache.scala 269:118]
-              _part_2_WIRE_3[6] <= _part_2_T_78 @[cache.scala 269:118]
-              _part_2_WIRE_3[7] <= _part_2_T_79 @[cache.scala 269:118]
-              _part_2_WIRE_3[8] <= _part_2_T_80 @[cache.scala 269:118]
-              _part_2_WIRE_3[9] <= _part_2_T_81 @[cache.scala 269:118]
-              _part_2_WIRE_3[10] <= _part_2_T_82 @[cache.scala 269:118]
-              _part_2_WIRE_3[11] <= _part_2_T_83 @[cache.scala 269:118]
-              _part_2_WIRE_3[12] <= _part_2_T_84 @[cache.scala 269:118]
-              _part_2_WIRE_3[13] <= _part_2_T_85 @[cache.scala 269:118]
-              _part_2_WIRE_3[14] <= _part_2_T_86 @[cache.scala 269:118]
-              _part_2_WIRE_3[15] <= _part_2_T_87 @[cache.scala 269:118]
-              node _part_2_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_2_T_89 = bits(_part_2_WIRE_3[_part_2_T_88], 23, 16) @[cache.scala 269:249]
-              node _part_2_T_90 = shl(_part_2_T_89, 16) @[cache.scala 269:267]
-              node _part_2_T_91 = mux(_part_2_T_69, _part_2_T_71, _part_2_T_90) @[cache.scala 268:79]
-              part_3[2] <= _part_2_T_91 @[cache.scala 268:73]
-              node _part_3_T_69 = bits(io.cpu_request.mask, 3, 3) @[cache.scala 268:99]
-              node _part_3_T_70 = bits(io.cpu_request.data, 31, 24) @[cache.scala 268:123]
-              node _part_3_T_71 = shl(_part_3_T_70, 24) @[cache.scala 268:142]
-              node _part_3_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_3_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_3_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_3_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_3_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_3_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_3_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_3_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_3_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_3_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_3_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_3_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_3_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_3_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_3_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_3_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_3_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_3_WIRE_3[0] <= _part_3_T_72 @[cache.scala 269:118]
-              _part_3_WIRE_3[1] <= _part_3_T_73 @[cache.scala 269:118]
-              _part_3_WIRE_3[2] <= _part_3_T_74 @[cache.scala 269:118]
-              _part_3_WIRE_3[3] <= _part_3_T_75 @[cache.scala 269:118]
-              _part_3_WIRE_3[4] <= _part_3_T_76 @[cache.scala 269:118]
-              _part_3_WIRE_3[5] <= _part_3_T_77 @[cache.scala 269:118]
-              _part_3_WIRE_3[6] <= _part_3_T_78 @[cache.scala 269:118]
-              _part_3_WIRE_3[7] <= _part_3_T_79 @[cache.scala 269:118]
-              _part_3_WIRE_3[8] <= _part_3_T_80 @[cache.scala 269:118]
-              _part_3_WIRE_3[9] <= _part_3_T_81 @[cache.scala 269:118]
-              _part_3_WIRE_3[10] <= _part_3_T_82 @[cache.scala 269:118]
-              _part_3_WIRE_3[11] <= _part_3_T_83 @[cache.scala 269:118]
-              _part_3_WIRE_3[12] <= _part_3_T_84 @[cache.scala 269:118]
-              _part_3_WIRE_3[13] <= _part_3_T_85 @[cache.scala 269:118]
-              _part_3_WIRE_3[14] <= _part_3_T_86 @[cache.scala 269:118]
-              _part_3_WIRE_3[15] <= _part_3_T_87 @[cache.scala 269:118]
-              node _part_3_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_3_T_89 = bits(_part_3_WIRE_3[_part_3_T_88], 31, 24) @[cache.scala 269:249]
-              node _part_3_T_90 = shl(_part_3_T_89, 24) @[cache.scala 269:267]
-              node _part_3_T_91 = mux(_part_3_T_69, _part_3_T_71, _part_3_T_90) @[cache.scala 268:79]
-              part_3[3] <= _part_3_T_91 @[cache.scala 268:73]
-              node _part_4_T_69 = bits(io.cpu_request.mask, 4, 4) @[cache.scala 268:99]
-              node _part_4_T_70 = bits(io.cpu_request.data, 39, 32) @[cache.scala 268:123]
-              node _part_4_T_71 = shl(_part_4_T_70, 32) @[cache.scala 268:142]
-              node _part_4_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_4_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_4_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_4_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_4_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_4_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_4_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_4_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_4_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_4_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_4_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_4_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_4_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_4_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_4_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_4_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_4_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_4_WIRE_3[0] <= _part_4_T_72 @[cache.scala 269:118]
-              _part_4_WIRE_3[1] <= _part_4_T_73 @[cache.scala 269:118]
-              _part_4_WIRE_3[2] <= _part_4_T_74 @[cache.scala 269:118]
-              _part_4_WIRE_3[3] <= _part_4_T_75 @[cache.scala 269:118]
-              _part_4_WIRE_3[4] <= _part_4_T_76 @[cache.scala 269:118]
-              _part_4_WIRE_3[5] <= _part_4_T_77 @[cache.scala 269:118]
-              _part_4_WIRE_3[6] <= _part_4_T_78 @[cache.scala 269:118]
-              _part_4_WIRE_3[7] <= _part_4_T_79 @[cache.scala 269:118]
-              _part_4_WIRE_3[8] <= _part_4_T_80 @[cache.scala 269:118]
-              _part_4_WIRE_3[9] <= _part_4_T_81 @[cache.scala 269:118]
-              _part_4_WIRE_3[10] <= _part_4_T_82 @[cache.scala 269:118]
-              _part_4_WIRE_3[11] <= _part_4_T_83 @[cache.scala 269:118]
-              _part_4_WIRE_3[12] <= _part_4_T_84 @[cache.scala 269:118]
-              _part_4_WIRE_3[13] <= _part_4_T_85 @[cache.scala 269:118]
-              _part_4_WIRE_3[14] <= _part_4_T_86 @[cache.scala 269:118]
-              _part_4_WIRE_3[15] <= _part_4_T_87 @[cache.scala 269:118]
-              node _part_4_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_4_T_89 = bits(_part_4_WIRE_3[_part_4_T_88], 39, 32) @[cache.scala 269:249]
-              node _part_4_T_90 = shl(_part_4_T_89, 32) @[cache.scala 269:267]
-              node _part_4_T_91 = mux(_part_4_T_69, _part_4_T_71, _part_4_T_90) @[cache.scala 268:79]
-              part_3[4] <= _part_4_T_91 @[cache.scala 268:73]
-              node _part_5_T_69 = bits(io.cpu_request.mask, 5, 5) @[cache.scala 268:99]
-              node _part_5_T_70 = bits(io.cpu_request.data, 47, 40) @[cache.scala 268:123]
-              node _part_5_T_71 = shl(_part_5_T_70, 40) @[cache.scala 268:142]
-              node _part_5_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_5_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_5_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_5_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_5_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_5_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_5_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_5_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_5_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_5_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_5_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_5_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_5_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_5_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_5_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_5_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_5_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_5_WIRE_3[0] <= _part_5_T_72 @[cache.scala 269:118]
-              _part_5_WIRE_3[1] <= _part_5_T_73 @[cache.scala 269:118]
-              _part_5_WIRE_3[2] <= _part_5_T_74 @[cache.scala 269:118]
-              _part_5_WIRE_3[3] <= _part_5_T_75 @[cache.scala 269:118]
-              _part_5_WIRE_3[4] <= _part_5_T_76 @[cache.scala 269:118]
-              _part_5_WIRE_3[5] <= _part_5_T_77 @[cache.scala 269:118]
-              _part_5_WIRE_3[6] <= _part_5_T_78 @[cache.scala 269:118]
-              _part_5_WIRE_3[7] <= _part_5_T_79 @[cache.scala 269:118]
-              _part_5_WIRE_3[8] <= _part_5_T_80 @[cache.scala 269:118]
-              _part_5_WIRE_3[9] <= _part_5_T_81 @[cache.scala 269:118]
-              _part_5_WIRE_3[10] <= _part_5_T_82 @[cache.scala 269:118]
-              _part_5_WIRE_3[11] <= _part_5_T_83 @[cache.scala 269:118]
-              _part_5_WIRE_3[12] <= _part_5_T_84 @[cache.scala 269:118]
-              _part_5_WIRE_3[13] <= _part_5_T_85 @[cache.scala 269:118]
-              _part_5_WIRE_3[14] <= _part_5_T_86 @[cache.scala 269:118]
-              _part_5_WIRE_3[15] <= _part_5_T_87 @[cache.scala 269:118]
-              node _part_5_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_5_T_89 = bits(_part_5_WIRE_3[_part_5_T_88], 47, 40) @[cache.scala 269:249]
-              node _part_5_T_90 = shl(_part_5_T_89, 40) @[cache.scala 269:267]
-              node _part_5_T_91 = mux(_part_5_T_69, _part_5_T_71, _part_5_T_90) @[cache.scala 268:79]
-              part_3[5] <= _part_5_T_91 @[cache.scala 268:73]
-              node _part_6_T_69 = bits(io.cpu_request.mask, 6, 6) @[cache.scala 268:99]
-              node _part_6_T_70 = bits(io.cpu_request.data, 55, 48) @[cache.scala 268:123]
-              node _part_6_T_71 = shl(_part_6_T_70, 48) @[cache.scala 268:142]
-              node _part_6_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_6_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_6_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_6_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_6_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_6_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_6_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_6_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_6_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_6_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_6_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_6_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_6_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_6_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_6_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_6_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_6_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_6_WIRE_3[0] <= _part_6_T_72 @[cache.scala 269:118]
-              _part_6_WIRE_3[1] <= _part_6_T_73 @[cache.scala 269:118]
-              _part_6_WIRE_3[2] <= _part_6_T_74 @[cache.scala 269:118]
-              _part_6_WIRE_3[3] <= _part_6_T_75 @[cache.scala 269:118]
-              _part_6_WIRE_3[4] <= _part_6_T_76 @[cache.scala 269:118]
-              _part_6_WIRE_3[5] <= _part_6_T_77 @[cache.scala 269:118]
-              _part_6_WIRE_3[6] <= _part_6_T_78 @[cache.scala 269:118]
-              _part_6_WIRE_3[7] <= _part_6_T_79 @[cache.scala 269:118]
-              _part_6_WIRE_3[8] <= _part_6_T_80 @[cache.scala 269:118]
-              _part_6_WIRE_3[9] <= _part_6_T_81 @[cache.scala 269:118]
-              _part_6_WIRE_3[10] <= _part_6_T_82 @[cache.scala 269:118]
-              _part_6_WIRE_3[11] <= _part_6_T_83 @[cache.scala 269:118]
-              _part_6_WIRE_3[12] <= _part_6_T_84 @[cache.scala 269:118]
-              _part_6_WIRE_3[13] <= _part_6_T_85 @[cache.scala 269:118]
-              _part_6_WIRE_3[14] <= _part_6_T_86 @[cache.scala 269:118]
-              _part_6_WIRE_3[15] <= _part_6_T_87 @[cache.scala 269:118]
-              node _part_6_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_6_T_89 = bits(_part_6_WIRE_3[_part_6_T_88], 55, 48) @[cache.scala 269:249]
-              node _part_6_T_90 = shl(_part_6_T_89, 48) @[cache.scala 269:267]
-              node _part_6_T_91 = mux(_part_6_T_69, _part_6_T_71, _part_6_T_90) @[cache.scala 268:79]
-              part_3[6] <= _part_6_T_91 @[cache.scala 268:73]
-              node _part_7_T_69 = bits(io.cpu_request.mask, 7, 7) @[cache.scala 268:99]
-              node _part_7_T_70 = bits(io.cpu_request.data, 63, 56) @[cache.scala 268:123]
-              node _part_7_T_71 = shl(_part_7_T_70, 56) @[cache.scala 268:142]
-              node _part_7_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 269:153]
-              node _part_7_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 269:153]
-              node _part_7_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 269:153]
-              node _part_7_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 269:153]
-              node _part_7_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 269:153]
-              node _part_7_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 269:153]
-              node _part_7_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 269:153]
-              node _part_7_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 269:153]
-              node _part_7_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 269:153]
-              node _part_7_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 269:153]
-              node _part_7_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 269:153]
-              node _part_7_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 269:153]
-              node _part_7_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 269:153]
-              node _part_7_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 269:153]
-              node _part_7_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 269:153]
-              node _part_7_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 269:153]
-              wire _part_7_WIRE_3 : UInt<64>[16] @[cache.scala 269:118]
-              _part_7_WIRE_3[0] <= _part_7_T_72 @[cache.scala 269:118]
-              _part_7_WIRE_3[1] <= _part_7_T_73 @[cache.scala 269:118]
-              _part_7_WIRE_3[2] <= _part_7_T_74 @[cache.scala 269:118]
-              _part_7_WIRE_3[3] <= _part_7_T_75 @[cache.scala 269:118]
-              _part_7_WIRE_3[4] <= _part_7_T_76 @[cache.scala 269:118]
-              _part_7_WIRE_3[5] <= _part_7_T_77 @[cache.scala 269:118]
-              _part_7_WIRE_3[6] <= _part_7_T_78 @[cache.scala 269:118]
-              _part_7_WIRE_3[7] <= _part_7_T_79 @[cache.scala 269:118]
-              _part_7_WIRE_3[8] <= _part_7_T_80 @[cache.scala 269:118]
-              _part_7_WIRE_3[9] <= _part_7_T_81 @[cache.scala 269:118]
-              _part_7_WIRE_3[10] <= _part_7_T_82 @[cache.scala 269:118]
-              _part_7_WIRE_3[11] <= _part_7_T_83 @[cache.scala 269:118]
-              _part_7_WIRE_3[12] <= _part_7_T_84 @[cache.scala 269:118]
-              _part_7_WIRE_3[13] <= _part_7_T_85 @[cache.scala 269:118]
-              _part_7_WIRE_3[14] <= _part_7_T_86 @[cache.scala 269:118]
-              _part_7_WIRE_3[15] <= _part_7_T_87 @[cache.scala 269:118]
-              node _part_7_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 269:207]
-              node _part_7_T_89 = bits(_part_7_WIRE_3[_part_7_T_88], 63, 56) @[cache.scala 269:249]
-              node _part_7_T_90 = shl(_part_7_T_89, 56) @[cache.scala 269:267]
-              node _part_7_T_91 = mux(_part_7_T_69, _part_7_T_71, _part_7_T_90) @[cache.scala 268:79]
-              part_3[7] <= _part_7_T_91 @[cache.scala 268:73]
-              node _result_T_18 = or(part_3[0], part_3[1]) @[cache.scala 276:83]
-              node _result_T_19 = or(_result_T_18, part_3[2]) @[cache.scala 276:83]
-              node _result_T_20 = or(_result_T_19, part_3[3]) @[cache.scala 276:83]
-              node _result_T_21 = or(_result_T_20, part_3[4]) @[cache.scala 276:83]
-              node _result_T_22 = or(_result_T_21, part_3[5]) @[cache.scala 276:83]
-              node _result_T_23 = or(_result_T_22, part_3[6]) @[cache.scala 276:83]
-              node result_3 = or(_result_T_23, part_3[7]) @[cache.scala 276:83]
-              node _cache_data_T_48 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 277:130]
-              node _cache_data_T_49 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 277:130]
-              node _cache_data_T_50 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 277:130]
-              node _cache_data_T_51 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 277:130]
-              node _cache_data_T_52 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 277:130]
-              node _cache_data_T_53 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 277:130]
-              node _cache_data_T_54 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 277:130]
-              node _cache_data_T_55 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 277:130]
-              node _cache_data_T_56 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 277:130]
-              node _cache_data_T_57 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 277:130]
-              node _cache_data_T_58 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 277:130]
-              node _cache_data_T_59 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 277:130]
-              node _cache_data_T_60 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 277:130]
-              node _cache_data_T_61 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 277:130]
-              node _cache_data_T_62 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 277:130]
-              node _cache_data_T_63 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 277:130]
-              wire cache_data_3 : UInt<64>[16] @[cache.scala 277:94]
-              cache_data_3[0] <= _cache_data_T_48 @[cache.scala 277:94]
-              cache_data_3[1] <= _cache_data_T_49 @[cache.scala 277:94]
-              cache_data_3[2] <= _cache_data_T_50 @[cache.scala 277:94]
-              cache_data_3[3] <= _cache_data_T_51 @[cache.scala 277:94]
-              cache_data_3[4] <= _cache_data_T_52 @[cache.scala 277:94]
-              cache_data_3[5] <= _cache_data_T_53 @[cache.scala 277:94]
-              cache_data_3[6] <= _cache_data_T_54 @[cache.scala 277:94]
-              cache_data_3[7] <= _cache_data_T_55 @[cache.scala 277:94]
-              cache_data_3[8] <= _cache_data_T_56 @[cache.scala 277:94]
-              cache_data_3[9] <= _cache_data_T_57 @[cache.scala 277:94]
-              cache_data_3[10] <= _cache_data_T_58 @[cache.scala 277:94]
-              cache_data_3[11] <= _cache_data_T_59 @[cache.scala 277:94]
-              cache_data_3[12] <= _cache_data_T_60 @[cache.scala 277:94]
-              cache_data_3[13] <= _cache_data_T_61 @[cache.scala 277:94]
-              cache_data_3[14] <= _cache_data_T_62 @[cache.scala 277:94]
-              cache_data_3[15] <= _cache_data_T_63 @[cache.scala 277:94]
-              node _T_24 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 278:88]
-              cache_data_3[_T_24] <= result_3 @[cache.scala 278:131]
-              node data_mem_3_io_data_write_data_lo_lo_lo = cat(cache_data_3[1], cache_data_3[0]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_lo_hi = cat(cache_data_3[3], cache_data_3[2]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_lo = cat(data_mem_3_io_data_write_data_lo_lo_hi, data_mem_3_io_data_write_data_lo_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi_lo = cat(cache_data_3[5], cache_data_3[4]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi_hi = cat(cache_data_3[7], cache_data_3[6]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo_hi = cat(data_mem_3_io_data_write_data_lo_hi_hi, data_mem_3_io_data_write_data_lo_hi_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_lo = cat(data_mem_3_io_data_write_data_lo_hi, data_mem_3_io_data_write_data_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo_lo = cat(cache_data_3[9], cache_data_3[8]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo_hi = cat(cache_data_3[11], cache_data_3[10]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_lo = cat(data_mem_3_io_data_write_data_hi_lo_hi, data_mem_3_io_data_write_data_hi_lo_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi_lo = cat(cache_data_3[13], cache_data_3[12]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi_hi = cat(cache_data_3[15], cache_data_3[14]) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi_hi = cat(data_mem_3_io_data_write_data_hi_hi_hi, data_mem_3_io_data_write_data_hi_hi_lo) @[cache.scala 279:102]
-              node data_mem_3_io_data_write_data_hi = cat(data_mem_3_io_data_write_data_hi_hi, data_mem_3_io_data_write_data_hi_lo) @[cache.scala 279:102]
-              node _data_mem_3_io_data_write_data_T = cat(data_mem_3_io_data_write_data_hi, data_mem_3_io_data_write_data_lo) @[cache.scala 279:102]
-              data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T @[cache.scala 279:88]
-          next_state <= UInt<1>("h0") @[cache.scala 283:44]
+      node _T_3 = asUInt(UInt<1>("h1")) @[cache.scala 256:28]
+      node _T_4 = asUInt(cache_state) @[cache.scala 256:28]
+      node _T_5 = eq(_T_3, _T_4) @[cache.scala 256:28]
+      when _T_5 : @[cache.scala 256:28]
+        tag_mem_0.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_1.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_2.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        tag_mem_3.io.cache_req.index <= cpu_request_addr_index @[cache.scala 265:63]
+        node _is_match_T = eq(tag_mem_0.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_0 = and(_is_match_T, tag_mem_0.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_1 = eq(tag_mem_1.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_1 = and(_is_match_T_1, tag_mem_1.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_2 = eq(tag_mem_2.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_2 = and(_is_match_T_2, tag_mem_2.io.tag_read.valid) @[cache.scala 268:104]
+        node _is_match_T_3 = eq(tag_mem_3.io.tag_read.tag, cpu_request_addr_tag) @[cache.scala 268:77]
+        node is_match_3 = and(_is_match_T_3, tag_mem_3.io.tag_read.valid) @[cache.scala 268:104]
+        node _T_6 = or(is_match_0, is_match_1) @[cache.scala 280:47]
+        node _T_7 = or(_T_6, is_match_2) @[cache.scala 280:47]
+        node _T_8 = or(_T_7, is_match_3) @[cache.scala 280:47]
+        when _T_8 : @[cache.scala 280:51]
+          node _T_9 = asUInt(reset) @[cache.scala 281:39]
+          node _T_10 = eq(_T_9, UInt<1>("h0")) @[cache.scala 281:39]
+          when _T_10 : @[cache.scala 281:39]
+            printf(clock, UInt<1>("h1"), "Match\n") : printf @[cache.scala 281:39]
+          io.cpu_response.ready <= UInt<1>("h1") @[cache.scala 284:55]
+          node _io_cpu_response_data_T = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_1 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_2 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_3 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_4 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_5 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_6 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_7 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_8 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_9 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_10 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_11 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_12 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_13 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_14 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 286:120]
+          node _io_cpu_response_data_T_15 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 286:120]
+          wire _io_cpu_response_data_WIRE : UInt<64>[16] @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[0] <= _io_cpu_response_data_T @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[1] <= _io_cpu_response_data_T_1 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[2] <= _io_cpu_response_data_T_2 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[3] <= _io_cpu_response_data_T_3 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[4] <= _io_cpu_response_data_T_4 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[5] <= _io_cpu_response_data_T_5 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[6] <= _io_cpu_response_data_T_6 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[7] <= _io_cpu_response_data_T_7 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[8] <= _io_cpu_response_data_T_8 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[9] <= _io_cpu_response_data_T_9 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[10] <= _io_cpu_response_data_T_10 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[11] <= _io_cpu_response_data_T_11 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[12] <= _io_cpu_response_data_T_12 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[13] <= _io_cpu_response_data_T_13 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[14] <= _io_cpu_response_data_T_14 @[cache.scala 286:85]
+          _io_cpu_response_data_WIRE[15] <= _io_cpu_response_data_T_15 @[cache.scala 286:85]
+          node _io_cpu_response_data_T_16 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 286:174]
+          node _io_cpu_response_data_T_17 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_18 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_19 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_20 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_21 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_22 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_23 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_24 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_25 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_26 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_27 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_28 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_29 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_30 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_31 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 287:165]
+          node _io_cpu_response_data_T_32 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 287:165]
+          wire _io_cpu_response_data_WIRE_1 : UInt<64>[16] @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[0] <= _io_cpu_response_data_T_17 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[1] <= _io_cpu_response_data_T_18 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[2] <= _io_cpu_response_data_T_19 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[3] <= _io_cpu_response_data_T_20 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[4] <= _io_cpu_response_data_T_21 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[5] <= _io_cpu_response_data_T_22 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[6] <= _io_cpu_response_data_T_23 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[7] <= _io_cpu_response_data_T_24 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[8] <= _io_cpu_response_data_T_25 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[9] <= _io_cpu_response_data_T_26 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[10] <= _io_cpu_response_data_T_27 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[11] <= _io_cpu_response_data_T_28 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[12] <= _io_cpu_response_data_T_29 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[13] <= _io_cpu_response_data_T_30 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[14] <= _io_cpu_response_data_T_31 @[cache.scala 287:130]
+          _io_cpu_response_data_WIRE_1[15] <= _io_cpu_response_data_T_32 @[cache.scala 287:130]
+          node _io_cpu_response_data_T_33 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 287:219]
+          node _io_cpu_response_data_T_34 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_35 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_36 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_37 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_38 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_39 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_40 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_41 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_42 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_43 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_44 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_45 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_46 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_47 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_48 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 288:175]
+          node _io_cpu_response_data_T_49 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 288:175]
+          wire _io_cpu_response_data_WIRE_2 : UInt<64>[16] @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[0] <= _io_cpu_response_data_T_34 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[1] <= _io_cpu_response_data_T_35 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[2] <= _io_cpu_response_data_T_36 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[3] <= _io_cpu_response_data_T_37 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[4] <= _io_cpu_response_data_T_38 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[5] <= _io_cpu_response_data_T_39 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[6] <= _io_cpu_response_data_T_40 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[7] <= _io_cpu_response_data_T_41 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[8] <= _io_cpu_response_data_T_42 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[9] <= _io_cpu_response_data_T_43 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[10] <= _io_cpu_response_data_T_44 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[11] <= _io_cpu_response_data_T_45 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[12] <= _io_cpu_response_data_T_46 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[13] <= _io_cpu_response_data_T_47 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[14] <= _io_cpu_response_data_T_48 @[cache.scala 288:140]
+          _io_cpu_response_data_WIRE_2[15] <= _io_cpu_response_data_T_49 @[cache.scala 288:140]
+          node _io_cpu_response_data_T_50 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 288:229]
+          node _io_cpu_response_data_T_51 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_52 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_53 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_54 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_55 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_56 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_57 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_58 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_59 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_60 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_61 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_62 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_63 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_64 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_65 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 289:175]
+          node _io_cpu_response_data_T_66 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 289:175]
+          wire _io_cpu_response_data_WIRE_3 : UInt<64>[16] @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[0] <= _io_cpu_response_data_T_51 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[1] <= _io_cpu_response_data_T_52 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[2] <= _io_cpu_response_data_T_53 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[3] <= _io_cpu_response_data_T_54 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[4] <= _io_cpu_response_data_T_55 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[5] <= _io_cpu_response_data_T_56 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[6] <= _io_cpu_response_data_T_57 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[7] <= _io_cpu_response_data_T_58 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[8] <= _io_cpu_response_data_T_59 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[9] <= _io_cpu_response_data_T_60 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[10] <= _io_cpu_response_data_T_61 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[11] <= _io_cpu_response_data_T_62 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[12] <= _io_cpu_response_data_T_63 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[13] <= _io_cpu_response_data_T_64 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[14] <= _io_cpu_response_data_T_65 @[cache.scala 289:140]
+          _io_cpu_response_data_WIRE_3[15] <= _io_cpu_response_data_T_66 @[cache.scala 289:140]
+          node _io_cpu_response_data_T_67 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 289:229]
+          node _io_cpu_response_data_T_68 = mux(is_match_2, _io_cpu_response_data_WIRE_3[_io_cpu_response_data_T_67], _io_cpu_response_data_WIRE[_io_cpu_response_data_T_16]) @[Mux.scala 101:16]
+          node _io_cpu_response_data_T_69 = mux(is_match_1, _io_cpu_response_data_WIRE_2[_io_cpu_response_data_T_50], _io_cpu_response_data_T_68) @[Mux.scala 101:16]
+          node _io_cpu_response_data_T_70 = mux(is_match_0, _io_cpu_response_data_WIRE_1[_io_cpu_response_data_T_33], _io_cpu_response_data_T_69) @[Mux.scala 101:16]
+          io.cpu_response.data <= _io_cpu_response_data_T_70 @[cache.scala 286:54]
+          when is_match_0 : @[cache.scala 306:58]
+            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_1 : @[cache.scala 306:58]
+            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_2 : @[cache.scala 306:58]
+            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 311:77]
+          when is_match_3 : @[cache.scala 306:58]
+            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 307:76]
+            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 308:79]
+            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 309:79]
+            tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 310:79]
+            tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 311:77]
+          when cpu_request_rw : @[cache.scala 317:53]
+            when is_match_0 : @[cache.scala 319:66]
+              data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_0.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 325:85]
+              wire part : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_1 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_2 = shl(_part_0_T_1, 0) @[cache.scala 331:136]
+              node _part_0_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE[0] <= _part_0_T_3 @[cache.scala 332:118]
+              _part_0_WIRE[1] <= _part_0_T_4 @[cache.scala 332:118]
+              _part_0_WIRE[2] <= _part_0_T_5 @[cache.scala 332:118]
+              _part_0_WIRE[3] <= _part_0_T_6 @[cache.scala 332:118]
+              _part_0_WIRE[4] <= _part_0_T_7 @[cache.scala 332:118]
+              _part_0_WIRE[5] <= _part_0_T_8 @[cache.scala 332:118]
+              _part_0_WIRE[6] <= _part_0_T_9 @[cache.scala 332:118]
+              _part_0_WIRE[7] <= _part_0_T_10 @[cache.scala 332:118]
+              _part_0_WIRE[8] <= _part_0_T_11 @[cache.scala 332:118]
+              _part_0_WIRE[9] <= _part_0_T_12 @[cache.scala 332:118]
+              _part_0_WIRE[10] <= _part_0_T_13 @[cache.scala 332:118]
+              _part_0_WIRE[11] <= _part_0_T_14 @[cache.scala 332:118]
+              _part_0_WIRE[12] <= _part_0_T_15 @[cache.scala 332:118]
+              _part_0_WIRE[13] <= _part_0_T_16 @[cache.scala 332:118]
+              _part_0_WIRE[14] <= _part_0_T_17 @[cache.scala 332:118]
+              _part_0_WIRE[15] <= _part_0_T_18 @[cache.scala 332:118]
+              node _part_0_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_20 = bits(_part_0_WIRE[_part_0_T_19], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_21 = shl(_part_0_T_20, 0) @[cache.scala 332:267]
+              node _part_0_T_22 = mux(_part_0_T, _part_0_T_2, _part_0_T_21) @[cache.scala 331:79]
+              part[0] <= _part_0_T_22 @[cache.scala 331:73]
+              node _part_1_T = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_1 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_2 = shl(_part_1_T_1, 8) @[cache.scala 331:136]
+              node _part_1_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE[0] <= _part_1_T_3 @[cache.scala 332:118]
+              _part_1_WIRE[1] <= _part_1_T_4 @[cache.scala 332:118]
+              _part_1_WIRE[2] <= _part_1_T_5 @[cache.scala 332:118]
+              _part_1_WIRE[3] <= _part_1_T_6 @[cache.scala 332:118]
+              _part_1_WIRE[4] <= _part_1_T_7 @[cache.scala 332:118]
+              _part_1_WIRE[5] <= _part_1_T_8 @[cache.scala 332:118]
+              _part_1_WIRE[6] <= _part_1_T_9 @[cache.scala 332:118]
+              _part_1_WIRE[7] <= _part_1_T_10 @[cache.scala 332:118]
+              _part_1_WIRE[8] <= _part_1_T_11 @[cache.scala 332:118]
+              _part_1_WIRE[9] <= _part_1_T_12 @[cache.scala 332:118]
+              _part_1_WIRE[10] <= _part_1_T_13 @[cache.scala 332:118]
+              _part_1_WIRE[11] <= _part_1_T_14 @[cache.scala 332:118]
+              _part_1_WIRE[12] <= _part_1_T_15 @[cache.scala 332:118]
+              _part_1_WIRE[13] <= _part_1_T_16 @[cache.scala 332:118]
+              _part_1_WIRE[14] <= _part_1_T_17 @[cache.scala 332:118]
+              _part_1_WIRE[15] <= _part_1_T_18 @[cache.scala 332:118]
+              node _part_1_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_20 = bits(_part_1_WIRE[_part_1_T_19], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_21 = shl(_part_1_T_20, 8) @[cache.scala 332:267]
+              node _part_1_T_22 = mux(_part_1_T, _part_1_T_2, _part_1_T_21) @[cache.scala 331:79]
+              part[1] <= _part_1_T_22 @[cache.scala 331:73]
+              node _part_2_T = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_1 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_2 = shl(_part_2_T_1, 16) @[cache.scala 331:136]
+              node _part_2_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE[0] <= _part_2_T_3 @[cache.scala 332:118]
+              _part_2_WIRE[1] <= _part_2_T_4 @[cache.scala 332:118]
+              _part_2_WIRE[2] <= _part_2_T_5 @[cache.scala 332:118]
+              _part_2_WIRE[3] <= _part_2_T_6 @[cache.scala 332:118]
+              _part_2_WIRE[4] <= _part_2_T_7 @[cache.scala 332:118]
+              _part_2_WIRE[5] <= _part_2_T_8 @[cache.scala 332:118]
+              _part_2_WIRE[6] <= _part_2_T_9 @[cache.scala 332:118]
+              _part_2_WIRE[7] <= _part_2_T_10 @[cache.scala 332:118]
+              _part_2_WIRE[8] <= _part_2_T_11 @[cache.scala 332:118]
+              _part_2_WIRE[9] <= _part_2_T_12 @[cache.scala 332:118]
+              _part_2_WIRE[10] <= _part_2_T_13 @[cache.scala 332:118]
+              _part_2_WIRE[11] <= _part_2_T_14 @[cache.scala 332:118]
+              _part_2_WIRE[12] <= _part_2_T_15 @[cache.scala 332:118]
+              _part_2_WIRE[13] <= _part_2_T_16 @[cache.scala 332:118]
+              _part_2_WIRE[14] <= _part_2_T_17 @[cache.scala 332:118]
+              _part_2_WIRE[15] <= _part_2_T_18 @[cache.scala 332:118]
+              node _part_2_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_20 = bits(_part_2_WIRE[_part_2_T_19], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_21 = shl(_part_2_T_20, 16) @[cache.scala 332:267]
+              node _part_2_T_22 = mux(_part_2_T, _part_2_T_2, _part_2_T_21) @[cache.scala 331:79]
+              part[2] <= _part_2_T_22 @[cache.scala 331:73]
+              node _part_3_T = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_1 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_2 = shl(_part_3_T_1, 24) @[cache.scala 331:136]
+              node _part_3_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE[0] <= _part_3_T_3 @[cache.scala 332:118]
+              _part_3_WIRE[1] <= _part_3_T_4 @[cache.scala 332:118]
+              _part_3_WIRE[2] <= _part_3_T_5 @[cache.scala 332:118]
+              _part_3_WIRE[3] <= _part_3_T_6 @[cache.scala 332:118]
+              _part_3_WIRE[4] <= _part_3_T_7 @[cache.scala 332:118]
+              _part_3_WIRE[5] <= _part_3_T_8 @[cache.scala 332:118]
+              _part_3_WIRE[6] <= _part_3_T_9 @[cache.scala 332:118]
+              _part_3_WIRE[7] <= _part_3_T_10 @[cache.scala 332:118]
+              _part_3_WIRE[8] <= _part_3_T_11 @[cache.scala 332:118]
+              _part_3_WIRE[9] <= _part_3_T_12 @[cache.scala 332:118]
+              _part_3_WIRE[10] <= _part_3_T_13 @[cache.scala 332:118]
+              _part_3_WIRE[11] <= _part_3_T_14 @[cache.scala 332:118]
+              _part_3_WIRE[12] <= _part_3_T_15 @[cache.scala 332:118]
+              _part_3_WIRE[13] <= _part_3_T_16 @[cache.scala 332:118]
+              _part_3_WIRE[14] <= _part_3_T_17 @[cache.scala 332:118]
+              _part_3_WIRE[15] <= _part_3_T_18 @[cache.scala 332:118]
+              node _part_3_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_20 = bits(_part_3_WIRE[_part_3_T_19], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_21 = shl(_part_3_T_20, 24) @[cache.scala 332:267]
+              node _part_3_T_22 = mux(_part_3_T, _part_3_T_2, _part_3_T_21) @[cache.scala 331:79]
+              part[3] <= _part_3_T_22 @[cache.scala 331:73]
+              node _part_4_T = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_1 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_2 = shl(_part_4_T_1, 32) @[cache.scala 331:136]
+              node _part_4_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE[0] <= _part_4_T_3 @[cache.scala 332:118]
+              _part_4_WIRE[1] <= _part_4_T_4 @[cache.scala 332:118]
+              _part_4_WIRE[2] <= _part_4_T_5 @[cache.scala 332:118]
+              _part_4_WIRE[3] <= _part_4_T_6 @[cache.scala 332:118]
+              _part_4_WIRE[4] <= _part_4_T_7 @[cache.scala 332:118]
+              _part_4_WIRE[5] <= _part_4_T_8 @[cache.scala 332:118]
+              _part_4_WIRE[6] <= _part_4_T_9 @[cache.scala 332:118]
+              _part_4_WIRE[7] <= _part_4_T_10 @[cache.scala 332:118]
+              _part_4_WIRE[8] <= _part_4_T_11 @[cache.scala 332:118]
+              _part_4_WIRE[9] <= _part_4_T_12 @[cache.scala 332:118]
+              _part_4_WIRE[10] <= _part_4_T_13 @[cache.scala 332:118]
+              _part_4_WIRE[11] <= _part_4_T_14 @[cache.scala 332:118]
+              _part_4_WIRE[12] <= _part_4_T_15 @[cache.scala 332:118]
+              _part_4_WIRE[13] <= _part_4_T_16 @[cache.scala 332:118]
+              _part_4_WIRE[14] <= _part_4_T_17 @[cache.scala 332:118]
+              _part_4_WIRE[15] <= _part_4_T_18 @[cache.scala 332:118]
+              node _part_4_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_20 = bits(_part_4_WIRE[_part_4_T_19], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_21 = shl(_part_4_T_20, 32) @[cache.scala 332:267]
+              node _part_4_T_22 = mux(_part_4_T, _part_4_T_2, _part_4_T_21) @[cache.scala 331:79]
+              part[4] <= _part_4_T_22 @[cache.scala 331:73]
+              node _part_5_T = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_1 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_2 = shl(_part_5_T_1, 40) @[cache.scala 331:136]
+              node _part_5_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE[0] <= _part_5_T_3 @[cache.scala 332:118]
+              _part_5_WIRE[1] <= _part_5_T_4 @[cache.scala 332:118]
+              _part_5_WIRE[2] <= _part_5_T_5 @[cache.scala 332:118]
+              _part_5_WIRE[3] <= _part_5_T_6 @[cache.scala 332:118]
+              _part_5_WIRE[4] <= _part_5_T_7 @[cache.scala 332:118]
+              _part_5_WIRE[5] <= _part_5_T_8 @[cache.scala 332:118]
+              _part_5_WIRE[6] <= _part_5_T_9 @[cache.scala 332:118]
+              _part_5_WIRE[7] <= _part_5_T_10 @[cache.scala 332:118]
+              _part_5_WIRE[8] <= _part_5_T_11 @[cache.scala 332:118]
+              _part_5_WIRE[9] <= _part_5_T_12 @[cache.scala 332:118]
+              _part_5_WIRE[10] <= _part_5_T_13 @[cache.scala 332:118]
+              _part_5_WIRE[11] <= _part_5_T_14 @[cache.scala 332:118]
+              _part_5_WIRE[12] <= _part_5_T_15 @[cache.scala 332:118]
+              _part_5_WIRE[13] <= _part_5_T_16 @[cache.scala 332:118]
+              _part_5_WIRE[14] <= _part_5_T_17 @[cache.scala 332:118]
+              _part_5_WIRE[15] <= _part_5_T_18 @[cache.scala 332:118]
+              node _part_5_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_20 = bits(_part_5_WIRE[_part_5_T_19], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_21 = shl(_part_5_T_20, 40) @[cache.scala 332:267]
+              node _part_5_T_22 = mux(_part_5_T, _part_5_T_2, _part_5_T_21) @[cache.scala 331:79]
+              part[5] <= _part_5_T_22 @[cache.scala 331:73]
+              node _part_6_T = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_1 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_2 = shl(_part_6_T_1, 48) @[cache.scala 331:136]
+              node _part_6_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE[0] <= _part_6_T_3 @[cache.scala 332:118]
+              _part_6_WIRE[1] <= _part_6_T_4 @[cache.scala 332:118]
+              _part_6_WIRE[2] <= _part_6_T_5 @[cache.scala 332:118]
+              _part_6_WIRE[3] <= _part_6_T_6 @[cache.scala 332:118]
+              _part_6_WIRE[4] <= _part_6_T_7 @[cache.scala 332:118]
+              _part_6_WIRE[5] <= _part_6_T_8 @[cache.scala 332:118]
+              _part_6_WIRE[6] <= _part_6_T_9 @[cache.scala 332:118]
+              _part_6_WIRE[7] <= _part_6_T_10 @[cache.scala 332:118]
+              _part_6_WIRE[8] <= _part_6_T_11 @[cache.scala 332:118]
+              _part_6_WIRE[9] <= _part_6_T_12 @[cache.scala 332:118]
+              _part_6_WIRE[10] <= _part_6_T_13 @[cache.scala 332:118]
+              _part_6_WIRE[11] <= _part_6_T_14 @[cache.scala 332:118]
+              _part_6_WIRE[12] <= _part_6_T_15 @[cache.scala 332:118]
+              _part_6_WIRE[13] <= _part_6_T_16 @[cache.scala 332:118]
+              _part_6_WIRE[14] <= _part_6_T_17 @[cache.scala 332:118]
+              _part_6_WIRE[15] <= _part_6_T_18 @[cache.scala 332:118]
+              node _part_6_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_20 = bits(_part_6_WIRE[_part_6_T_19], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_21 = shl(_part_6_T_20, 48) @[cache.scala 332:267]
+              node _part_6_T_22 = mux(_part_6_T, _part_6_T_2, _part_6_T_21) @[cache.scala 331:79]
+              part[6] <= _part_6_T_22 @[cache.scala 331:73]
+              node _part_7_T = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_1 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_2 = shl(_part_7_T_1, 56) @[cache.scala 331:136]
+              node _part_7_T_3 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_4 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_5 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_6 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_7 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_8 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_9 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_10 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_11 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_12 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_13 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_14 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_15 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_16 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_17 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_18 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE[0] <= _part_7_T_3 @[cache.scala 332:118]
+              _part_7_WIRE[1] <= _part_7_T_4 @[cache.scala 332:118]
+              _part_7_WIRE[2] <= _part_7_T_5 @[cache.scala 332:118]
+              _part_7_WIRE[3] <= _part_7_T_6 @[cache.scala 332:118]
+              _part_7_WIRE[4] <= _part_7_T_7 @[cache.scala 332:118]
+              _part_7_WIRE[5] <= _part_7_T_8 @[cache.scala 332:118]
+              _part_7_WIRE[6] <= _part_7_T_9 @[cache.scala 332:118]
+              _part_7_WIRE[7] <= _part_7_T_10 @[cache.scala 332:118]
+              _part_7_WIRE[8] <= _part_7_T_11 @[cache.scala 332:118]
+              _part_7_WIRE[9] <= _part_7_T_12 @[cache.scala 332:118]
+              _part_7_WIRE[10] <= _part_7_T_13 @[cache.scala 332:118]
+              _part_7_WIRE[11] <= _part_7_T_14 @[cache.scala 332:118]
+              _part_7_WIRE[12] <= _part_7_T_15 @[cache.scala 332:118]
+              _part_7_WIRE[13] <= _part_7_T_16 @[cache.scala 332:118]
+              _part_7_WIRE[14] <= _part_7_T_17 @[cache.scala 332:118]
+              _part_7_WIRE[15] <= _part_7_T_18 @[cache.scala 332:118]
+              node _part_7_T_19 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_20 = bits(_part_7_WIRE[_part_7_T_19], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_21 = shl(_part_7_T_20, 56) @[cache.scala 332:267]
+              node _part_7_T_22 = mux(_part_7_T, _part_7_T_2, _part_7_T_21) @[cache.scala 331:79]
+              part[7] <= _part_7_T_22 @[cache.scala 331:73]
+              node _result_T = or(part[0], part[1]) @[cache.scala 339:83]
+              node _result_T_1 = or(_result_T, part[2]) @[cache.scala 339:83]
+              node _result_T_2 = or(_result_T_1, part[3]) @[cache.scala 339:83]
+              node _result_T_3 = or(_result_T_2, part[4]) @[cache.scala 339:83]
+              node _result_T_4 = or(_result_T_3, part[5]) @[cache.scala 339:83]
+              node _result_T_5 = or(_result_T_4, part[6]) @[cache.scala 339:83]
+              node result = or(_result_T_5, part[7]) @[cache.scala 339:83]
+              node _cache_data_T = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_1 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_2 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_3 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_4 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_5 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_6 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_7 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_8 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_9 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_10 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_11 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_12 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_13 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_14 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_15 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data : UInt<64>[16] @[cache.scala 340:94]
+              cache_data[0] <= _cache_data_T @[cache.scala 340:94]
+              cache_data[1] <= _cache_data_T_1 @[cache.scala 340:94]
+              cache_data[2] <= _cache_data_T_2 @[cache.scala 340:94]
+              cache_data[3] <= _cache_data_T_3 @[cache.scala 340:94]
+              cache_data[4] <= _cache_data_T_4 @[cache.scala 340:94]
+              cache_data[5] <= _cache_data_T_5 @[cache.scala 340:94]
+              cache_data[6] <= _cache_data_T_6 @[cache.scala 340:94]
+              cache_data[7] <= _cache_data_T_7 @[cache.scala 340:94]
+              cache_data[8] <= _cache_data_T_8 @[cache.scala 340:94]
+              cache_data[9] <= _cache_data_T_9 @[cache.scala 340:94]
+              cache_data[10] <= _cache_data_T_10 @[cache.scala 340:94]
+              cache_data[11] <= _cache_data_T_11 @[cache.scala 340:94]
+              cache_data[12] <= _cache_data_T_12 @[cache.scala 340:94]
+              cache_data[13] <= _cache_data_T_13 @[cache.scala 340:94]
+              cache_data[14] <= _cache_data_T_14 @[cache.scala 340:94]
+              cache_data[15] <= _cache_data_T_15 @[cache.scala 340:94]
+              node _T_11 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data[_T_11] <= result @[cache.scala 341:131]
+              node data_mem_0_io_data_write_data_lo_lo_lo = cat(cache_data[1], cache_data[0]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_lo_hi = cat(cache_data[3], cache_data[2]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_lo = cat(data_mem_0_io_data_write_data_lo_lo_hi, data_mem_0_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi_lo = cat(cache_data[5], cache_data[4]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi_hi = cat(cache_data[7], cache_data[6]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo_hi = cat(data_mem_0_io_data_write_data_lo_hi_hi, data_mem_0_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_lo = cat(data_mem_0_io_data_write_data_lo_hi, data_mem_0_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo_lo = cat(cache_data[9], cache_data[8]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo_hi = cat(cache_data[11], cache_data[10]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_lo = cat(data_mem_0_io_data_write_data_hi_lo_hi, data_mem_0_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi_lo = cat(cache_data[13], cache_data[12]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi_hi = cat(cache_data[15], cache_data[14]) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi_hi = cat(data_mem_0_io_data_write_data_hi_hi_hi, data_mem_0_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_0_io_data_write_data_hi = cat(data_mem_0_io_data_write_data_hi_hi, data_mem_0_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_0_io_data_write_data_T = cat(data_mem_0_io_data_write_data_hi, data_mem_0_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_1 : @[cache.scala 319:66]
+              data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_1.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 325:85]
+              wire part_1 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_23 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_24 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_25 = shl(_part_0_T_24, 0) @[cache.scala 331:136]
+              node _part_0_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_1[0] <= _part_0_T_26 @[cache.scala 332:118]
+              _part_0_WIRE_1[1] <= _part_0_T_27 @[cache.scala 332:118]
+              _part_0_WIRE_1[2] <= _part_0_T_28 @[cache.scala 332:118]
+              _part_0_WIRE_1[3] <= _part_0_T_29 @[cache.scala 332:118]
+              _part_0_WIRE_1[4] <= _part_0_T_30 @[cache.scala 332:118]
+              _part_0_WIRE_1[5] <= _part_0_T_31 @[cache.scala 332:118]
+              _part_0_WIRE_1[6] <= _part_0_T_32 @[cache.scala 332:118]
+              _part_0_WIRE_1[7] <= _part_0_T_33 @[cache.scala 332:118]
+              _part_0_WIRE_1[8] <= _part_0_T_34 @[cache.scala 332:118]
+              _part_0_WIRE_1[9] <= _part_0_T_35 @[cache.scala 332:118]
+              _part_0_WIRE_1[10] <= _part_0_T_36 @[cache.scala 332:118]
+              _part_0_WIRE_1[11] <= _part_0_T_37 @[cache.scala 332:118]
+              _part_0_WIRE_1[12] <= _part_0_T_38 @[cache.scala 332:118]
+              _part_0_WIRE_1[13] <= _part_0_T_39 @[cache.scala 332:118]
+              _part_0_WIRE_1[14] <= _part_0_T_40 @[cache.scala 332:118]
+              _part_0_WIRE_1[15] <= _part_0_T_41 @[cache.scala 332:118]
+              node _part_0_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_43 = bits(_part_0_WIRE_1[_part_0_T_42], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_44 = shl(_part_0_T_43, 0) @[cache.scala 332:267]
+              node _part_0_T_45 = mux(_part_0_T_23, _part_0_T_25, _part_0_T_44) @[cache.scala 331:79]
+              part_1[0] <= _part_0_T_45 @[cache.scala 331:73]
+              node _part_1_T_23 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_24 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_25 = shl(_part_1_T_24, 8) @[cache.scala 331:136]
+              node _part_1_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_1[0] <= _part_1_T_26 @[cache.scala 332:118]
+              _part_1_WIRE_1[1] <= _part_1_T_27 @[cache.scala 332:118]
+              _part_1_WIRE_1[2] <= _part_1_T_28 @[cache.scala 332:118]
+              _part_1_WIRE_1[3] <= _part_1_T_29 @[cache.scala 332:118]
+              _part_1_WIRE_1[4] <= _part_1_T_30 @[cache.scala 332:118]
+              _part_1_WIRE_1[5] <= _part_1_T_31 @[cache.scala 332:118]
+              _part_1_WIRE_1[6] <= _part_1_T_32 @[cache.scala 332:118]
+              _part_1_WIRE_1[7] <= _part_1_T_33 @[cache.scala 332:118]
+              _part_1_WIRE_1[8] <= _part_1_T_34 @[cache.scala 332:118]
+              _part_1_WIRE_1[9] <= _part_1_T_35 @[cache.scala 332:118]
+              _part_1_WIRE_1[10] <= _part_1_T_36 @[cache.scala 332:118]
+              _part_1_WIRE_1[11] <= _part_1_T_37 @[cache.scala 332:118]
+              _part_1_WIRE_1[12] <= _part_1_T_38 @[cache.scala 332:118]
+              _part_1_WIRE_1[13] <= _part_1_T_39 @[cache.scala 332:118]
+              _part_1_WIRE_1[14] <= _part_1_T_40 @[cache.scala 332:118]
+              _part_1_WIRE_1[15] <= _part_1_T_41 @[cache.scala 332:118]
+              node _part_1_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_43 = bits(_part_1_WIRE_1[_part_1_T_42], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_44 = shl(_part_1_T_43, 8) @[cache.scala 332:267]
+              node _part_1_T_45 = mux(_part_1_T_23, _part_1_T_25, _part_1_T_44) @[cache.scala 331:79]
+              part_1[1] <= _part_1_T_45 @[cache.scala 331:73]
+              node _part_2_T_23 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_24 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_25 = shl(_part_2_T_24, 16) @[cache.scala 331:136]
+              node _part_2_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_1[0] <= _part_2_T_26 @[cache.scala 332:118]
+              _part_2_WIRE_1[1] <= _part_2_T_27 @[cache.scala 332:118]
+              _part_2_WIRE_1[2] <= _part_2_T_28 @[cache.scala 332:118]
+              _part_2_WIRE_1[3] <= _part_2_T_29 @[cache.scala 332:118]
+              _part_2_WIRE_1[4] <= _part_2_T_30 @[cache.scala 332:118]
+              _part_2_WIRE_1[5] <= _part_2_T_31 @[cache.scala 332:118]
+              _part_2_WIRE_1[6] <= _part_2_T_32 @[cache.scala 332:118]
+              _part_2_WIRE_1[7] <= _part_2_T_33 @[cache.scala 332:118]
+              _part_2_WIRE_1[8] <= _part_2_T_34 @[cache.scala 332:118]
+              _part_2_WIRE_1[9] <= _part_2_T_35 @[cache.scala 332:118]
+              _part_2_WIRE_1[10] <= _part_2_T_36 @[cache.scala 332:118]
+              _part_2_WIRE_1[11] <= _part_2_T_37 @[cache.scala 332:118]
+              _part_2_WIRE_1[12] <= _part_2_T_38 @[cache.scala 332:118]
+              _part_2_WIRE_1[13] <= _part_2_T_39 @[cache.scala 332:118]
+              _part_2_WIRE_1[14] <= _part_2_T_40 @[cache.scala 332:118]
+              _part_2_WIRE_1[15] <= _part_2_T_41 @[cache.scala 332:118]
+              node _part_2_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_43 = bits(_part_2_WIRE_1[_part_2_T_42], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_44 = shl(_part_2_T_43, 16) @[cache.scala 332:267]
+              node _part_2_T_45 = mux(_part_2_T_23, _part_2_T_25, _part_2_T_44) @[cache.scala 331:79]
+              part_1[2] <= _part_2_T_45 @[cache.scala 331:73]
+              node _part_3_T_23 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_24 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_25 = shl(_part_3_T_24, 24) @[cache.scala 331:136]
+              node _part_3_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_1[0] <= _part_3_T_26 @[cache.scala 332:118]
+              _part_3_WIRE_1[1] <= _part_3_T_27 @[cache.scala 332:118]
+              _part_3_WIRE_1[2] <= _part_3_T_28 @[cache.scala 332:118]
+              _part_3_WIRE_1[3] <= _part_3_T_29 @[cache.scala 332:118]
+              _part_3_WIRE_1[4] <= _part_3_T_30 @[cache.scala 332:118]
+              _part_3_WIRE_1[5] <= _part_3_T_31 @[cache.scala 332:118]
+              _part_3_WIRE_1[6] <= _part_3_T_32 @[cache.scala 332:118]
+              _part_3_WIRE_1[7] <= _part_3_T_33 @[cache.scala 332:118]
+              _part_3_WIRE_1[8] <= _part_3_T_34 @[cache.scala 332:118]
+              _part_3_WIRE_1[9] <= _part_3_T_35 @[cache.scala 332:118]
+              _part_3_WIRE_1[10] <= _part_3_T_36 @[cache.scala 332:118]
+              _part_3_WIRE_1[11] <= _part_3_T_37 @[cache.scala 332:118]
+              _part_3_WIRE_1[12] <= _part_3_T_38 @[cache.scala 332:118]
+              _part_3_WIRE_1[13] <= _part_3_T_39 @[cache.scala 332:118]
+              _part_3_WIRE_1[14] <= _part_3_T_40 @[cache.scala 332:118]
+              _part_3_WIRE_1[15] <= _part_3_T_41 @[cache.scala 332:118]
+              node _part_3_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_43 = bits(_part_3_WIRE_1[_part_3_T_42], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_44 = shl(_part_3_T_43, 24) @[cache.scala 332:267]
+              node _part_3_T_45 = mux(_part_3_T_23, _part_3_T_25, _part_3_T_44) @[cache.scala 331:79]
+              part_1[3] <= _part_3_T_45 @[cache.scala 331:73]
+              node _part_4_T_23 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_24 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_25 = shl(_part_4_T_24, 32) @[cache.scala 331:136]
+              node _part_4_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_1[0] <= _part_4_T_26 @[cache.scala 332:118]
+              _part_4_WIRE_1[1] <= _part_4_T_27 @[cache.scala 332:118]
+              _part_4_WIRE_1[2] <= _part_4_T_28 @[cache.scala 332:118]
+              _part_4_WIRE_1[3] <= _part_4_T_29 @[cache.scala 332:118]
+              _part_4_WIRE_1[4] <= _part_4_T_30 @[cache.scala 332:118]
+              _part_4_WIRE_1[5] <= _part_4_T_31 @[cache.scala 332:118]
+              _part_4_WIRE_1[6] <= _part_4_T_32 @[cache.scala 332:118]
+              _part_4_WIRE_1[7] <= _part_4_T_33 @[cache.scala 332:118]
+              _part_4_WIRE_1[8] <= _part_4_T_34 @[cache.scala 332:118]
+              _part_4_WIRE_1[9] <= _part_4_T_35 @[cache.scala 332:118]
+              _part_4_WIRE_1[10] <= _part_4_T_36 @[cache.scala 332:118]
+              _part_4_WIRE_1[11] <= _part_4_T_37 @[cache.scala 332:118]
+              _part_4_WIRE_1[12] <= _part_4_T_38 @[cache.scala 332:118]
+              _part_4_WIRE_1[13] <= _part_4_T_39 @[cache.scala 332:118]
+              _part_4_WIRE_1[14] <= _part_4_T_40 @[cache.scala 332:118]
+              _part_4_WIRE_1[15] <= _part_4_T_41 @[cache.scala 332:118]
+              node _part_4_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_43 = bits(_part_4_WIRE_1[_part_4_T_42], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_44 = shl(_part_4_T_43, 32) @[cache.scala 332:267]
+              node _part_4_T_45 = mux(_part_4_T_23, _part_4_T_25, _part_4_T_44) @[cache.scala 331:79]
+              part_1[4] <= _part_4_T_45 @[cache.scala 331:73]
+              node _part_5_T_23 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_24 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_25 = shl(_part_5_T_24, 40) @[cache.scala 331:136]
+              node _part_5_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_1[0] <= _part_5_T_26 @[cache.scala 332:118]
+              _part_5_WIRE_1[1] <= _part_5_T_27 @[cache.scala 332:118]
+              _part_5_WIRE_1[2] <= _part_5_T_28 @[cache.scala 332:118]
+              _part_5_WIRE_1[3] <= _part_5_T_29 @[cache.scala 332:118]
+              _part_5_WIRE_1[4] <= _part_5_T_30 @[cache.scala 332:118]
+              _part_5_WIRE_1[5] <= _part_5_T_31 @[cache.scala 332:118]
+              _part_5_WIRE_1[6] <= _part_5_T_32 @[cache.scala 332:118]
+              _part_5_WIRE_1[7] <= _part_5_T_33 @[cache.scala 332:118]
+              _part_5_WIRE_1[8] <= _part_5_T_34 @[cache.scala 332:118]
+              _part_5_WIRE_1[9] <= _part_5_T_35 @[cache.scala 332:118]
+              _part_5_WIRE_1[10] <= _part_5_T_36 @[cache.scala 332:118]
+              _part_5_WIRE_1[11] <= _part_5_T_37 @[cache.scala 332:118]
+              _part_5_WIRE_1[12] <= _part_5_T_38 @[cache.scala 332:118]
+              _part_5_WIRE_1[13] <= _part_5_T_39 @[cache.scala 332:118]
+              _part_5_WIRE_1[14] <= _part_5_T_40 @[cache.scala 332:118]
+              _part_5_WIRE_1[15] <= _part_5_T_41 @[cache.scala 332:118]
+              node _part_5_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_43 = bits(_part_5_WIRE_1[_part_5_T_42], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_44 = shl(_part_5_T_43, 40) @[cache.scala 332:267]
+              node _part_5_T_45 = mux(_part_5_T_23, _part_5_T_25, _part_5_T_44) @[cache.scala 331:79]
+              part_1[5] <= _part_5_T_45 @[cache.scala 331:73]
+              node _part_6_T_23 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_24 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_25 = shl(_part_6_T_24, 48) @[cache.scala 331:136]
+              node _part_6_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_1[0] <= _part_6_T_26 @[cache.scala 332:118]
+              _part_6_WIRE_1[1] <= _part_6_T_27 @[cache.scala 332:118]
+              _part_6_WIRE_1[2] <= _part_6_T_28 @[cache.scala 332:118]
+              _part_6_WIRE_1[3] <= _part_6_T_29 @[cache.scala 332:118]
+              _part_6_WIRE_1[4] <= _part_6_T_30 @[cache.scala 332:118]
+              _part_6_WIRE_1[5] <= _part_6_T_31 @[cache.scala 332:118]
+              _part_6_WIRE_1[6] <= _part_6_T_32 @[cache.scala 332:118]
+              _part_6_WIRE_1[7] <= _part_6_T_33 @[cache.scala 332:118]
+              _part_6_WIRE_1[8] <= _part_6_T_34 @[cache.scala 332:118]
+              _part_6_WIRE_1[9] <= _part_6_T_35 @[cache.scala 332:118]
+              _part_6_WIRE_1[10] <= _part_6_T_36 @[cache.scala 332:118]
+              _part_6_WIRE_1[11] <= _part_6_T_37 @[cache.scala 332:118]
+              _part_6_WIRE_1[12] <= _part_6_T_38 @[cache.scala 332:118]
+              _part_6_WIRE_1[13] <= _part_6_T_39 @[cache.scala 332:118]
+              _part_6_WIRE_1[14] <= _part_6_T_40 @[cache.scala 332:118]
+              _part_6_WIRE_1[15] <= _part_6_T_41 @[cache.scala 332:118]
+              node _part_6_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_43 = bits(_part_6_WIRE_1[_part_6_T_42], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_44 = shl(_part_6_T_43, 48) @[cache.scala 332:267]
+              node _part_6_T_45 = mux(_part_6_T_23, _part_6_T_25, _part_6_T_44) @[cache.scala 331:79]
+              part_1[6] <= _part_6_T_45 @[cache.scala 331:73]
+              node _part_7_T_23 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_24 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_25 = shl(_part_7_T_24, 56) @[cache.scala 331:136]
+              node _part_7_T_26 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_27 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_28 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_29 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_30 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_31 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_32 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_33 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_34 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_35 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_36 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_37 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_38 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_39 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_40 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_41 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_1 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_1[0] <= _part_7_T_26 @[cache.scala 332:118]
+              _part_7_WIRE_1[1] <= _part_7_T_27 @[cache.scala 332:118]
+              _part_7_WIRE_1[2] <= _part_7_T_28 @[cache.scala 332:118]
+              _part_7_WIRE_1[3] <= _part_7_T_29 @[cache.scala 332:118]
+              _part_7_WIRE_1[4] <= _part_7_T_30 @[cache.scala 332:118]
+              _part_7_WIRE_1[5] <= _part_7_T_31 @[cache.scala 332:118]
+              _part_7_WIRE_1[6] <= _part_7_T_32 @[cache.scala 332:118]
+              _part_7_WIRE_1[7] <= _part_7_T_33 @[cache.scala 332:118]
+              _part_7_WIRE_1[8] <= _part_7_T_34 @[cache.scala 332:118]
+              _part_7_WIRE_1[9] <= _part_7_T_35 @[cache.scala 332:118]
+              _part_7_WIRE_1[10] <= _part_7_T_36 @[cache.scala 332:118]
+              _part_7_WIRE_1[11] <= _part_7_T_37 @[cache.scala 332:118]
+              _part_7_WIRE_1[12] <= _part_7_T_38 @[cache.scala 332:118]
+              _part_7_WIRE_1[13] <= _part_7_T_39 @[cache.scala 332:118]
+              _part_7_WIRE_1[14] <= _part_7_T_40 @[cache.scala 332:118]
+              _part_7_WIRE_1[15] <= _part_7_T_41 @[cache.scala 332:118]
+              node _part_7_T_42 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_43 = bits(_part_7_WIRE_1[_part_7_T_42], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_44 = shl(_part_7_T_43, 56) @[cache.scala 332:267]
+              node _part_7_T_45 = mux(_part_7_T_23, _part_7_T_25, _part_7_T_44) @[cache.scala 331:79]
+              part_1[7] <= _part_7_T_45 @[cache.scala 331:73]
+              node _result_T_6 = or(part_1[0], part_1[1]) @[cache.scala 339:83]
+              node _result_T_7 = or(_result_T_6, part_1[2]) @[cache.scala 339:83]
+              node _result_T_8 = or(_result_T_7, part_1[3]) @[cache.scala 339:83]
+              node _result_T_9 = or(_result_T_8, part_1[4]) @[cache.scala 339:83]
+              node _result_T_10 = or(_result_T_9, part_1[5]) @[cache.scala 339:83]
+              node _result_T_11 = or(_result_T_10, part_1[6]) @[cache.scala 339:83]
+              node result_1 = or(_result_T_11, part_1[7]) @[cache.scala 339:83]
+              node _cache_data_T_16 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_17 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_18 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_19 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_20 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_21 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_22 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_23 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_24 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_25 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_26 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_27 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_28 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_29 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_30 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_31 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_1 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_1[0] <= _cache_data_T_16 @[cache.scala 340:94]
+              cache_data_1[1] <= _cache_data_T_17 @[cache.scala 340:94]
+              cache_data_1[2] <= _cache_data_T_18 @[cache.scala 340:94]
+              cache_data_1[3] <= _cache_data_T_19 @[cache.scala 340:94]
+              cache_data_1[4] <= _cache_data_T_20 @[cache.scala 340:94]
+              cache_data_1[5] <= _cache_data_T_21 @[cache.scala 340:94]
+              cache_data_1[6] <= _cache_data_T_22 @[cache.scala 340:94]
+              cache_data_1[7] <= _cache_data_T_23 @[cache.scala 340:94]
+              cache_data_1[8] <= _cache_data_T_24 @[cache.scala 340:94]
+              cache_data_1[9] <= _cache_data_T_25 @[cache.scala 340:94]
+              cache_data_1[10] <= _cache_data_T_26 @[cache.scala 340:94]
+              cache_data_1[11] <= _cache_data_T_27 @[cache.scala 340:94]
+              cache_data_1[12] <= _cache_data_T_28 @[cache.scala 340:94]
+              cache_data_1[13] <= _cache_data_T_29 @[cache.scala 340:94]
+              cache_data_1[14] <= _cache_data_T_30 @[cache.scala 340:94]
+              cache_data_1[15] <= _cache_data_T_31 @[cache.scala 340:94]
+              node _T_12 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_1[_T_12] <= result_1 @[cache.scala 341:131]
+              node data_mem_1_io_data_write_data_lo_lo_lo = cat(cache_data_1[1], cache_data_1[0]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_lo_hi = cat(cache_data_1[3], cache_data_1[2]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_lo = cat(data_mem_1_io_data_write_data_lo_lo_hi, data_mem_1_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi_lo = cat(cache_data_1[5], cache_data_1[4]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi_hi = cat(cache_data_1[7], cache_data_1[6]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo_hi = cat(data_mem_1_io_data_write_data_lo_hi_hi, data_mem_1_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_lo = cat(data_mem_1_io_data_write_data_lo_hi, data_mem_1_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo_lo = cat(cache_data_1[9], cache_data_1[8]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo_hi = cat(cache_data_1[11], cache_data_1[10]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_lo = cat(data_mem_1_io_data_write_data_hi_lo_hi, data_mem_1_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi_lo = cat(cache_data_1[13], cache_data_1[12]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi_hi = cat(cache_data_1[15], cache_data_1[14]) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi_hi = cat(data_mem_1_io_data_write_data_hi_hi_hi, data_mem_1_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_1_io_data_write_data_hi = cat(data_mem_1_io_data_write_data_hi_hi, data_mem_1_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_1_io_data_write_data_T = cat(data_mem_1_io_data_write_data_hi, data_mem_1_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_2 : @[cache.scala 319:66]
+              data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_2.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 325:85]
+              wire part_2 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_46 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_47 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_48 = shl(_part_0_T_47, 0) @[cache.scala 331:136]
+              node _part_0_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_2[0] <= _part_0_T_49 @[cache.scala 332:118]
+              _part_0_WIRE_2[1] <= _part_0_T_50 @[cache.scala 332:118]
+              _part_0_WIRE_2[2] <= _part_0_T_51 @[cache.scala 332:118]
+              _part_0_WIRE_2[3] <= _part_0_T_52 @[cache.scala 332:118]
+              _part_0_WIRE_2[4] <= _part_0_T_53 @[cache.scala 332:118]
+              _part_0_WIRE_2[5] <= _part_0_T_54 @[cache.scala 332:118]
+              _part_0_WIRE_2[6] <= _part_0_T_55 @[cache.scala 332:118]
+              _part_0_WIRE_2[7] <= _part_0_T_56 @[cache.scala 332:118]
+              _part_0_WIRE_2[8] <= _part_0_T_57 @[cache.scala 332:118]
+              _part_0_WIRE_2[9] <= _part_0_T_58 @[cache.scala 332:118]
+              _part_0_WIRE_2[10] <= _part_0_T_59 @[cache.scala 332:118]
+              _part_0_WIRE_2[11] <= _part_0_T_60 @[cache.scala 332:118]
+              _part_0_WIRE_2[12] <= _part_0_T_61 @[cache.scala 332:118]
+              _part_0_WIRE_2[13] <= _part_0_T_62 @[cache.scala 332:118]
+              _part_0_WIRE_2[14] <= _part_0_T_63 @[cache.scala 332:118]
+              _part_0_WIRE_2[15] <= _part_0_T_64 @[cache.scala 332:118]
+              node _part_0_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_66 = bits(_part_0_WIRE_2[_part_0_T_65], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_67 = shl(_part_0_T_66, 0) @[cache.scala 332:267]
+              node _part_0_T_68 = mux(_part_0_T_46, _part_0_T_48, _part_0_T_67) @[cache.scala 331:79]
+              part_2[0] <= _part_0_T_68 @[cache.scala 331:73]
+              node _part_1_T_46 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_47 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_48 = shl(_part_1_T_47, 8) @[cache.scala 331:136]
+              node _part_1_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_2[0] <= _part_1_T_49 @[cache.scala 332:118]
+              _part_1_WIRE_2[1] <= _part_1_T_50 @[cache.scala 332:118]
+              _part_1_WIRE_2[2] <= _part_1_T_51 @[cache.scala 332:118]
+              _part_1_WIRE_2[3] <= _part_1_T_52 @[cache.scala 332:118]
+              _part_1_WIRE_2[4] <= _part_1_T_53 @[cache.scala 332:118]
+              _part_1_WIRE_2[5] <= _part_1_T_54 @[cache.scala 332:118]
+              _part_1_WIRE_2[6] <= _part_1_T_55 @[cache.scala 332:118]
+              _part_1_WIRE_2[7] <= _part_1_T_56 @[cache.scala 332:118]
+              _part_1_WIRE_2[8] <= _part_1_T_57 @[cache.scala 332:118]
+              _part_1_WIRE_2[9] <= _part_1_T_58 @[cache.scala 332:118]
+              _part_1_WIRE_2[10] <= _part_1_T_59 @[cache.scala 332:118]
+              _part_1_WIRE_2[11] <= _part_1_T_60 @[cache.scala 332:118]
+              _part_1_WIRE_2[12] <= _part_1_T_61 @[cache.scala 332:118]
+              _part_1_WIRE_2[13] <= _part_1_T_62 @[cache.scala 332:118]
+              _part_1_WIRE_2[14] <= _part_1_T_63 @[cache.scala 332:118]
+              _part_1_WIRE_2[15] <= _part_1_T_64 @[cache.scala 332:118]
+              node _part_1_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_66 = bits(_part_1_WIRE_2[_part_1_T_65], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_67 = shl(_part_1_T_66, 8) @[cache.scala 332:267]
+              node _part_1_T_68 = mux(_part_1_T_46, _part_1_T_48, _part_1_T_67) @[cache.scala 331:79]
+              part_2[1] <= _part_1_T_68 @[cache.scala 331:73]
+              node _part_2_T_46 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_47 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_48 = shl(_part_2_T_47, 16) @[cache.scala 331:136]
+              node _part_2_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_2[0] <= _part_2_T_49 @[cache.scala 332:118]
+              _part_2_WIRE_2[1] <= _part_2_T_50 @[cache.scala 332:118]
+              _part_2_WIRE_2[2] <= _part_2_T_51 @[cache.scala 332:118]
+              _part_2_WIRE_2[3] <= _part_2_T_52 @[cache.scala 332:118]
+              _part_2_WIRE_2[4] <= _part_2_T_53 @[cache.scala 332:118]
+              _part_2_WIRE_2[5] <= _part_2_T_54 @[cache.scala 332:118]
+              _part_2_WIRE_2[6] <= _part_2_T_55 @[cache.scala 332:118]
+              _part_2_WIRE_2[7] <= _part_2_T_56 @[cache.scala 332:118]
+              _part_2_WIRE_2[8] <= _part_2_T_57 @[cache.scala 332:118]
+              _part_2_WIRE_2[9] <= _part_2_T_58 @[cache.scala 332:118]
+              _part_2_WIRE_2[10] <= _part_2_T_59 @[cache.scala 332:118]
+              _part_2_WIRE_2[11] <= _part_2_T_60 @[cache.scala 332:118]
+              _part_2_WIRE_2[12] <= _part_2_T_61 @[cache.scala 332:118]
+              _part_2_WIRE_2[13] <= _part_2_T_62 @[cache.scala 332:118]
+              _part_2_WIRE_2[14] <= _part_2_T_63 @[cache.scala 332:118]
+              _part_2_WIRE_2[15] <= _part_2_T_64 @[cache.scala 332:118]
+              node _part_2_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_66 = bits(_part_2_WIRE_2[_part_2_T_65], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_67 = shl(_part_2_T_66, 16) @[cache.scala 332:267]
+              node _part_2_T_68 = mux(_part_2_T_46, _part_2_T_48, _part_2_T_67) @[cache.scala 331:79]
+              part_2[2] <= _part_2_T_68 @[cache.scala 331:73]
+              node _part_3_T_46 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_47 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_48 = shl(_part_3_T_47, 24) @[cache.scala 331:136]
+              node _part_3_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_2[0] <= _part_3_T_49 @[cache.scala 332:118]
+              _part_3_WIRE_2[1] <= _part_3_T_50 @[cache.scala 332:118]
+              _part_3_WIRE_2[2] <= _part_3_T_51 @[cache.scala 332:118]
+              _part_3_WIRE_2[3] <= _part_3_T_52 @[cache.scala 332:118]
+              _part_3_WIRE_2[4] <= _part_3_T_53 @[cache.scala 332:118]
+              _part_3_WIRE_2[5] <= _part_3_T_54 @[cache.scala 332:118]
+              _part_3_WIRE_2[6] <= _part_3_T_55 @[cache.scala 332:118]
+              _part_3_WIRE_2[7] <= _part_3_T_56 @[cache.scala 332:118]
+              _part_3_WIRE_2[8] <= _part_3_T_57 @[cache.scala 332:118]
+              _part_3_WIRE_2[9] <= _part_3_T_58 @[cache.scala 332:118]
+              _part_3_WIRE_2[10] <= _part_3_T_59 @[cache.scala 332:118]
+              _part_3_WIRE_2[11] <= _part_3_T_60 @[cache.scala 332:118]
+              _part_3_WIRE_2[12] <= _part_3_T_61 @[cache.scala 332:118]
+              _part_3_WIRE_2[13] <= _part_3_T_62 @[cache.scala 332:118]
+              _part_3_WIRE_2[14] <= _part_3_T_63 @[cache.scala 332:118]
+              _part_3_WIRE_2[15] <= _part_3_T_64 @[cache.scala 332:118]
+              node _part_3_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_66 = bits(_part_3_WIRE_2[_part_3_T_65], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_67 = shl(_part_3_T_66, 24) @[cache.scala 332:267]
+              node _part_3_T_68 = mux(_part_3_T_46, _part_3_T_48, _part_3_T_67) @[cache.scala 331:79]
+              part_2[3] <= _part_3_T_68 @[cache.scala 331:73]
+              node _part_4_T_46 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_47 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_48 = shl(_part_4_T_47, 32) @[cache.scala 331:136]
+              node _part_4_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_2[0] <= _part_4_T_49 @[cache.scala 332:118]
+              _part_4_WIRE_2[1] <= _part_4_T_50 @[cache.scala 332:118]
+              _part_4_WIRE_2[2] <= _part_4_T_51 @[cache.scala 332:118]
+              _part_4_WIRE_2[3] <= _part_4_T_52 @[cache.scala 332:118]
+              _part_4_WIRE_2[4] <= _part_4_T_53 @[cache.scala 332:118]
+              _part_4_WIRE_2[5] <= _part_4_T_54 @[cache.scala 332:118]
+              _part_4_WIRE_2[6] <= _part_4_T_55 @[cache.scala 332:118]
+              _part_4_WIRE_2[7] <= _part_4_T_56 @[cache.scala 332:118]
+              _part_4_WIRE_2[8] <= _part_4_T_57 @[cache.scala 332:118]
+              _part_4_WIRE_2[9] <= _part_4_T_58 @[cache.scala 332:118]
+              _part_4_WIRE_2[10] <= _part_4_T_59 @[cache.scala 332:118]
+              _part_4_WIRE_2[11] <= _part_4_T_60 @[cache.scala 332:118]
+              _part_4_WIRE_2[12] <= _part_4_T_61 @[cache.scala 332:118]
+              _part_4_WIRE_2[13] <= _part_4_T_62 @[cache.scala 332:118]
+              _part_4_WIRE_2[14] <= _part_4_T_63 @[cache.scala 332:118]
+              _part_4_WIRE_2[15] <= _part_4_T_64 @[cache.scala 332:118]
+              node _part_4_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_66 = bits(_part_4_WIRE_2[_part_4_T_65], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_67 = shl(_part_4_T_66, 32) @[cache.scala 332:267]
+              node _part_4_T_68 = mux(_part_4_T_46, _part_4_T_48, _part_4_T_67) @[cache.scala 331:79]
+              part_2[4] <= _part_4_T_68 @[cache.scala 331:73]
+              node _part_5_T_46 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_47 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_48 = shl(_part_5_T_47, 40) @[cache.scala 331:136]
+              node _part_5_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_2[0] <= _part_5_T_49 @[cache.scala 332:118]
+              _part_5_WIRE_2[1] <= _part_5_T_50 @[cache.scala 332:118]
+              _part_5_WIRE_2[2] <= _part_5_T_51 @[cache.scala 332:118]
+              _part_5_WIRE_2[3] <= _part_5_T_52 @[cache.scala 332:118]
+              _part_5_WIRE_2[4] <= _part_5_T_53 @[cache.scala 332:118]
+              _part_5_WIRE_2[5] <= _part_5_T_54 @[cache.scala 332:118]
+              _part_5_WIRE_2[6] <= _part_5_T_55 @[cache.scala 332:118]
+              _part_5_WIRE_2[7] <= _part_5_T_56 @[cache.scala 332:118]
+              _part_5_WIRE_2[8] <= _part_5_T_57 @[cache.scala 332:118]
+              _part_5_WIRE_2[9] <= _part_5_T_58 @[cache.scala 332:118]
+              _part_5_WIRE_2[10] <= _part_5_T_59 @[cache.scala 332:118]
+              _part_5_WIRE_2[11] <= _part_5_T_60 @[cache.scala 332:118]
+              _part_5_WIRE_2[12] <= _part_5_T_61 @[cache.scala 332:118]
+              _part_5_WIRE_2[13] <= _part_5_T_62 @[cache.scala 332:118]
+              _part_5_WIRE_2[14] <= _part_5_T_63 @[cache.scala 332:118]
+              _part_5_WIRE_2[15] <= _part_5_T_64 @[cache.scala 332:118]
+              node _part_5_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_66 = bits(_part_5_WIRE_2[_part_5_T_65], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_67 = shl(_part_5_T_66, 40) @[cache.scala 332:267]
+              node _part_5_T_68 = mux(_part_5_T_46, _part_5_T_48, _part_5_T_67) @[cache.scala 331:79]
+              part_2[5] <= _part_5_T_68 @[cache.scala 331:73]
+              node _part_6_T_46 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_47 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_48 = shl(_part_6_T_47, 48) @[cache.scala 331:136]
+              node _part_6_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_2[0] <= _part_6_T_49 @[cache.scala 332:118]
+              _part_6_WIRE_2[1] <= _part_6_T_50 @[cache.scala 332:118]
+              _part_6_WIRE_2[2] <= _part_6_T_51 @[cache.scala 332:118]
+              _part_6_WIRE_2[3] <= _part_6_T_52 @[cache.scala 332:118]
+              _part_6_WIRE_2[4] <= _part_6_T_53 @[cache.scala 332:118]
+              _part_6_WIRE_2[5] <= _part_6_T_54 @[cache.scala 332:118]
+              _part_6_WIRE_2[6] <= _part_6_T_55 @[cache.scala 332:118]
+              _part_6_WIRE_2[7] <= _part_6_T_56 @[cache.scala 332:118]
+              _part_6_WIRE_2[8] <= _part_6_T_57 @[cache.scala 332:118]
+              _part_6_WIRE_2[9] <= _part_6_T_58 @[cache.scala 332:118]
+              _part_6_WIRE_2[10] <= _part_6_T_59 @[cache.scala 332:118]
+              _part_6_WIRE_2[11] <= _part_6_T_60 @[cache.scala 332:118]
+              _part_6_WIRE_2[12] <= _part_6_T_61 @[cache.scala 332:118]
+              _part_6_WIRE_2[13] <= _part_6_T_62 @[cache.scala 332:118]
+              _part_6_WIRE_2[14] <= _part_6_T_63 @[cache.scala 332:118]
+              _part_6_WIRE_2[15] <= _part_6_T_64 @[cache.scala 332:118]
+              node _part_6_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_66 = bits(_part_6_WIRE_2[_part_6_T_65], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_67 = shl(_part_6_T_66, 48) @[cache.scala 332:267]
+              node _part_6_T_68 = mux(_part_6_T_46, _part_6_T_48, _part_6_T_67) @[cache.scala 331:79]
+              part_2[6] <= _part_6_T_68 @[cache.scala 331:73]
+              node _part_7_T_46 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_47 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_48 = shl(_part_7_T_47, 56) @[cache.scala 331:136]
+              node _part_7_T_49 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_50 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_51 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_52 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_53 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_54 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_55 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_56 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_57 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_58 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_59 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_60 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_61 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_62 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_63 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_64 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_2 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_2[0] <= _part_7_T_49 @[cache.scala 332:118]
+              _part_7_WIRE_2[1] <= _part_7_T_50 @[cache.scala 332:118]
+              _part_7_WIRE_2[2] <= _part_7_T_51 @[cache.scala 332:118]
+              _part_7_WIRE_2[3] <= _part_7_T_52 @[cache.scala 332:118]
+              _part_7_WIRE_2[4] <= _part_7_T_53 @[cache.scala 332:118]
+              _part_7_WIRE_2[5] <= _part_7_T_54 @[cache.scala 332:118]
+              _part_7_WIRE_2[6] <= _part_7_T_55 @[cache.scala 332:118]
+              _part_7_WIRE_2[7] <= _part_7_T_56 @[cache.scala 332:118]
+              _part_7_WIRE_2[8] <= _part_7_T_57 @[cache.scala 332:118]
+              _part_7_WIRE_2[9] <= _part_7_T_58 @[cache.scala 332:118]
+              _part_7_WIRE_2[10] <= _part_7_T_59 @[cache.scala 332:118]
+              _part_7_WIRE_2[11] <= _part_7_T_60 @[cache.scala 332:118]
+              _part_7_WIRE_2[12] <= _part_7_T_61 @[cache.scala 332:118]
+              _part_7_WIRE_2[13] <= _part_7_T_62 @[cache.scala 332:118]
+              _part_7_WIRE_2[14] <= _part_7_T_63 @[cache.scala 332:118]
+              _part_7_WIRE_2[15] <= _part_7_T_64 @[cache.scala 332:118]
+              node _part_7_T_65 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_66 = bits(_part_7_WIRE_2[_part_7_T_65], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_67 = shl(_part_7_T_66, 56) @[cache.scala 332:267]
+              node _part_7_T_68 = mux(_part_7_T_46, _part_7_T_48, _part_7_T_67) @[cache.scala 331:79]
+              part_2[7] <= _part_7_T_68 @[cache.scala 331:73]
+              node _result_T_12 = or(part_2[0], part_2[1]) @[cache.scala 339:83]
+              node _result_T_13 = or(_result_T_12, part_2[2]) @[cache.scala 339:83]
+              node _result_T_14 = or(_result_T_13, part_2[3]) @[cache.scala 339:83]
+              node _result_T_15 = or(_result_T_14, part_2[4]) @[cache.scala 339:83]
+              node _result_T_16 = or(_result_T_15, part_2[5]) @[cache.scala 339:83]
+              node _result_T_17 = or(_result_T_16, part_2[6]) @[cache.scala 339:83]
+              node result_2 = or(_result_T_17, part_2[7]) @[cache.scala 339:83]
+              node _cache_data_T_32 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_33 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_34 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_35 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_36 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_37 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_38 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_39 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_40 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_41 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_42 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_43 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_44 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_45 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_46 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_47 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_2 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_2[0] <= _cache_data_T_32 @[cache.scala 340:94]
+              cache_data_2[1] <= _cache_data_T_33 @[cache.scala 340:94]
+              cache_data_2[2] <= _cache_data_T_34 @[cache.scala 340:94]
+              cache_data_2[3] <= _cache_data_T_35 @[cache.scala 340:94]
+              cache_data_2[4] <= _cache_data_T_36 @[cache.scala 340:94]
+              cache_data_2[5] <= _cache_data_T_37 @[cache.scala 340:94]
+              cache_data_2[6] <= _cache_data_T_38 @[cache.scala 340:94]
+              cache_data_2[7] <= _cache_data_T_39 @[cache.scala 340:94]
+              cache_data_2[8] <= _cache_data_T_40 @[cache.scala 340:94]
+              cache_data_2[9] <= _cache_data_T_41 @[cache.scala 340:94]
+              cache_data_2[10] <= _cache_data_T_42 @[cache.scala 340:94]
+              cache_data_2[11] <= _cache_data_T_43 @[cache.scala 340:94]
+              cache_data_2[12] <= _cache_data_T_44 @[cache.scala 340:94]
+              cache_data_2[13] <= _cache_data_T_45 @[cache.scala 340:94]
+              cache_data_2[14] <= _cache_data_T_46 @[cache.scala 340:94]
+              cache_data_2[15] <= _cache_data_T_47 @[cache.scala 340:94]
+              node _T_13 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_2[_T_13] <= result_2 @[cache.scala 341:131]
+              node data_mem_2_io_data_write_data_lo_lo_lo = cat(cache_data_2[1], cache_data_2[0]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_lo_hi = cat(cache_data_2[3], cache_data_2[2]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_lo = cat(data_mem_2_io_data_write_data_lo_lo_hi, data_mem_2_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi_lo = cat(cache_data_2[5], cache_data_2[4]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi_hi = cat(cache_data_2[7], cache_data_2[6]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo_hi = cat(data_mem_2_io_data_write_data_lo_hi_hi, data_mem_2_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_lo = cat(data_mem_2_io_data_write_data_lo_hi, data_mem_2_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo_lo = cat(cache_data_2[9], cache_data_2[8]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo_hi = cat(cache_data_2[11], cache_data_2[10]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_lo = cat(data_mem_2_io_data_write_data_hi_lo_hi, data_mem_2_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi_lo = cat(cache_data_2[13], cache_data_2[12]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi_hi = cat(cache_data_2[15], cache_data_2[14]) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi_hi = cat(data_mem_2_io_data_write_data_hi_hi_hi, data_mem_2_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_2_io_data_write_data_hi = cat(data_mem_2_io_data_write_data_hi_hi, data_mem_2_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_2_io_data_write_data_T = cat(data_mem_2_io_data_write_data_hi, data_mem_2_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T @[cache.scala 342:88]
+            when is_match_3 : @[cache.scala 319:66]
+              data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 321:85]
+              tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 322:84]
+              tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 323:87]
+              tag_mem_3.io.tag_write.dirty <= UInt<1>("h1") @[cache.scala 324:87]
+              tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 325:85]
+              wire part_3 : UInt<64>[8] @[cache.scala 327:72]
+              node _part_0_T_69 = bits(cpu_request_mask, 0, 0) @[cache.scala 331:96]
+              node _part_0_T_70 = bits(cpu_request_data, 7, 0) @[cache.scala 331:117]
+              node _part_0_T_71 = shl(_part_0_T_70, 0) @[cache.scala 331:136]
+              node _part_0_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_0_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_0_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_0_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_0_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_0_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_0_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_0_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_0_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_0_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_0_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_0_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_0_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_0_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_0_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_0_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_0_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_0_WIRE_3[0] <= _part_0_T_72 @[cache.scala 332:118]
+              _part_0_WIRE_3[1] <= _part_0_T_73 @[cache.scala 332:118]
+              _part_0_WIRE_3[2] <= _part_0_T_74 @[cache.scala 332:118]
+              _part_0_WIRE_3[3] <= _part_0_T_75 @[cache.scala 332:118]
+              _part_0_WIRE_3[4] <= _part_0_T_76 @[cache.scala 332:118]
+              _part_0_WIRE_3[5] <= _part_0_T_77 @[cache.scala 332:118]
+              _part_0_WIRE_3[6] <= _part_0_T_78 @[cache.scala 332:118]
+              _part_0_WIRE_3[7] <= _part_0_T_79 @[cache.scala 332:118]
+              _part_0_WIRE_3[8] <= _part_0_T_80 @[cache.scala 332:118]
+              _part_0_WIRE_3[9] <= _part_0_T_81 @[cache.scala 332:118]
+              _part_0_WIRE_3[10] <= _part_0_T_82 @[cache.scala 332:118]
+              _part_0_WIRE_3[11] <= _part_0_T_83 @[cache.scala 332:118]
+              _part_0_WIRE_3[12] <= _part_0_T_84 @[cache.scala 332:118]
+              _part_0_WIRE_3[13] <= _part_0_T_85 @[cache.scala 332:118]
+              _part_0_WIRE_3[14] <= _part_0_T_86 @[cache.scala 332:118]
+              _part_0_WIRE_3[15] <= _part_0_T_87 @[cache.scala 332:118]
+              node _part_0_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_0_T_89 = bits(_part_0_WIRE_3[_part_0_T_88], 7, 0) @[cache.scala 332:249]
+              node _part_0_T_90 = shl(_part_0_T_89, 0) @[cache.scala 332:267]
+              node _part_0_T_91 = mux(_part_0_T_69, _part_0_T_71, _part_0_T_90) @[cache.scala 331:79]
+              part_3[0] <= _part_0_T_91 @[cache.scala 331:73]
+              node _part_1_T_69 = bits(cpu_request_mask, 1, 1) @[cache.scala 331:96]
+              node _part_1_T_70 = bits(cpu_request_data, 15, 8) @[cache.scala 331:117]
+              node _part_1_T_71 = shl(_part_1_T_70, 8) @[cache.scala 331:136]
+              node _part_1_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_1_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_1_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_1_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_1_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_1_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_1_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_1_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_1_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_1_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_1_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_1_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_1_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_1_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_1_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_1_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_1_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_1_WIRE_3[0] <= _part_1_T_72 @[cache.scala 332:118]
+              _part_1_WIRE_3[1] <= _part_1_T_73 @[cache.scala 332:118]
+              _part_1_WIRE_3[2] <= _part_1_T_74 @[cache.scala 332:118]
+              _part_1_WIRE_3[3] <= _part_1_T_75 @[cache.scala 332:118]
+              _part_1_WIRE_3[4] <= _part_1_T_76 @[cache.scala 332:118]
+              _part_1_WIRE_3[5] <= _part_1_T_77 @[cache.scala 332:118]
+              _part_1_WIRE_3[6] <= _part_1_T_78 @[cache.scala 332:118]
+              _part_1_WIRE_3[7] <= _part_1_T_79 @[cache.scala 332:118]
+              _part_1_WIRE_3[8] <= _part_1_T_80 @[cache.scala 332:118]
+              _part_1_WIRE_3[9] <= _part_1_T_81 @[cache.scala 332:118]
+              _part_1_WIRE_3[10] <= _part_1_T_82 @[cache.scala 332:118]
+              _part_1_WIRE_3[11] <= _part_1_T_83 @[cache.scala 332:118]
+              _part_1_WIRE_3[12] <= _part_1_T_84 @[cache.scala 332:118]
+              _part_1_WIRE_3[13] <= _part_1_T_85 @[cache.scala 332:118]
+              _part_1_WIRE_3[14] <= _part_1_T_86 @[cache.scala 332:118]
+              _part_1_WIRE_3[15] <= _part_1_T_87 @[cache.scala 332:118]
+              node _part_1_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_1_T_89 = bits(_part_1_WIRE_3[_part_1_T_88], 15, 8) @[cache.scala 332:249]
+              node _part_1_T_90 = shl(_part_1_T_89, 8) @[cache.scala 332:267]
+              node _part_1_T_91 = mux(_part_1_T_69, _part_1_T_71, _part_1_T_90) @[cache.scala 331:79]
+              part_3[1] <= _part_1_T_91 @[cache.scala 331:73]
+              node _part_2_T_69 = bits(cpu_request_mask, 2, 2) @[cache.scala 331:96]
+              node _part_2_T_70 = bits(cpu_request_data, 23, 16) @[cache.scala 331:117]
+              node _part_2_T_71 = shl(_part_2_T_70, 16) @[cache.scala 331:136]
+              node _part_2_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_2_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_2_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_2_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_2_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_2_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_2_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_2_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_2_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_2_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_2_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_2_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_2_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_2_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_2_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_2_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_2_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_2_WIRE_3[0] <= _part_2_T_72 @[cache.scala 332:118]
+              _part_2_WIRE_3[1] <= _part_2_T_73 @[cache.scala 332:118]
+              _part_2_WIRE_3[2] <= _part_2_T_74 @[cache.scala 332:118]
+              _part_2_WIRE_3[3] <= _part_2_T_75 @[cache.scala 332:118]
+              _part_2_WIRE_3[4] <= _part_2_T_76 @[cache.scala 332:118]
+              _part_2_WIRE_3[5] <= _part_2_T_77 @[cache.scala 332:118]
+              _part_2_WIRE_3[6] <= _part_2_T_78 @[cache.scala 332:118]
+              _part_2_WIRE_3[7] <= _part_2_T_79 @[cache.scala 332:118]
+              _part_2_WIRE_3[8] <= _part_2_T_80 @[cache.scala 332:118]
+              _part_2_WIRE_3[9] <= _part_2_T_81 @[cache.scala 332:118]
+              _part_2_WIRE_3[10] <= _part_2_T_82 @[cache.scala 332:118]
+              _part_2_WIRE_3[11] <= _part_2_T_83 @[cache.scala 332:118]
+              _part_2_WIRE_3[12] <= _part_2_T_84 @[cache.scala 332:118]
+              _part_2_WIRE_3[13] <= _part_2_T_85 @[cache.scala 332:118]
+              _part_2_WIRE_3[14] <= _part_2_T_86 @[cache.scala 332:118]
+              _part_2_WIRE_3[15] <= _part_2_T_87 @[cache.scala 332:118]
+              node _part_2_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_2_T_89 = bits(_part_2_WIRE_3[_part_2_T_88], 23, 16) @[cache.scala 332:249]
+              node _part_2_T_90 = shl(_part_2_T_89, 16) @[cache.scala 332:267]
+              node _part_2_T_91 = mux(_part_2_T_69, _part_2_T_71, _part_2_T_90) @[cache.scala 331:79]
+              part_3[2] <= _part_2_T_91 @[cache.scala 331:73]
+              node _part_3_T_69 = bits(cpu_request_mask, 3, 3) @[cache.scala 331:96]
+              node _part_3_T_70 = bits(cpu_request_data, 31, 24) @[cache.scala 331:117]
+              node _part_3_T_71 = shl(_part_3_T_70, 24) @[cache.scala 331:136]
+              node _part_3_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_3_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_3_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_3_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_3_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_3_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_3_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_3_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_3_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_3_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_3_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_3_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_3_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_3_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_3_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_3_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_3_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_3_WIRE_3[0] <= _part_3_T_72 @[cache.scala 332:118]
+              _part_3_WIRE_3[1] <= _part_3_T_73 @[cache.scala 332:118]
+              _part_3_WIRE_3[2] <= _part_3_T_74 @[cache.scala 332:118]
+              _part_3_WIRE_3[3] <= _part_3_T_75 @[cache.scala 332:118]
+              _part_3_WIRE_3[4] <= _part_3_T_76 @[cache.scala 332:118]
+              _part_3_WIRE_3[5] <= _part_3_T_77 @[cache.scala 332:118]
+              _part_3_WIRE_3[6] <= _part_3_T_78 @[cache.scala 332:118]
+              _part_3_WIRE_3[7] <= _part_3_T_79 @[cache.scala 332:118]
+              _part_3_WIRE_3[8] <= _part_3_T_80 @[cache.scala 332:118]
+              _part_3_WIRE_3[9] <= _part_3_T_81 @[cache.scala 332:118]
+              _part_3_WIRE_3[10] <= _part_3_T_82 @[cache.scala 332:118]
+              _part_3_WIRE_3[11] <= _part_3_T_83 @[cache.scala 332:118]
+              _part_3_WIRE_3[12] <= _part_3_T_84 @[cache.scala 332:118]
+              _part_3_WIRE_3[13] <= _part_3_T_85 @[cache.scala 332:118]
+              _part_3_WIRE_3[14] <= _part_3_T_86 @[cache.scala 332:118]
+              _part_3_WIRE_3[15] <= _part_3_T_87 @[cache.scala 332:118]
+              node _part_3_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_3_T_89 = bits(_part_3_WIRE_3[_part_3_T_88], 31, 24) @[cache.scala 332:249]
+              node _part_3_T_90 = shl(_part_3_T_89, 24) @[cache.scala 332:267]
+              node _part_3_T_91 = mux(_part_3_T_69, _part_3_T_71, _part_3_T_90) @[cache.scala 331:79]
+              part_3[3] <= _part_3_T_91 @[cache.scala 331:73]
+              node _part_4_T_69 = bits(cpu_request_mask, 4, 4) @[cache.scala 331:96]
+              node _part_4_T_70 = bits(cpu_request_data, 39, 32) @[cache.scala 331:117]
+              node _part_4_T_71 = shl(_part_4_T_70, 32) @[cache.scala 331:136]
+              node _part_4_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_4_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_4_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_4_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_4_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_4_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_4_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_4_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_4_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_4_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_4_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_4_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_4_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_4_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_4_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_4_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_4_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_4_WIRE_3[0] <= _part_4_T_72 @[cache.scala 332:118]
+              _part_4_WIRE_3[1] <= _part_4_T_73 @[cache.scala 332:118]
+              _part_4_WIRE_3[2] <= _part_4_T_74 @[cache.scala 332:118]
+              _part_4_WIRE_3[3] <= _part_4_T_75 @[cache.scala 332:118]
+              _part_4_WIRE_3[4] <= _part_4_T_76 @[cache.scala 332:118]
+              _part_4_WIRE_3[5] <= _part_4_T_77 @[cache.scala 332:118]
+              _part_4_WIRE_3[6] <= _part_4_T_78 @[cache.scala 332:118]
+              _part_4_WIRE_3[7] <= _part_4_T_79 @[cache.scala 332:118]
+              _part_4_WIRE_3[8] <= _part_4_T_80 @[cache.scala 332:118]
+              _part_4_WIRE_3[9] <= _part_4_T_81 @[cache.scala 332:118]
+              _part_4_WIRE_3[10] <= _part_4_T_82 @[cache.scala 332:118]
+              _part_4_WIRE_3[11] <= _part_4_T_83 @[cache.scala 332:118]
+              _part_4_WIRE_3[12] <= _part_4_T_84 @[cache.scala 332:118]
+              _part_4_WIRE_3[13] <= _part_4_T_85 @[cache.scala 332:118]
+              _part_4_WIRE_3[14] <= _part_4_T_86 @[cache.scala 332:118]
+              _part_4_WIRE_3[15] <= _part_4_T_87 @[cache.scala 332:118]
+              node _part_4_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_4_T_89 = bits(_part_4_WIRE_3[_part_4_T_88], 39, 32) @[cache.scala 332:249]
+              node _part_4_T_90 = shl(_part_4_T_89, 32) @[cache.scala 332:267]
+              node _part_4_T_91 = mux(_part_4_T_69, _part_4_T_71, _part_4_T_90) @[cache.scala 331:79]
+              part_3[4] <= _part_4_T_91 @[cache.scala 331:73]
+              node _part_5_T_69 = bits(cpu_request_mask, 5, 5) @[cache.scala 331:96]
+              node _part_5_T_70 = bits(cpu_request_data, 47, 40) @[cache.scala 331:117]
+              node _part_5_T_71 = shl(_part_5_T_70, 40) @[cache.scala 331:136]
+              node _part_5_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_5_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_5_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_5_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_5_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_5_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_5_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_5_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_5_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_5_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_5_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_5_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_5_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_5_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_5_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_5_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_5_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_5_WIRE_3[0] <= _part_5_T_72 @[cache.scala 332:118]
+              _part_5_WIRE_3[1] <= _part_5_T_73 @[cache.scala 332:118]
+              _part_5_WIRE_3[2] <= _part_5_T_74 @[cache.scala 332:118]
+              _part_5_WIRE_3[3] <= _part_5_T_75 @[cache.scala 332:118]
+              _part_5_WIRE_3[4] <= _part_5_T_76 @[cache.scala 332:118]
+              _part_5_WIRE_3[5] <= _part_5_T_77 @[cache.scala 332:118]
+              _part_5_WIRE_3[6] <= _part_5_T_78 @[cache.scala 332:118]
+              _part_5_WIRE_3[7] <= _part_5_T_79 @[cache.scala 332:118]
+              _part_5_WIRE_3[8] <= _part_5_T_80 @[cache.scala 332:118]
+              _part_5_WIRE_3[9] <= _part_5_T_81 @[cache.scala 332:118]
+              _part_5_WIRE_3[10] <= _part_5_T_82 @[cache.scala 332:118]
+              _part_5_WIRE_3[11] <= _part_5_T_83 @[cache.scala 332:118]
+              _part_5_WIRE_3[12] <= _part_5_T_84 @[cache.scala 332:118]
+              _part_5_WIRE_3[13] <= _part_5_T_85 @[cache.scala 332:118]
+              _part_5_WIRE_3[14] <= _part_5_T_86 @[cache.scala 332:118]
+              _part_5_WIRE_3[15] <= _part_5_T_87 @[cache.scala 332:118]
+              node _part_5_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_5_T_89 = bits(_part_5_WIRE_3[_part_5_T_88], 47, 40) @[cache.scala 332:249]
+              node _part_5_T_90 = shl(_part_5_T_89, 40) @[cache.scala 332:267]
+              node _part_5_T_91 = mux(_part_5_T_69, _part_5_T_71, _part_5_T_90) @[cache.scala 331:79]
+              part_3[5] <= _part_5_T_91 @[cache.scala 331:73]
+              node _part_6_T_69 = bits(cpu_request_mask, 6, 6) @[cache.scala 331:96]
+              node _part_6_T_70 = bits(cpu_request_data, 55, 48) @[cache.scala 331:117]
+              node _part_6_T_71 = shl(_part_6_T_70, 48) @[cache.scala 331:136]
+              node _part_6_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_6_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_6_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_6_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_6_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_6_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_6_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_6_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_6_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_6_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_6_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_6_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_6_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_6_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_6_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_6_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_6_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_6_WIRE_3[0] <= _part_6_T_72 @[cache.scala 332:118]
+              _part_6_WIRE_3[1] <= _part_6_T_73 @[cache.scala 332:118]
+              _part_6_WIRE_3[2] <= _part_6_T_74 @[cache.scala 332:118]
+              _part_6_WIRE_3[3] <= _part_6_T_75 @[cache.scala 332:118]
+              _part_6_WIRE_3[4] <= _part_6_T_76 @[cache.scala 332:118]
+              _part_6_WIRE_3[5] <= _part_6_T_77 @[cache.scala 332:118]
+              _part_6_WIRE_3[6] <= _part_6_T_78 @[cache.scala 332:118]
+              _part_6_WIRE_3[7] <= _part_6_T_79 @[cache.scala 332:118]
+              _part_6_WIRE_3[8] <= _part_6_T_80 @[cache.scala 332:118]
+              _part_6_WIRE_3[9] <= _part_6_T_81 @[cache.scala 332:118]
+              _part_6_WIRE_3[10] <= _part_6_T_82 @[cache.scala 332:118]
+              _part_6_WIRE_3[11] <= _part_6_T_83 @[cache.scala 332:118]
+              _part_6_WIRE_3[12] <= _part_6_T_84 @[cache.scala 332:118]
+              _part_6_WIRE_3[13] <= _part_6_T_85 @[cache.scala 332:118]
+              _part_6_WIRE_3[14] <= _part_6_T_86 @[cache.scala 332:118]
+              _part_6_WIRE_3[15] <= _part_6_T_87 @[cache.scala 332:118]
+              node _part_6_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_6_T_89 = bits(_part_6_WIRE_3[_part_6_T_88], 55, 48) @[cache.scala 332:249]
+              node _part_6_T_90 = shl(_part_6_T_89, 48) @[cache.scala 332:267]
+              node _part_6_T_91 = mux(_part_6_T_69, _part_6_T_71, _part_6_T_90) @[cache.scala 331:79]
+              part_3[6] <= _part_6_T_91 @[cache.scala 331:73]
+              node _part_7_T_69 = bits(cpu_request_mask, 7, 7) @[cache.scala 331:96]
+              node _part_7_T_70 = bits(cpu_request_data, 63, 56) @[cache.scala 331:117]
+              node _part_7_T_71 = shl(_part_7_T_70, 56) @[cache.scala 331:136]
+              node _part_7_T_72 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 332:153]
+              node _part_7_T_73 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 332:153]
+              node _part_7_T_74 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 332:153]
+              node _part_7_T_75 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 332:153]
+              node _part_7_T_76 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 332:153]
+              node _part_7_T_77 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 332:153]
+              node _part_7_T_78 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 332:153]
+              node _part_7_T_79 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 332:153]
+              node _part_7_T_80 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 332:153]
+              node _part_7_T_81 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 332:153]
+              node _part_7_T_82 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 332:153]
+              node _part_7_T_83 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 332:153]
+              node _part_7_T_84 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 332:153]
+              node _part_7_T_85 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 332:153]
+              node _part_7_T_86 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 332:153]
+              node _part_7_T_87 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 332:153]
+              wire _part_7_WIRE_3 : UInt<64>[16] @[cache.scala 332:118]
+              _part_7_WIRE_3[0] <= _part_7_T_72 @[cache.scala 332:118]
+              _part_7_WIRE_3[1] <= _part_7_T_73 @[cache.scala 332:118]
+              _part_7_WIRE_3[2] <= _part_7_T_74 @[cache.scala 332:118]
+              _part_7_WIRE_3[3] <= _part_7_T_75 @[cache.scala 332:118]
+              _part_7_WIRE_3[4] <= _part_7_T_76 @[cache.scala 332:118]
+              _part_7_WIRE_3[5] <= _part_7_T_77 @[cache.scala 332:118]
+              _part_7_WIRE_3[6] <= _part_7_T_78 @[cache.scala 332:118]
+              _part_7_WIRE_3[7] <= _part_7_T_79 @[cache.scala 332:118]
+              _part_7_WIRE_3[8] <= _part_7_T_80 @[cache.scala 332:118]
+              _part_7_WIRE_3[9] <= _part_7_T_81 @[cache.scala 332:118]
+              _part_7_WIRE_3[10] <= _part_7_T_82 @[cache.scala 332:118]
+              _part_7_WIRE_3[11] <= _part_7_T_83 @[cache.scala 332:118]
+              _part_7_WIRE_3[12] <= _part_7_T_84 @[cache.scala 332:118]
+              _part_7_WIRE_3[13] <= _part_7_T_85 @[cache.scala 332:118]
+              _part_7_WIRE_3[14] <= _part_7_T_86 @[cache.scala 332:118]
+              _part_7_WIRE_3[15] <= _part_7_T_87 @[cache.scala 332:118]
+              node _part_7_T_88 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 332:207]
+              node _part_7_T_89 = bits(_part_7_WIRE_3[_part_7_T_88], 63, 56) @[cache.scala 332:249]
+              node _part_7_T_90 = shl(_part_7_T_89, 56) @[cache.scala 332:267]
+              node _part_7_T_91 = mux(_part_7_T_69, _part_7_T_71, _part_7_T_90) @[cache.scala 331:79]
+              part_3[7] <= _part_7_T_91 @[cache.scala 331:73]
+              node _result_T_18 = or(part_3[0], part_3[1]) @[cache.scala 339:83]
+              node _result_T_19 = or(_result_T_18, part_3[2]) @[cache.scala 339:83]
+              node _result_T_20 = or(_result_T_19, part_3[3]) @[cache.scala 339:83]
+              node _result_T_21 = or(_result_T_20, part_3[4]) @[cache.scala 339:83]
+              node _result_T_22 = or(_result_T_21, part_3[5]) @[cache.scala 339:83]
+              node _result_T_23 = or(_result_T_22, part_3[6]) @[cache.scala 339:83]
+              node result_3 = or(_result_T_23, part_3[7]) @[cache.scala 339:83]
+              node _cache_data_T_48 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 340:130]
+              node _cache_data_T_49 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 340:130]
+              node _cache_data_T_50 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 340:130]
+              node _cache_data_T_51 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 340:130]
+              node _cache_data_T_52 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 340:130]
+              node _cache_data_T_53 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 340:130]
+              node _cache_data_T_54 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 340:130]
+              node _cache_data_T_55 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 340:130]
+              node _cache_data_T_56 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 340:130]
+              node _cache_data_T_57 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 340:130]
+              node _cache_data_T_58 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 340:130]
+              node _cache_data_T_59 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 340:130]
+              node _cache_data_T_60 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 340:130]
+              node _cache_data_T_61 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 340:130]
+              node _cache_data_T_62 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 340:130]
+              node _cache_data_T_63 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 340:130]
+              wire cache_data_3 : UInt<64>[16] @[cache.scala 340:94]
+              cache_data_3[0] <= _cache_data_T_48 @[cache.scala 340:94]
+              cache_data_3[1] <= _cache_data_T_49 @[cache.scala 340:94]
+              cache_data_3[2] <= _cache_data_T_50 @[cache.scala 340:94]
+              cache_data_3[3] <= _cache_data_T_51 @[cache.scala 340:94]
+              cache_data_3[4] <= _cache_data_T_52 @[cache.scala 340:94]
+              cache_data_3[5] <= _cache_data_T_53 @[cache.scala 340:94]
+              cache_data_3[6] <= _cache_data_T_54 @[cache.scala 340:94]
+              cache_data_3[7] <= _cache_data_T_55 @[cache.scala 340:94]
+              cache_data_3[8] <= _cache_data_T_56 @[cache.scala 340:94]
+              cache_data_3[9] <= _cache_data_T_57 @[cache.scala 340:94]
+              cache_data_3[10] <= _cache_data_T_58 @[cache.scala 340:94]
+              cache_data_3[11] <= _cache_data_T_59 @[cache.scala 340:94]
+              cache_data_3[12] <= _cache_data_T_60 @[cache.scala 340:94]
+              cache_data_3[13] <= _cache_data_T_61 @[cache.scala 340:94]
+              cache_data_3[14] <= _cache_data_T_62 @[cache.scala 340:94]
+              cache_data_3[15] <= _cache_data_T_63 @[cache.scala 340:94]
+              node _T_14 = bits(cpu_request_addr_reg, 6, 3) @[cache.scala 341:88]
+              cache_data_3[_T_14] <= result_3 @[cache.scala 341:131]
+              node data_mem_3_io_data_write_data_lo_lo_lo = cat(cache_data_3[1], cache_data_3[0]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_lo_hi = cat(cache_data_3[3], cache_data_3[2]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_lo = cat(data_mem_3_io_data_write_data_lo_lo_hi, data_mem_3_io_data_write_data_lo_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi_lo = cat(cache_data_3[5], cache_data_3[4]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi_hi = cat(cache_data_3[7], cache_data_3[6]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo_hi = cat(data_mem_3_io_data_write_data_lo_hi_hi, data_mem_3_io_data_write_data_lo_hi_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_lo = cat(data_mem_3_io_data_write_data_lo_hi, data_mem_3_io_data_write_data_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo_lo = cat(cache_data_3[9], cache_data_3[8]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo_hi = cat(cache_data_3[11], cache_data_3[10]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_lo = cat(data_mem_3_io_data_write_data_hi_lo_hi, data_mem_3_io_data_write_data_hi_lo_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi_lo = cat(cache_data_3[13], cache_data_3[12]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi_hi = cat(cache_data_3[15], cache_data_3[14]) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi_hi = cat(data_mem_3_io_data_write_data_hi_hi_hi, data_mem_3_io_data_write_data_hi_hi_lo) @[cache.scala 342:102]
+              node data_mem_3_io_data_write_data_hi = cat(data_mem_3_io_data_write_data_hi_hi, data_mem_3_io_data_write_data_hi_lo) @[cache.scala 342:102]
+              node _data_mem_3_io_data_write_data_T = cat(data_mem_3_io_data_write_data_hi, data_mem_3_io_data_write_data_lo) @[cache.scala 342:102]
+              data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T @[cache.scala 342:88]
+          when cpu_request_valid : @[cache.scala 347:56]
+            next_state <= UInt<1>("h1") @[cache.scala 348:52]
+          else :
+            next_state <= UInt<1>("h0") @[cache.scala 350:52]
         else :
+          node _T_15 = asUInt(reset) @[cache.scala 356:39]
+          node _T_16 = eq(_T_15, UInt<1>("h0")) @[cache.scala 356:39]
+          when _T_16 : @[cache.scala 356:39]
+            printf(clock, UInt<1>("h1"), "unMatch\n\n\n") : printf_1 @[cache.scala 356:39]
+          node _T_17 = asUInt(reset) @[cache.scala 357:39]
+          node _T_18 = eq(_T_17, UInt<1>("h0")) @[cache.scala 357:39]
+          when _T_18 : @[cache.scala 357:39]
+            printf(clock, UInt<1>("h1"), "%x\n", cpu_request_addr_reg) : printf_2 @[cache.scala 357:39]
           wire max : UInt<2>
           max <= UInt<2>("h0")
-          node _T_25 = and(tag_mem_0.io.tag_read.valid, tag_mem_1.io.tag_read.valid) @[cache.scala 288:88]
-          node _T_26 = and(_T_25, tag_mem_2.io.tag_read.valid) @[cache.scala 288:88]
-          node _T_27 = and(_T_26, tag_mem_3.io.tag_read.valid) @[cache.scala 288:88]
-          when _T_27 : @[cache.scala 288:92]
-            node compare_1_0 = gt(tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 291:68]
-            node compare_2_3 = gt(tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 292:68]
-            node _max_01_or_23_T = mux(compare_2_3, tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 293:63]
-            node _max_01_or_23_T_1 = mux(compare_1_0, tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 293:102]
-            node max_01_or_23 = gt(_max_01_or_23_T, _max_01_or_23_T_1) @[cache.scala 293:97]
-            node _max_T = mux(max_01_or_23, compare_2_3, compare_1_0) @[cache.scala 294:69]
+          node _T_19 = and(tag_mem_0.io.tag_read.valid, tag_mem_1.io.tag_read.valid) @[cache.scala 361:88]
+          node _T_20 = and(_T_19, tag_mem_2.io.tag_read.valid) @[cache.scala 361:88]
+          node _T_21 = and(_T_20, tag_mem_3.io.tag_read.valid) @[cache.scala 361:88]
+          when _T_21 : @[cache.scala 361:92]
+            node compare_1_0 = gt(tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 364:68]
+            node compare_2_3 = gt(tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 365:68]
+            node _max_01_or_23_T = mux(compare_2_3, tag_mem_3.io.tag_read.visit, tag_mem_2.io.tag_read.visit) @[cache.scala 366:63]
+            node _max_01_or_23_T_1 = mux(compare_1_0, tag_mem_1.io.tag_read.visit, tag_mem_0.io.tag_read.visit) @[cache.scala 366:102]
+            node max_01_or_23 = gt(_max_01_or_23_T, _max_01_or_23_T_1) @[cache.scala 366:97]
+            node _max_T = mux(max_01_or_23, compare_2_3, compare_1_0) @[cache.scala 367:69]
             node _max_T_1 = cat(max_01_or_23, _max_T) @[Cat.scala 31:58]
-            max <= _max_T_1 @[cache.scala 294:45]
-            replace <= max @[cache.scala 295:49]
+            max <= _max_T_1 @[cache.scala 367:45]
+            replace <= max @[cache.scala 368:49]
           else :
-            node _max_T_2 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:97]
-            node _max_T_3 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:144]
-            node _max_T_4 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 299:191]
+            node _max_T_2 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:97]
+            node _max_T_3 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:144]
+            node _max_T_4 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 372:191]
             node _max_T_5 = mux(_max_T_4, UInt<2>("h3"), UInt<1>("h0")) @[Mux.scala 101:16]
             node _max_T_6 = mux(_max_T_3, UInt<2>("h2"), _max_T_5) @[Mux.scala 101:16]
             node _max_T_7 = mux(_max_T_2, UInt<1>("h1"), _max_T_6) @[Mux.scala 101:16]
-            max <= _max_T_7 @[cache.scala 299:45]
-            replace <= max @[cache.scala 301:49]
-          node _T_28 = eq(UInt<1>("h0"), max) @[cache.scala 307:50]
-          when _T_28 : @[cache.scala 307:58]
-            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_0.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_1 = and(io.cpu_request.addr, _refill_addr_T) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_1 @[cache.scala 320:61]
-            node _T_29 = eq(tag_mem_0.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_30 = or(tag_mem_0.io.tag_read.valid, _T_29) @[cache.scala 321:83]
-            when _T_30 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+            max <= _max_T_7 @[cache.scala 372:45]
+            replace <= max @[cache.scala 374:49]
+          node _T_22 = eq(UInt<1>("h0"), max) @[cache.scala 380:50]
+          when _T_22 : @[cache.scala 380:58]
+            tag_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_0.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_0.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_0.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_1 = cat(_refill_addr_T, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_1 @[cache.scala 392:61]
+            node _T_23 = eq(tag_mem_0.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_24 = eq(tag_mem_0.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_25 = or(_T_23, _T_24) @[cache.scala 393:84]
+            when _T_25 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi = cat(tag_mem_0.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T = cat(writeback_addr_hi, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_31 = eq(UInt<1>("h1"), max) @[cache.scala 307:50]
-          when _T_31 : @[cache.scala 307:58]
-            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_1.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_2 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_3 = and(io.cpu_request.addr, _refill_addr_T_2) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_3 @[cache.scala 320:61]
-            node _T_32 = eq(tag_mem_1.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_33 = or(tag_mem_1.io.tag_read.valid, _T_32) @[cache.scala 321:83]
-            when _T_33 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_26 = eq(UInt<1>("h1"), max) @[cache.scala 380:50]
+          when _T_26 : @[cache.scala 380:58]
+            tag_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_1.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_1.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_1.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_2 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_3 = cat(_refill_addr_T_2, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_3 @[cache.scala 392:61]
+            node _T_27 = eq(tag_mem_1.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_28 = eq(tag_mem_1.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_29 = or(_T_27, _T_28) @[cache.scala 393:84]
+            when _T_29 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_1 = cat(tag_mem_1.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_1 = cat(writeback_addr_hi_1, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_1 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_34 = eq(UInt<2>("h2"), max) @[cache.scala 307:50]
-          when _T_34 : @[cache.scala 307:58]
-            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_2.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_4 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_5 = and(io.cpu_request.addr, _refill_addr_T_4) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_5 @[cache.scala 320:61]
-            node _T_35 = eq(tag_mem_2.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_36 = or(tag_mem_2.io.tag_read.valid, _T_35) @[cache.scala 321:83]
-            when _T_36 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T_1 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_30 = eq(UInt<2>("h2"), max) @[cache.scala 380:50]
+          when _T_30 : @[cache.scala 380:58]
+            tag_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_2.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_2.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_2.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_4 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_5 = cat(_refill_addr_T_4, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_5 @[cache.scala 392:61]
+            node _T_31 = eq(tag_mem_2.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_32 = eq(tag_mem_2.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_33 = or(_T_31, _T_32) @[cache.scala 393:84]
+            when _T_33 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_2 = cat(tag_mem_2.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_2 = cat(writeback_addr_hi_2, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_2 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-          node _T_37 = eq(UInt<2>("h3"), max) @[cache.scala 307:50]
-          when _T_37 : @[cache.scala 307:58]
-            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 309:76]
-            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 310:79]
-            tag_mem_3.io.tag_write.dirty <= io.cpu_request.rw @[cache.scala 311:79]
-            tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 312:77]
-            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 316:79]
-            node _refill_addr_T_6 = not(UInt<7>("h7f")) @[cache.scala 320:87]
-            node _refill_addr_T_7 = and(io.cpu_request.addr, _refill_addr_T_6) @[cache.scala 320:84]
-            refill_addr <= _refill_addr_T_7 @[cache.scala 320:61]
-            node _T_38 = eq(tag_mem_3.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 321:87]
-            node _T_39 = or(tag_mem_3.io.tag_read.valid, _T_38) @[cache.scala 321:83]
-            when _T_39 : @[cache.scala 321:118]
-              next_state <= UInt<3>("h4") @[cache.scala 322:68]
+              writeback_addr <= _writeback_addr_T_2 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+          node _T_34 = eq(UInt<2>("h3"), max) @[cache.scala 380:50]
+          when _T_34 : @[cache.scala 380:58]
+            tag_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 382:76]
+            tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 383:79]
+            tag_mem_3.io.tag_write.dirty <= cpu_request_rw @[cache.scala 384:79]
+            tag_mem_3.io.tag_write.tag <= cpu_request_addr_tag @[cache.scala 385:77]
+            tag_mem_3.io.tag_write.visit <= UInt<1>("h0") @[cache.scala 388:79]
+            node _refill_addr_T_6 = bits(cpu_request_addr_reg, 31, 7) @[cache.scala 392:88]
+            node _refill_addr_T_7 = cat(_refill_addr_T_6, UInt<7>("h0")) @[Cat.scala 31:58]
+            refill_addr <= _refill_addr_T_7 @[cache.scala 392:61]
+            node _T_35 = eq(tag_mem_3.io.tag_read.valid, UInt<1>("h0")) @[cache.scala 393:54]
+            node _T_36 = eq(tag_mem_3.io.tag_read.dirty, UInt<1>("h0")) @[cache.scala 393:88]
+            node _T_37 = or(_T_35, _T_36) @[cache.scala 393:84]
+            when _T_37 : @[cache.scala 393:119]
+              next_state <= UInt<3>("h4") @[cache.scala 394:68]
             else :
               node writeback_addr_hi_3 = cat(tag_mem_3.io.tag_read.tag, max) @[Cat.scala 31:58]
               node _writeback_addr_T_3 = cat(writeback_addr_hi_3, UInt<7>("h0")) @[Cat.scala 31:58]
-              writeback_addr <= _writeback_addr_T_3 @[cache.scala 327:72]
-              next_state <= UInt<3>("h5") @[cache.scala 328:68]
-        node _T_40 = eq(is_match[0], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_41 = and(_T_40, tag_mem_0.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_41 : @[cache.scala 335:85]
-          tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_0_io_tag_write_visit_T = not(tag_mem_0.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_0_io_tag_write_visit_T_1 = eq(_tag_mem_0_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_0_io_tag_write_visit_T_2 = add(tag_mem_0.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_0_io_tag_write_visit_T_3 = tail(_tag_mem_0_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_0_io_tag_write_visit_T_4 = mux(_tag_mem_0_io_tag_write_visit_T_1, tag_mem_0.io.tag_read.visit, _tag_mem_0_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_0.io.tag_write.visit <= _tag_mem_0_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 339:69]
-        node _T_42 = eq(is_match[1], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_43 = and(_T_42, tag_mem_1.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_43 : @[cache.scala 335:85]
-          tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_1_io_tag_write_visit_T = not(tag_mem_1.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_1_io_tag_write_visit_T_1 = eq(_tag_mem_1_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_1_io_tag_write_visit_T_2 = add(tag_mem_1.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_1_io_tag_write_visit_T_3 = tail(_tag_mem_1_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_1_io_tag_write_visit_T_4 = mux(_tag_mem_1_io_tag_write_visit_T_1, tag_mem_1.io.tag_read.visit, _tag_mem_1_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_1.io.tag_write.visit <= _tag_mem_1_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 339:69]
-        node _T_44 = eq(is_match[2], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_45 = and(_T_44, tag_mem_2.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_45 : @[cache.scala 335:85]
-          tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_2_io_tag_write_visit_T = not(tag_mem_2.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_2_io_tag_write_visit_T_1 = eq(_tag_mem_2_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_2_io_tag_write_visit_T_2 = add(tag_mem_2.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_2_io_tag_write_visit_T_3 = tail(_tag_mem_2_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_2_io_tag_write_visit_T_4 = mux(_tag_mem_2_io_tag_write_visit_T_1, tag_mem_2.io.tag_read.visit, _tag_mem_2_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_2.io.tag_write.visit <= _tag_mem_2_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 339:69]
-        node _T_46 = eq(is_match[3], UInt<1>("h0")) @[cache.scala 335:39]
-        node _T_47 = and(_T_46, tag_mem_3.io.tag_read.valid) @[cache.scala 335:53]
-        when _T_47 : @[cache.scala 335:85]
-          tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 336:71]
-          tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 337:71]
-          node _tag_mem_3_io_tag_write_visit_T = not(tag_mem_3.io.tag_read.visit) @[cache.scala 338:79]
-          node _tag_mem_3_io_tag_write_visit_T_1 = eq(_tag_mem_3_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 338:110]
-          node _tag_mem_3_io_tag_write_visit_T_2 = add(tag_mem_3.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 338:178]
-          node _tag_mem_3_io_tag_write_visit_T_3 = tail(_tag_mem_3_io_tag_write_visit_T_2, 1) @[cache.scala 338:178]
-          node _tag_mem_3_io_tag_write_visit_T_4 = mux(_tag_mem_3_io_tag_write_visit_T_1, tag_mem_3.io.tag_read.visit, _tag_mem_3_io_tag_write_visit_T_3) @[cache.scala 338:77]
-          tag_mem_3.io.tag_write.visit <= _tag_mem_3_io_tag_write_visit_T_4 @[cache.scala 338:71]
-          tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 339:69]
+              writeback_addr <= _writeback_addr_T_3 @[cache.scala 399:72]
+              next_state <= UInt<3>("h5") @[cache.scala 400:68]
+        node _T_38 = eq(is_match_0, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_39 = and(_T_38, tag_mem_0.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_39 : @[cache.scala 407:85]
+          tag_mem_0.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_0.io.tag_write.dirty <= tag_mem_0.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_0_io_tag_write_visit_T = not(tag_mem_0.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_0_io_tag_write_visit_T_1 = eq(_tag_mem_0_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_0_io_tag_write_visit_T_2 = add(tag_mem_0.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_0_io_tag_write_visit_T_3 = tail(_tag_mem_0_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_0_io_tag_write_visit_T_4 = mux(_tag_mem_0_io_tag_write_visit_T_1, tag_mem_0.io.tag_read.visit, _tag_mem_0_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_0.io.tag_write.visit <= _tag_mem_0_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_0.io.tag_write.tag <= tag_mem_0.io.tag_read.tag @[cache.scala 412:69]
+        node _T_40 = eq(is_match_1, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_41 = and(_T_40, tag_mem_1.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_41 : @[cache.scala 407:85]
+          tag_mem_1.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_1.io.tag_write.dirty <= tag_mem_1.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_1_io_tag_write_visit_T = not(tag_mem_1.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_1_io_tag_write_visit_T_1 = eq(_tag_mem_1_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_1_io_tag_write_visit_T_2 = add(tag_mem_1.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_1_io_tag_write_visit_T_3 = tail(_tag_mem_1_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_1_io_tag_write_visit_T_4 = mux(_tag_mem_1_io_tag_write_visit_T_1, tag_mem_1.io.tag_read.visit, _tag_mem_1_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_1.io.tag_write.visit <= _tag_mem_1_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_1.io.tag_write.tag <= tag_mem_1.io.tag_read.tag @[cache.scala 412:69]
+        node _T_42 = eq(is_match_2, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_43 = and(_T_42, tag_mem_2.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_43 : @[cache.scala 407:85]
+          tag_mem_2.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_2.io.tag_write.dirty <= tag_mem_2.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_2_io_tag_write_visit_T = not(tag_mem_2.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_2_io_tag_write_visit_T_1 = eq(_tag_mem_2_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_2_io_tag_write_visit_T_2 = add(tag_mem_2.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_2_io_tag_write_visit_T_3 = tail(_tag_mem_2_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_2_io_tag_write_visit_T_4 = mux(_tag_mem_2_io_tag_write_visit_T_1, tag_mem_2.io.tag_read.visit, _tag_mem_2_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_2.io.tag_write.visit <= _tag_mem_2_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_2.io.tag_write.tag <= tag_mem_2.io.tag_read.tag @[cache.scala 412:69]
+        node _T_44 = eq(is_match_3, UInt<1>("h0")) @[cache.scala 407:39]
+        node _T_45 = and(_T_44, tag_mem_3.io.tag_read.valid) @[cache.scala 407:53]
+        when _T_45 : @[cache.scala 407:85]
+          tag_mem_3.io.tag_write.valid <= UInt<1>("h1") @[cache.scala 409:71]
+          tag_mem_3.io.tag_write.dirty <= tag_mem_3.io.tag_read.dirty @[cache.scala 410:71]
+          node _tag_mem_3_io_tag_write_visit_T = not(tag_mem_3.io.tag_read.visit) @[cache.scala 411:79]
+          node _tag_mem_3_io_tag_write_visit_T_1 = eq(_tag_mem_3_io_tag_write_visit_T, UInt<1>("h0")) @[cache.scala 411:110]
+          node _tag_mem_3_io_tag_write_visit_T_2 = add(tag_mem_3.io.tag_read.visit, UInt<1>("h1")) @[cache.scala 411:178]
+          node _tag_mem_3_io_tag_write_visit_T_3 = tail(_tag_mem_3_io_tag_write_visit_T_2, 1) @[cache.scala 411:178]
+          node _tag_mem_3_io_tag_write_visit_T_4 = mux(_tag_mem_3_io_tag_write_visit_T_1, tag_mem_3.io.tag_read.visit, _tag_mem_3_io_tag_write_visit_T_3) @[cache.scala 411:77]
+          tag_mem_3.io.tag_write.visit <= _tag_mem_3_io_tag_write_visit_T_4 @[cache.scala 411:71]
+          tag_mem_3.io.tag_write.tag <= tag_mem_3.io.tag_read.tag @[cache.scala 412:69]
       else :
-        node _T_48 = asUInt(UInt<3>("h4")) @[cache.scala 218:28]
-        node _T_49 = asUInt(cache_state) @[cache.scala 218:28]
-        node _T_50 = eq(_T_48, _T_49) @[cache.scala 218:28]
-        when _T_50 : @[cache.scala 218:28]
-          io.mem_io.ar.valid <= UInt<1>("h1") @[cache.scala 344:44]
-          io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 345:47]
-          next_state <= UInt<3>("h4") @[cache.scala 346:36]
-          when io.mem_io.ar.ready : @[cache.scala 347:49]
-            next_state <= UInt<2>("h3") @[cache.scala 348:44]
+        node _T_46 = asUInt(UInt<3>("h4")) @[cache.scala 256:28]
+        node _T_47 = asUInt(cache_state) @[cache.scala 256:28]
+        node _T_48 = eq(_T_46, _T_47) @[cache.scala 256:28]
+        when _T_48 : @[cache.scala 256:28]
+          io.mem_io.ar.valid <= UInt<1>("h1") @[cache.scala 417:44]
+          io.mem_io.ar.bits.len <= UInt<4>("hf") @[cache.scala 418:47]
+          next_state <= UInt<3>("h4") @[cache.scala 419:36]
+          io.mem_io.ar.bits.addr <= refill_addr @[cache.scala 420:48]
+          node _T_49 = asUInt(reset) @[cache.scala 421:31]
+          node _T_50 = eq(_T_49, UInt<1>("h0")) @[cache.scala 421:31]
+          when _T_50 : @[cache.scala 421:31]
+            printf(clock, UInt<1>("h1"), "\n\nrefill_addr:%d\n\n", refill_addr) : printf_3 @[cache.scala 421:31]
+          when io.mem_io.ar.ready : @[cache.scala 424:49]
+            next_state <= UInt<2>("h3") @[cache.scala 425:44]
         else :
-          node _T_51 = asUInt(UInt<2>("h3")) @[cache.scala 218:28]
-          node _T_52 = asUInt(cache_state) @[cache.scala 218:28]
-          node _T_53 = eq(_T_51, _T_52) @[cache.scala 218:28]
-          when _T_53 : @[cache.scala 218:28]
-            index_reg <= index @[cache.scala 355:35]
-            when io.mem_io.r.valid : @[cache.scala 356:48]
-              io.mem_io.r.ready <= UInt<1>("h1") @[cache.scala 357:51]
-              next_state <= UInt<2>("h3") @[cache.scala 358:44]
-              node _T_54 = eq(UInt<1>("h0"), replace) @[cache.scala 361:50]
-              when _T_54 : @[cache.scala 362:41]
-                node _cache_data_T_64 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_65 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_66 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_67 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_68 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_69 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_70 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_71 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_72 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_73 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_74 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_75 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_76 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_77 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_78 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_79 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_4 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_4[0] <= _cache_data_T_64 @[cache.scala 363:86]
-                cache_data_4[1] <= _cache_data_T_65 @[cache.scala 363:86]
-                cache_data_4[2] <= _cache_data_T_66 @[cache.scala 363:86]
-                cache_data_4[3] <= _cache_data_T_67 @[cache.scala 363:86]
-                cache_data_4[4] <= _cache_data_T_68 @[cache.scala 363:86]
-                cache_data_4[5] <= _cache_data_T_69 @[cache.scala 363:86]
-                cache_data_4[6] <= _cache_data_T_70 @[cache.scala 363:86]
-                cache_data_4[7] <= _cache_data_T_71 @[cache.scala 363:86]
-                cache_data_4[8] <= _cache_data_T_72 @[cache.scala 363:86]
-                cache_data_4[9] <= _cache_data_T_73 @[cache.scala 363:86]
-                cache_data_4[10] <= _cache_data_T_74 @[cache.scala 363:86]
-                cache_data_4[11] <= _cache_data_T_75 @[cache.scala 363:86]
-                cache_data_4[12] <= _cache_data_T_76 @[cache.scala 363:86]
-                cache_data_4[13] <= _cache_data_T_77 @[cache.scala 363:86]
-                cache_data_4[14] <= _cache_data_T_78 @[cache.scala 363:86]
-                cache_data_4[15] <= _cache_data_T_79 @[cache.scala 363:86]
-                node _T_55 = or(index_reg, UInt<4>("h0"))
-                node _T_56 = bits(_T_55, 3, 0)
-                cache_data_4[_T_56] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_0_io_data_write_data_lo_lo_lo_1 = cat(cache_data_4[1], cache_data_4[0]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_lo_hi_1 = cat(cache_data_4[3], cache_data_4[2]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_lo_1 = cat(data_mem_0_io_data_write_data_lo_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_lo_1 = cat(cache_data_4[5], cache_data_4[4]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_hi_1 = cat(cache_data_4[7], cache_data_4[6]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_hi_1 = cat(data_mem_0_io_data_write_data_lo_hi_hi_1, data_mem_0_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_lo_1 = cat(data_mem_0_io_data_write_data_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_lo_1 = cat(cache_data_4[9], cache_data_4[8]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_hi_1 = cat(cache_data_4[11], cache_data_4[10]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_lo_1 = cat(data_mem_0_io_data_write_data_hi_lo_hi_1, data_mem_0_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_lo_1 = cat(cache_data_4[13], cache_data_4[12]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_hi_1 = cat(cache_data_4[15], cache_data_4[14]) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_hi_1, data_mem_0_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_0_io_data_write_data_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_1, data_mem_0_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_0_io_data_write_data_T_1 = cat(data_mem_0_io_data_write_data_hi_1, data_mem_0_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_57 = eq(UInt<1>("h1"), replace) @[cache.scala 361:50]
-              when _T_57 : @[cache.scala 362:41]
-                node _cache_data_T_80 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_81 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_82 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_83 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_84 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_85 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_86 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_87 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_88 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_89 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_90 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_91 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_92 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_93 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_94 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_95 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_5 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_5[0] <= _cache_data_T_80 @[cache.scala 363:86]
-                cache_data_5[1] <= _cache_data_T_81 @[cache.scala 363:86]
-                cache_data_5[2] <= _cache_data_T_82 @[cache.scala 363:86]
-                cache_data_5[3] <= _cache_data_T_83 @[cache.scala 363:86]
-                cache_data_5[4] <= _cache_data_T_84 @[cache.scala 363:86]
-                cache_data_5[5] <= _cache_data_T_85 @[cache.scala 363:86]
-                cache_data_5[6] <= _cache_data_T_86 @[cache.scala 363:86]
-                cache_data_5[7] <= _cache_data_T_87 @[cache.scala 363:86]
-                cache_data_5[8] <= _cache_data_T_88 @[cache.scala 363:86]
-                cache_data_5[9] <= _cache_data_T_89 @[cache.scala 363:86]
-                cache_data_5[10] <= _cache_data_T_90 @[cache.scala 363:86]
-                cache_data_5[11] <= _cache_data_T_91 @[cache.scala 363:86]
-                cache_data_5[12] <= _cache_data_T_92 @[cache.scala 363:86]
-                cache_data_5[13] <= _cache_data_T_93 @[cache.scala 363:86]
-                cache_data_5[14] <= _cache_data_T_94 @[cache.scala 363:86]
-                cache_data_5[15] <= _cache_data_T_95 @[cache.scala 363:86]
-                node _T_58 = or(index_reg, UInt<4>("h0"))
-                node _T_59 = bits(_T_58, 3, 0)
-                cache_data_5[_T_59] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_1_io_data_write_data_lo_lo_lo_1 = cat(cache_data_5[1], cache_data_5[0]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_lo_hi_1 = cat(cache_data_5[3], cache_data_5[2]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_lo_1 = cat(data_mem_1_io_data_write_data_lo_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_lo_1 = cat(cache_data_5[5], cache_data_5[4]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_hi_1 = cat(cache_data_5[7], cache_data_5[6]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_hi_1 = cat(data_mem_1_io_data_write_data_lo_hi_hi_1, data_mem_1_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_lo_1 = cat(data_mem_1_io_data_write_data_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_lo_1 = cat(cache_data_5[9], cache_data_5[8]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_hi_1 = cat(cache_data_5[11], cache_data_5[10]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_lo_1 = cat(data_mem_1_io_data_write_data_hi_lo_hi_1, data_mem_1_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_lo_1 = cat(cache_data_5[13], cache_data_5[12]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_hi_1 = cat(cache_data_5[15], cache_data_5[14]) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_hi_1, data_mem_1_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_1_io_data_write_data_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_1, data_mem_1_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_1_io_data_write_data_T_1 = cat(data_mem_1_io_data_write_data_hi_1, data_mem_1_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_60 = eq(UInt<2>("h2"), replace) @[cache.scala 361:50]
-              when _T_60 : @[cache.scala 362:41]
-                node _cache_data_T_96 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_97 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_98 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_99 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_100 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_101 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_102 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_103 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_104 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_105 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_106 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_107 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_108 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_109 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_110 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_111 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_6 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_6[0] <= _cache_data_T_96 @[cache.scala 363:86]
-                cache_data_6[1] <= _cache_data_T_97 @[cache.scala 363:86]
-                cache_data_6[2] <= _cache_data_T_98 @[cache.scala 363:86]
-                cache_data_6[3] <= _cache_data_T_99 @[cache.scala 363:86]
-                cache_data_6[4] <= _cache_data_T_100 @[cache.scala 363:86]
-                cache_data_6[5] <= _cache_data_T_101 @[cache.scala 363:86]
-                cache_data_6[6] <= _cache_data_T_102 @[cache.scala 363:86]
-                cache_data_6[7] <= _cache_data_T_103 @[cache.scala 363:86]
-                cache_data_6[8] <= _cache_data_T_104 @[cache.scala 363:86]
-                cache_data_6[9] <= _cache_data_T_105 @[cache.scala 363:86]
-                cache_data_6[10] <= _cache_data_T_106 @[cache.scala 363:86]
-                cache_data_6[11] <= _cache_data_T_107 @[cache.scala 363:86]
-                cache_data_6[12] <= _cache_data_T_108 @[cache.scala 363:86]
-                cache_data_6[13] <= _cache_data_T_109 @[cache.scala 363:86]
-                cache_data_6[14] <= _cache_data_T_110 @[cache.scala 363:86]
-                cache_data_6[15] <= _cache_data_T_111 @[cache.scala 363:86]
-                node _T_61 = or(index_reg, UInt<4>("h0"))
-                node _T_62 = bits(_T_61, 3, 0)
-                cache_data_6[_T_62] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_2_io_data_write_data_lo_lo_lo_1 = cat(cache_data_6[1], cache_data_6[0]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_lo_hi_1 = cat(cache_data_6[3], cache_data_6[2]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_lo_1 = cat(data_mem_2_io_data_write_data_lo_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_lo_1 = cat(cache_data_6[5], cache_data_6[4]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_hi_1 = cat(cache_data_6[7], cache_data_6[6]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_hi_1 = cat(data_mem_2_io_data_write_data_lo_hi_hi_1, data_mem_2_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_lo_1 = cat(data_mem_2_io_data_write_data_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_lo_1 = cat(cache_data_6[9], cache_data_6[8]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_hi_1 = cat(cache_data_6[11], cache_data_6[10]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_lo_1 = cat(data_mem_2_io_data_write_data_hi_lo_hi_1, data_mem_2_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_lo_1 = cat(cache_data_6[13], cache_data_6[12]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_hi_1 = cat(cache_data_6[15], cache_data_6[14]) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_hi_1, data_mem_2_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_2_io_data_write_data_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_1, data_mem_2_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_2_io_data_write_data_T_1 = cat(data_mem_2_io_data_write_data_hi_1, data_mem_2_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-              node _T_63 = eq(UInt<2>("h3"), replace) @[cache.scala 361:50]
-              when _T_63 : @[cache.scala 362:41]
-                node _cache_data_T_112 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 363:121]
-                node _cache_data_T_113 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 363:121]
-                node _cache_data_T_114 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 363:121]
-                node _cache_data_T_115 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 363:121]
-                node _cache_data_T_116 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 363:121]
-                node _cache_data_T_117 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 363:121]
-                node _cache_data_T_118 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 363:121]
-                node _cache_data_T_119 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 363:121]
-                node _cache_data_T_120 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 363:121]
-                node _cache_data_T_121 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 363:121]
-                node _cache_data_T_122 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 363:121]
-                node _cache_data_T_123 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 363:121]
-                node _cache_data_T_124 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 363:121]
-                node _cache_data_T_125 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 363:121]
-                node _cache_data_T_126 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 363:121]
-                node _cache_data_T_127 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 363:121]
-                wire cache_data_7 : UInt<64>[16] @[cache.scala 363:86]
-                cache_data_7[0] <= _cache_data_T_112 @[cache.scala 363:86]
-                cache_data_7[1] <= _cache_data_T_113 @[cache.scala 363:86]
-                cache_data_7[2] <= _cache_data_T_114 @[cache.scala 363:86]
-                cache_data_7[3] <= _cache_data_T_115 @[cache.scala 363:86]
-                cache_data_7[4] <= _cache_data_T_116 @[cache.scala 363:86]
-                cache_data_7[5] <= _cache_data_T_117 @[cache.scala 363:86]
-                cache_data_7[6] <= _cache_data_T_118 @[cache.scala 363:86]
-                cache_data_7[7] <= _cache_data_T_119 @[cache.scala 363:86]
-                cache_data_7[8] <= _cache_data_T_120 @[cache.scala 363:86]
-                cache_data_7[9] <= _cache_data_T_121 @[cache.scala 363:86]
-                cache_data_7[10] <= _cache_data_T_122 @[cache.scala 363:86]
-                cache_data_7[11] <= _cache_data_T_123 @[cache.scala 363:86]
-                cache_data_7[12] <= _cache_data_T_124 @[cache.scala 363:86]
-                cache_data_7[13] <= _cache_data_T_125 @[cache.scala 363:86]
-                cache_data_7[14] <= _cache_data_T_126 @[cache.scala 363:86]
-                cache_data_7[15] <= _cache_data_T_127 @[cache.scala 363:86]
-                node _T_64 = or(index_reg, UInt<4>("h0"))
-                node _T_65 = bits(_T_64, 3, 0)
-                cache_data_7[_T_65] <= io.mem_io.r.bits.data @[cache.scala 366:71]
-                node data_mem_3_io_data_write_data_lo_lo_lo_1 = cat(cache_data_7[1], cache_data_7[0]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_lo_hi_1 = cat(cache_data_7[3], cache_data_7[2]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_lo_1 = cat(data_mem_3_io_data_write_data_lo_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_lo_1 = cat(cache_data_7[5], cache_data_7[4]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_hi_1 = cat(cache_data_7[7], cache_data_7[6]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_hi_1 = cat(data_mem_3_io_data_write_data_lo_hi_hi_1, data_mem_3_io_data_write_data_lo_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_lo_1 = cat(data_mem_3_io_data_write_data_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_lo_1 = cat(cache_data_7[9], cache_data_7[8]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_hi_1 = cat(cache_data_7[11], cache_data_7[10]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_lo_1 = cat(data_mem_3_io_data_write_data_hi_lo_hi_1, data_mem_3_io_data_write_data_hi_lo_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_lo_1 = cat(cache_data_7[13], cache_data_7[12]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_hi_1 = cat(cache_data_7[15], cache_data_7[14]) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_hi_1, data_mem_3_io_data_write_data_hi_hi_lo_1) @[cache.scala 373:94]
-                node data_mem_3_io_data_write_data_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_1, data_mem_3_io_data_write_data_hi_lo_1) @[cache.scala 373:94]
-                node _data_mem_3_io_data_write_data_T_1 = cat(data_mem_3_io_data_write_data_hi_1, data_mem_3_io_data_write_data_lo_1) @[cache.scala 373:94]
-                data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T_1 @[cache.scala 373:80]
-                data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 374:77]
-            fill_block_en <= io.mem_io.r.ready @[cache.scala 387:39]
-            when io.mem_io.r.bits.last : @[cache.scala 389:52]
-              next_state <= UInt<1>("h1") @[cache.scala 390:44]
+          node _T_51 = asUInt(UInt<2>("h3")) @[cache.scala 256:28]
+          node _T_52 = asUInt(cache_state) @[cache.scala 256:28]
+          node _T_53 = eq(_T_51, _T_52) @[cache.scala 256:28]
+          when _T_53 : @[cache.scala 256:28]
+            index_reg <= index @[cache.scala 432:35]
+            io.mem_io.r.ready <= UInt<1>("h1") @[cache.scala 433:43]
+            when io.mem_io.r.valid : @[cache.scala 434:48]
+              next_state <= UInt<2>("h3") @[cache.scala 435:44]
+              node _T_54 = eq(UInt<1>("h0"), replace) @[cache.scala 438:50]
+              when _T_54 : @[cache.scala 439:41]
+                node _cache_data_T_64 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_65 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_66 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_67 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_68 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_69 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_70 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_71 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_72 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_73 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_74 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_75 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_76 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_77 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_78 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_79 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_4 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_4[0] <= _cache_data_T_64 @[cache.scala 441:86]
+                cache_data_4[1] <= _cache_data_T_65 @[cache.scala 441:86]
+                cache_data_4[2] <= _cache_data_T_66 @[cache.scala 441:86]
+                cache_data_4[3] <= _cache_data_T_67 @[cache.scala 441:86]
+                cache_data_4[4] <= _cache_data_T_68 @[cache.scala 441:86]
+                cache_data_4[5] <= _cache_data_T_69 @[cache.scala 441:86]
+                cache_data_4[6] <= _cache_data_T_70 @[cache.scala 441:86]
+                cache_data_4[7] <= _cache_data_T_71 @[cache.scala 441:86]
+                cache_data_4[8] <= _cache_data_T_72 @[cache.scala 441:86]
+                cache_data_4[9] <= _cache_data_T_73 @[cache.scala 441:86]
+                cache_data_4[10] <= _cache_data_T_74 @[cache.scala 441:86]
+                cache_data_4[11] <= _cache_data_T_75 @[cache.scala 441:86]
+                cache_data_4[12] <= _cache_data_T_76 @[cache.scala 441:86]
+                cache_data_4[13] <= _cache_data_T_77 @[cache.scala 441:86]
+                cache_data_4[14] <= _cache_data_T_78 @[cache.scala 441:86]
+                cache_data_4[15] <= _cache_data_T_79 @[cache.scala 441:86]
+                cache_data_4[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_55 = asUInt(reset) @[cache.scala 450:63]
+                node _T_56 = eq(_T_55, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_56 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_4[UInt<1>("h0")]) : printf_4 @[cache.scala 450:63]
+                node _T_57 = asUInt(reset) @[cache.scala 450:63]
+                node _T_58 = eq(_T_57, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_58 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_4[UInt<1>("h1")]) : printf_5 @[cache.scala 450:63]
+                node _T_59 = asUInt(reset) @[cache.scala 450:63]
+                node _T_60 = eq(_T_59, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_60 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_4[UInt<2>("h2")]) : printf_6 @[cache.scala 450:63]
+                node _T_61 = asUInt(reset) @[cache.scala 450:63]
+                node _T_62 = eq(_T_61, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_62 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_4[UInt<2>("h3")]) : printf_7 @[cache.scala 450:63]
+                node _T_63 = asUInt(reset) @[cache.scala 450:63]
+                node _T_64 = eq(_T_63, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_64 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_4[UInt<3>("h4")]) : printf_8 @[cache.scala 450:63]
+                node _T_65 = asUInt(reset) @[cache.scala 450:63]
+                node _T_66 = eq(_T_65, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_66 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_4[UInt<3>("h5")]) : printf_9 @[cache.scala 450:63]
+                node _T_67 = asUInt(reset) @[cache.scala 450:63]
+                node _T_68 = eq(_T_67, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_68 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_4[UInt<3>("h6")]) : printf_10 @[cache.scala 450:63]
+                node _T_69 = asUInt(reset) @[cache.scala 450:63]
+                node _T_70 = eq(_T_69, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_70 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_4[UInt<3>("h7")]) : printf_11 @[cache.scala 450:63]
+                node _T_71 = asUInt(reset) @[cache.scala 450:63]
+                node _T_72 = eq(_T_71, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_72 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_4[UInt<4>("h8")]) : printf_12 @[cache.scala 450:63]
+                node _T_73 = asUInt(reset) @[cache.scala 450:63]
+                node _T_74 = eq(_T_73, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_74 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_4[UInt<4>("h9")]) : printf_13 @[cache.scala 450:63]
+                node _T_75 = asUInt(reset) @[cache.scala 450:63]
+                node _T_76 = eq(_T_75, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_76 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_4[UInt<4>("ha")]) : printf_14 @[cache.scala 450:63]
+                node _T_77 = asUInt(reset) @[cache.scala 450:63]
+                node _T_78 = eq(_T_77, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_78 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_4[UInt<4>("hb")]) : printf_15 @[cache.scala 450:63]
+                node _T_79 = asUInt(reset) @[cache.scala 450:63]
+                node _T_80 = eq(_T_79, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_80 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_4[UInt<4>("hc")]) : printf_16 @[cache.scala 450:63]
+                node _T_81 = asUInt(reset) @[cache.scala 450:63]
+                node _T_82 = eq(_T_81, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_82 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_4[UInt<4>("hd")]) : printf_17 @[cache.scala 450:63]
+                node _T_83 = asUInt(reset) @[cache.scala 450:63]
+                node _T_84 = eq(_T_83, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_84 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_4[UInt<4>("he")]) : printf_18 @[cache.scala 450:63]
+                node _T_85 = asUInt(reset) @[cache.scala 450:63]
+                node _T_86 = eq(_T_85, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_86 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_4[UInt<4>("hf")]) : printf_19 @[cache.scala 450:63]
+                node data_mem_0_io_data_write_data_lo_lo_lo_1 = cat(cache_data_4[1], cache_data_4[0]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_lo_hi_1 = cat(cache_data_4[3], cache_data_4[2]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_lo_1 = cat(data_mem_0_io_data_write_data_lo_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_lo_1 = cat(cache_data_4[5], cache_data_4[4]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_hi_1 = cat(cache_data_4[7], cache_data_4[6]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_hi_1 = cat(data_mem_0_io_data_write_data_lo_hi_hi_1, data_mem_0_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_lo_1 = cat(data_mem_0_io_data_write_data_lo_hi_1, data_mem_0_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_lo_1 = cat(cache_data_4[9], cache_data_4[8]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_hi_1 = cat(cache_data_4[11], cache_data_4[10]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_lo_1 = cat(data_mem_0_io_data_write_data_hi_lo_hi_1, data_mem_0_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_lo_1 = cat(cache_data_4[13], cache_data_4[12]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_hi_1 = cat(cache_data_4[15], cache_data_4[14]) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_hi_1, data_mem_0_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_0_io_data_write_data_hi_1 = cat(data_mem_0_io_data_write_data_hi_hi_1, data_mem_0_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_0_io_data_write_data_T_1 = cat(data_mem_0_io_data_write_data_hi_1, data_mem_0_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_0.io.data_write.data <= _data_mem_0_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_0.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_87 = eq(UInt<1>("h1"), replace) @[cache.scala 438:50]
+              when _T_87 : @[cache.scala 439:41]
+                node _cache_data_T_80 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_81 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_82 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_83 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_84 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_85 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_86 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_87 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_88 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_89 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_90 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_91 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_92 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_93 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_94 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_95 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_5 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_5[0] <= _cache_data_T_80 @[cache.scala 441:86]
+                cache_data_5[1] <= _cache_data_T_81 @[cache.scala 441:86]
+                cache_data_5[2] <= _cache_data_T_82 @[cache.scala 441:86]
+                cache_data_5[3] <= _cache_data_T_83 @[cache.scala 441:86]
+                cache_data_5[4] <= _cache_data_T_84 @[cache.scala 441:86]
+                cache_data_5[5] <= _cache_data_T_85 @[cache.scala 441:86]
+                cache_data_5[6] <= _cache_data_T_86 @[cache.scala 441:86]
+                cache_data_5[7] <= _cache_data_T_87 @[cache.scala 441:86]
+                cache_data_5[8] <= _cache_data_T_88 @[cache.scala 441:86]
+                cache_data_5[9] <= _cache_data_T_89 @[cache.scala 441:86]
+                cache_data_5[10] <= _cache_data_T_90 @[cache.scala 441:86]
+                cache_data_5[11] <= _cache_data_T_91 @[cache.scala 441:86]
+                cache_data_5[12] <= _cache_data_T_92 @[cache.scala 441:86]
+                cache_data_5[13] <= _cache_data_T_93 @[cache.scala 441:86]
+                cache_data_5[14] <= _cache_data_T_94 @[cache.scala 441:86]
+                cache_data_5[15] <= _cache_data_T_95 @[cache.scala 441:86]
+                cache_data_5[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_88 = asUInt(reset) @[cache.scala 450:63]
+                node _T_89 = eq(_T_88, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_89 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_5[UInt<1>("h0")]) : printf_20 @[cache.scala 450:63]
+                node _T_90 = asUInt(reset) @[cache.scala 450:63]
+                node _T_91 = eq(_T_90, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_91 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_5[UInt<1>("h1")]) : printf_21 @[cache.scala 450:63]
+                node _T_92 = asUInt(reset) @[cache.scala 450:63]
+                node _T_93 = eq(_T_92, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_93 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_5[UInt<2>("h2")]) : printf_22 @[cache.scala 450:63]
+                node _T_94 = asUInt(reset) @[cache.scala 450:63]
+                node _T_95 = eq(_T_94, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_95 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_5[UInt<2>("h3")]) : printf_23 @[cache.scala 450:63]
+                node _T_96 = asUInt(reset) @[cache.scala 450:63]
+                node _T_97 = eq(_T_96, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_97 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_5[UInt<3>("h4")]) : printf_24 @[cache.scala 450:63]
+                node _T_98 = asUInt(reset) @[cache.scala 450:63]
+                node _T_99 = eq(_T_98, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_99 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_5[UInt<3>("h5")]) : printf_25 @[cache.scala 450:63]
+                node _T_100 = asUInt(reset) @[cache.scala 450:63]
+                node _T_101 = eq(_T_100, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_101 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_5[UInt<3>("h6")]) : printf_26 @[cache.scala 450:63]
+                node _T_102 = asUInt(reset) @[cache.scala 450:63]
+                node _T_103 = eq(_T_102, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_103 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_5[UInt<3>("h7")]) : printf_27 @[cache.scala 450:63]
+                node _T_104 = asUInt(reset) @[cache.scala 450:63]
+                node _T_105 = eq(_T_104, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_105 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_5[UInt<4>("h8")]) : printf_28 @[cache.scala 450:63]
+                node _T_106 = asUInt(reset) @[cache.scala 450:63]
+                node _T_107 = eq(_T_106, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_107 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_5[UInt<4>("h9")]) : printf_29 @[cache.scala 450:63]
+                node _T_108 = asUInt(reset) @[cache.scala 450:63]
+                node _T_109 = eq(_T_108, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_109 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_5[UInt<4>("ha")]) : printf_30 @[cache.scala 450:63]
+                node _T_110 = asUInt(reset) @[cache.scala 450:63]
+                node _T_111 = eq(_T_110, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_111 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_5[UInt<4>("hb")]) : printf_31 @[cache.scala 450:63]
+                node _T_112 = asUInt(reset) @[cache.scala 450:63]
+                node _T_113 = eq(_T_112, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_113 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_5[UInt<4>("hc")]) : printf_32 @[cache.scala 450:63]
+                node _T_114 = asUInt(reset) @[cache.scala 450:63]
+                node _T_115 = eq(_T_114, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_115 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_5[UInt<4>("hd")]) : printf_33 @[cache.scala 450:63]
+                node _T_116 = asUInt(reset) @[cache.scala 450:63]
+                node _T_117 = eq(_T_116, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_117 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_5[UInt<4>("he")]) : printf_34 @[cache.scala 450:63]
+                node _T_118 = asUInt(reset) @[cache.scala 450:63]
+                node _T_119 = eq(_T_118, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_119 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_5[UInt<4>("hf")]) : printf_35 @[cache.scala 450:63]
+                node data_mem_1_io_data_write_data_lo_lo_lo_1 = cat(cache_data_5[1], cache_data_5[0]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_lo_hi_1 = cat(cache_data_5[3], cache_data_5[2]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_lo_1 = cat(data_mem_1_io_data_write_data_lo_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_lo_1 = cat(cache_data_5[5], cache_data_5[4]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_hi_1 = cat(cache_data_5[7], cache_data_5[6]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_hi_1 = cat(data_mem_1_io_data_write_data_lo_hi_hi_1, data_mem_1_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_lo_1 = cat(data_mem_1_io_data_write_data_lo_hi_1, data_mem_1_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_lo_1 = cat(cache_data_5[9], cache_data_5[8]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_hi_1 = cat(cache_data_5[11], cache_data_5[10]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_lo_1 = cat(data_mem_1_io_data_write_data_hi_lo_hi_1, data_mem_1_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_lo_1 = cat(cache_data_5[13], cache_data_5[12]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_hi_1 = cat(cache_data_5[15], cache_data_5[14]) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_hi_1, data_mem_1_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_1_io_data_write_data_hi_1 = cat(data_mem_1_io_data_write_data_hi_hi_1, data_mem_1_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_1_io_data_write_data_T_1 = cat(data_mem_1_io_data_write_data_hi_1, data_mem_1_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_1.io.data_write.data <= _data_mem_1_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_1.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_120 = eq(UInt<2>("h2"), replace) @[cache.scala 438:50]
+              when _T_120 : @[cache.scala 439:41]
+                node _cache_data_T_96 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_97 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_98 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_99 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_100 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_101 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_102 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_103 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_104 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_105 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_106 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_107 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_108 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_109 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_110 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_111 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_6 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_6[0] <= _cache_data_T_96 @[cache.scala 441:86]
+                cache_data_6[1] <= _cache_data_T_97 @[cache.scala 441:86]
+                cache_data_6[2] <= _cache_data_T_98 @[cache.scala 441:86]
+                cache_data_6[3] <= _cache_data_T_99 @[cache.scala 441:86]
+                cache_data_6[4] <= _cache_data_T_100 @[cache.scala 441:86]
+                cache_data_6[5] <= _cache_data_T_101 @[cache.scala 441:86]
+                cache_data_6[6] <= _cache_data_T_102 @[cache.scala 441:86]
+                cache_data_6[7] <= _cache_data_T_103 @[cache.scala 441:86]
+                cache_data_6[8] <= _cache_data_T_104 @[cache.scala 441:86]
+                cache_data_6[9] <= _cache_data_T_105 @[cache.scala 441:86]
+                cache_data_6[10] <= _cache_data_T_106 @[cache.scala 441:86]
+                cache_data_6[11] <= _cache_data_T_107 @[cache.scala 441:86]
+                cache_data_6[12] <= _cache_data_T_108 @[cache.scala 441:86]
+                cache_data_6[13] <= _cache_data_T_109 @[cache.scala 441:86]
+                cache_data_6[14] <= _cache_data_T_110 @[cache.scala 441:86]
+                cache_data_6[15] <= _cache_data_T_111 @[cache.scala 441:86]
+                cache_data_6[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_121 = asUInt(reset) @[cache.scala 450:63]
+                node _T_122 = eq(_T_121, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_122 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_6[UInt<1>("h0")]) : printf_36 @[cache.scala 450:63]
+                node _T_123 = asUInt(reset) @[cache.scala 450:63]
+                node _T_124 = eq(_T_123, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_124 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_6[UInt<1>("h1")]) : printf_37 @[cache.scala 450:63]
+                node _T_125 = asUInt(reset) @[cache.scala 450:63]
+                node _T_126 = eq(_T_125, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_126 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_6[UInt<2>("h2")]) : printf_38 @[cache.scala 450:63]
+                node _T_127 = asUInt(reset) @[cache.scala 450:63]
+                node _T_128 = eq(_T_127, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_128 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_6[UInt<2>("h3")]) : printf_39 @[cache.scala 450:63]
+                node _T_129 = asUInt(reset) @[cache.scala 450:63]
+                node _T_130 = eq(_T_129, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_130 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_6[UInt<3>("h4")]) : printf_40 @[cache.scala 450:63]
+                node _T_131 = asUInt(reset) @[cache.scala 450:63]
+                node _T_132 = eq(_T_131, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_132 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_6[UInt<3>("h5")]) : printf_41 @[cache.scala 450:63]
+                node _T_133 = asUInt(reset) @[cache.scala 450:63]
+                node _T_134 = eq(_T_133, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_134 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_6[UInt<3>("h6")]) : printf_42 @[cache.scala 450:63]
+                node _T_135 = asUInt(reset) @[cache.scala 450:63]
+                node _T_136 = eq(_T_135, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_136 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_6[UInt<3>("h7")]) : printf_43 @[cache.scala 450:63]
+                node _T_137 = asUInt(reset) @[cache.scala 450:63]
+                node _T_138 = eq(_T_137, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_138 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_6[UInt<4>("h8")]) : printf_44 @[cache.scala 450:63]
+                node _T_139 = asUInt(reset) @[cache.scala 450:63]
+                node _T_140 = eq(_T_139, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_140 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_6[UInt<4>("h9")]) : printf_45 @[cache.scala 450:63]
+                node _T_141 = asUInt(reset) @[cache.scala 450:63]
+                node _T_142 = eq(_T_141, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_142 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_6[UInt<4>("ha")]) : printf_46 @[cache.scala 450:63]
+                node _T_143 = asUInt(reset) @[cache.scala 450:63]
+                node _T_144 = eq(_T_143, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_144 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_6[UInt<4>("hb")]) : printf_47 @[cache.scala 450:63]
+                node _T_145 = asUInt(reset) @[cache.scala 450:63]
+                node _T_146 = eq(_T_145, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_146 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_6[UInt<4>("hc")]) : printf_48 @[cache.scala 450:63]
+                node _T_147 = asUInt(reset) @[cache.scala 450:63]
+                node _T_148 = eq(_T_147, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_148 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_6[UInt<4>("hd")]) : printf_49 @[cache.scala 450:63]
+                node _T_149 = asUInt(reset) @[cache.scala 450:63]
+                node _T_150 = eq(_T_149, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_150 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_6[UInt<4>("he")]) : printf_50 @[cache.scala 450:63]
+                node _T_151 = asUInt(reset) @[cache.scala 450:63]
+                node _T_152 = eq(_T_151, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_152 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_6[UInt<4>("hf")]) : printf_51 @[cache.scala 450:63]
+                node data_mem_2_io_data_write_data_lo_lo_lo_1 = cat(cache_data_6[1], cache_data_6[0]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_lo_hi_1 = cat(cache_data_6[3], cache_data_6[2]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_lo_1 = cat(data_mem_2_io_data_write_data_lo_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_lo_1 = cat(cache_data_6[5], cache_data_6[4]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_hi_1 = cat(cache_data_6[7], cache_data_6[6]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_hi_1 = cat(data_mem_2_io_data_write_data_lo_hi_hi_1, data_mem_2_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_lo_1 = cat(data_mem_2_io_data_write_data_lo_hi_1, data_mem_2_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_lo_1 = cat(cache_data_6[9], cache_data_6[8]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_hi_1 = cat(cache_data_6[11], cache_data_6[10]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_lo_1 = cat(data_mem_2_io_data_write_data_hi_lo_hi_1, data_mem_2_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_lo_1 = cat(cache_data_6[13], cache_data_6[12]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_hi_1 = cat(cache_data_6[15], cache_data_6[14]) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_hi_1, data_mem_2_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_2_io_data_write_data_hi_1 = cat(data_mem_2_io_data_write_data_hi_hi_1, data_mem_2_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_2_io_data_write_data_T_1 = cat(data_mem_2_io_data_write_data_hi_1, data_mem_2_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_2.io.data_write.data <= _data_mem_2_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_2.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+              node _T_153 = eq(UInt<2>("h3"), replace) @[cache.scala 438:50]
+              when _T_153 : @[cache.scala 439:41]
+                node _cache_data_T_112 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 441:121]
+                node _cache_data_T_113 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 441:121]
+                node _cache_data_T_114 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 441:121]
+                node _cache_data_T_115 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 441:121]
+                node _cache_data_T_116 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 441:121]
+                node _cache_data_T_117 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 441:121]
+                node _cache_data_T_118 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 441:121]
+                node _cache_data_T_119 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 441:121]
+                node _cache_data_T_120 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 441:121]
+                node _cache_data_T_121 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 441:121]
+                node _cache_data_T_122 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 441:121]
+                node _cache_data_T_123 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 441:121]
+                node _cache_data_T_124 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 441:121]
+                node _cache_data_T_125 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 441:121]
+                node _cache_data_T_126 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 441:121]
+                node _cache_data_T_127 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 441:121]
+                wire cache_data_7 : UInt<64>[16] @[cache.scala 441:86]
+                cache_data_7[0] <= _cache_data_T_112 @[cache.scala 441:86]
+                cache_data_7[1] <= _cache_data_T_113 @[cache.scala 441:86]
+                cache_data_7[2] <= _cache_data_T_114 @[cache.scala 441:86]
+                cache_data_7[3] <= _cache_data_T_115 @[cache.scala 441:86]
+                cache_data_7[4] <= _cache_data_T_116 @[cache.scala 441:86]
+                cache_data_7[5] <= _cache_data_T_117 @[cache.scala 441:86]
+                cache_data_7[6] <= _cache_data_T_118 @[cache.scala 441:86]
+                cache_data_7[7] <= _cache_data_T_119 @[cache.scala 441:86]
+                cache_data_7[8] <= _cache_data_T_120 @[cache.scala 441:86]
+                cache_data_7[9] <= _cache_data_T_121 @[cache.scala 441:86]
+                cache_data_7[10] <= _cache_data_T_122 @[cache.scala 441:86]
+                cache_data_7[11] <= _cache_data_T_123 @[cache.scala 441:86]
+                cache_data_7[12] <= _cache_data_T_124 @[cache.scala 441:86]
+                cache_data_7[13] <= _cache_data_T_125 @[cache.scala 441:86]
+                cache_data_7[14] <= _cache_data_T_126 @[cache.scala 441:86]
+                cache_data_7[15] <= _cache_data_T_127 @[cache.scala 441:86]
+                cache_data_7[index] <= io.mem_io.r.bits.data @[cache.scala 447:67]
+                node _T_154 = asUInt(reset) @[cache.scala 450:63]
+                node _T_155 = eq(_T_154, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_155 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:0; cache_data:%x\n", cache_data_7[UInt<1>("h0")]) : printf_52 @[cache.scala 450:63]
+                node _T_156 = asUInt(reset) @[cache.scala 450:63]
+                node _T_157 = eq(_T_156, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_157 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:1; cache_data:%x\n", cache_data_7[UInt<1>("h1")]) : printf_53 @[cache.scala 450:63]
+                node _T_158 = asUInt(reset) @[cache.scala 450:63]
+                node _T_159 = eq(_T_158, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_159 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:2; cache_data:%x\n", cache_data_7[UInt<2>("h2")]) : printf_54 @[cache.scala 450:63]
+                node _T_160 = asUInt(reset) @[cache.scala 450:63]
+                node _T_161 = eq(_T_160, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_161 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:3; cache_data:%x\n", cache_data_7[UInt<2>("h3")]) : printf_55 @[cache.scala 450:63]
+                node _T_162 = asUInt(reset) @[cache.scala 450:63]
+                node _T_163 = eq(_T_162, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_163 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:4; cache_data:%x\n", cache_data_7[UInt<3>("h4")]) : printf_56 @[cache.scala 450:63]
+                node _T_164 = asUInt(reset) @[cache.scala 450:63]
+                node _T_165 = eq(_T_164, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_165 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:5; cache_data:%x\n", cache_data_7[UInt<3>("h5")]) : printf_57 @[cache.scala 450:63]
+                node _T_166 = asUInt(reset) @[cache.scala 450:63]
+                node _T_167 = eq(_T_166, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_167 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:6; cache_data:%x\n", cache_data_7[UInt<3>("h6")]) : printf_58 @[cache.scala 450:63]
+                node _T_168 = asUInt(reset) @[cache.scala 450:63]
+                node _T_169 = eq(_T_168, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_169 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:7; cache_data:%x\n", cache_data_7[UInt<3>("h7")]) : printf_59 @[cache.scala 450:63]
+                node _T_170 = asUInt(reset) @[cache.scala 450:63]
+                node _T_171 = eq(_T_170, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_171 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:8; cache_data:%x\n", cache_data_7[UInt<4>("h8")]) : printf_60 @[cache.scala 450:63]
+                node _T_172 = asUInt(reset) @[cache.scala 450:63]
+                node _T_173 = eq(_T_172, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_173 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:9; cache_data:%x\n", cache_data_7[UInt<4>("h9")]) : printf_61 @[cache.scala 450:63]
+                node _T_174 = asUInt(reset) @[cache.scala 450:63]
+                node _T_175 = eq(_T_174, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_175 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:10; cache_data:%x\n", cache_data_7[UInt<4>("ha")]) : printf_62 @[cache.scala 450:63]
+                node _T_176 = asUInt(reset) @[cache.scala 450:63]
+                node _T_177 = eq(_T_176, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_177 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:11; cache_data:%x\n", cache_data_7[UInt<4>("hb")]) : printf_63 @[cache.scala 450:63]
+                node _T_178 = asUInt(reset) @[cache.scala 450:63]
+                node _T_179 = eq(_T_178, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_179 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:12; cache_data:%x\n", cache_data_7[UInt<4>("hc")]) : printf_64 @[cache.scala 450:63]
+                node _T_180 = asUInt(reset) @[cache.scala 450:63]
+                node _T_181 = eq(_T_180, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_181 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:13; cache_data:%x\n", cache_data_7[UInt<4>("hd")]) : printf_65 @[cache.scala 450:63]
+                node _T_182 = asUInt(reset) @[cache.scala 450:63]
+                node _T_183 = eq(_T_182, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_183 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:14; cache_data:%x\n", cache_data_7[UInt<4>("he")]) : printf_66 @[cache.scala 450:63]
+                node _T_184 = asUInt(reset) @[cache.scala 450:63]
+                node _T_185 = eq(_T_184, UInt<1>("h0")) @[cache.scala 450:63]
+                when _T_185 : @[cache.scala 450:63]
+                  printf(clock, UInt<1>("h1"), "num:15; cache_data:%x\n", cache_data_7[UInt<4>("hf")]) : printf_67 @[cache.scala 450:63]
+                node data_mem_3_io_data_write_data_lo_lo_lo_1 = cat(cache_data_7[1], cache_data_7[0]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_lo_hi_1 = cat(cache_data_7[3], cache_data_7[2]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_lo_1 = cat(data_mem_3_io_data_write_data_lo_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_lo_1 = cat(cache_data_7[5], cache_data_7[4]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_hi_1 = cat(cache_data_7[7], cache_data_7[6]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_hi_1 = cat(data_mem_3_io_data_write_data_lo_hi_hi_1, data_mem_3_io_data_write_data_lo_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_lo_1 = cat(data_mem_3_io_data_write_data_lo_hi_1, data_mem_3_io_data_write_data_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_lo_1 = cat(cache_data_7[9], cache_data_7[8]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_hi_1 = cat(cache_data_7[11], cache_data_7[10]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_lo_1 = cat(data_mem_3_io_data_write_data_hi_lo_hi_1, data_mem_3_io_data_write_data_hi_lo_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_lo_1 = cat(cache_data_7[13], cache_data_7[12]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_hi_1 = cat(cache_data_7[15], cache_data_7[14]) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_hi_1, data_mem_3_io_data_write_data_hi_hi_lo_1) @[cache.scala 459:94]
+                node data_mem_3_io_data_write_data_hi_1 = cat(data_mem_3_io_data_write_data_hi_hi_1, data_mem_3_io_data_write_data_hi_lo_1) @[cache.scala 459:94]
+                node _data_mem_3_io_data_write_data_T_1 = cat(data_mem_3_io_data_write_data_hi_1, data_mem_3_io_data_write_data_lo_1) @[cache.scala 459:94]
+                data_mem_3.io.data_write.data <= _data_mem_3_io_data_write_data_T_1 @[cache.scala 459:80]
+                data_mem_3.io.cache_req.we <= UInt<1>("h1") @[cache.scala 460:77]
+            fill_block_en <= io.mem_io.r.ready @[cache.scala 473:39]
+            when io.mem_io.r.bits.last : @[cache.scala 475:52]
+              next_state <= UInt<1>("h1") @[cache.scala 476:44]
           else :
-            node _T_66 = asUInt(UInt<3>("h5")) @[cache.scala 218:28]
-            node _T_67 = asUInt(cache_state) @[cache.scala 218:28]
-            node _T_68 = eq(_T_66, _T_67) @[cache.scala 218:28]
-            when _T_68 : @[cache.scala 218:28]
-              io.mem_io.aw.valid <= UInt<1>("h1") @[cache.scala 414:44]
-              io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 415:47]
-              next_state <= UInt<3>("h5") @[cache.scala 416:36]
-              when io.mem_io.aw.ready : @[cache.scala 417:49]
-                next_state <= UInt<2>("h2") @[cache.scala 418:44]
+            node _T_186 = asUInt(UInt<3>("h5")) @[cache.scala 256:28]
+            node _T_187 = asUInt(cache_state) @[cache.scala 256:28]
+            node _T_188 = eq(_T_186, _T_187) @[cache.scala 256:28]
+            when _T_188 : @[cache.scala 256:28]
+              io.mem_io.aw.valid <= UInt<1>("h1") @[cache.scala 500:44]
+              io.mem_io.aw.bits.len <= UInt<4>("hf") @[cache.scala 501:47]
+              next_state <= UInt<3>("h5") @[cache.scala 502:36]
+              io.mem_io.ar.bits.addr <= writeback_addr @[cache.scala 503:48]
+              when io.mem_io.aw.ready : @[cache.scala 504:49]
+                next_state <= UInt<2>("h2") @[cache.scala 505:44]
             else :
-              node _T_69 = asUInt(UInt<2>("h2")) @[cache.scala 218:28]
-              node _T_70 = asUInt(cache_state) @[cache.scala 218:28]
-              node _T_71 = eq(_T_69, _T_70) @[cache.scala 218:28]
-              when _T_71 : @[cache.scala 218:28]
-                index_reg <= index @[cache.scala 422:35]
-                fill_block_en <= io.mem_io.w.ready @[cache.scala 433:39]
-                io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 434:47]
-                io.mem_io.w.valid <= UInt<1>("h1") @[cache.scala 435:43]
-                node _T_72 = eq(UInt<1>("h0"), replace) @[cache.scala 440:42]
-                when _T_72 : @[cache.scala 440:54]
-                  node _cache_data_T_128 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_129 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_130 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_131 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_132 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_133 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_134 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_135 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_136 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_137 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_138 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_139 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_140 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_141 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_142 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_143 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_8 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_8[0] <= _cache_data_T_128 @[cache.scala 441:78]
-                  cache_data_8[1] <= _cache_data_T_129 @[cache.scala 441:78]
-                  cache_data_8[2] <= _cache_data_T_130 @[cache.scala 441:78]
-                  cache_data_8[3] <= _cache_data_T_131 @[cache.scala 441:78]
-                  cache_data_8[4] <= _cache_data_T_132 @[cache.scala 441:78]
-                  cache_data_8[5] <= _cache_data_T_133 @[cache.scala 441:78]
-                  cache_data_8[6] <= _cache_data_T_134 @[cache.scala 441:78]
-                  cache_data_8[7] <= _cache_data_T_135 @[cache.scala 441:78]
-                  cache_data_8[8] <= _cache_data_T_136 @[cache.scala 441:78]
-                  cache_data_8[9] <= _cache_data_T_137 @[cache.scala 441:78]
-                  cache_data_8[10] <= _cache_data_T_138 @[cache.scala 441:78]
-                  cache_data_8[11] <= _cache_data_T_139 @[cache.scala 441:78]
-                  cache_data_8[12] <= _cache_data_T_140 @[cache.scala 441:78]
-                  cache_data_8[13] <= _cache_data_T_141 @[cache.scala 441:78]
-                  cache_data_8[14] <= _cache_data_T_142 @[cache.scala 441:78]
-                  cache_data_8[15] <= _cache_data_T_143 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_1 = bits(_io_mem_io_w_bits_data_T, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_8[_io_mem_io_w_bits_data_T_1] @[cache.scala 442:63]
-                node _T_73 = eq(UInt<1>("h1"), replace) @[cache.scala 440:42]
-                when _T_73 : @[cache.scala 440:54]
-                  node _cache_data_T_144 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_145 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_146 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_147 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_148 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_149 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_150 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_151 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_152 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_153 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_154 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_155 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_156 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_157 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_158 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_159 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_9 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_9[0] <= _cache_data_T_144 @[cache.scala 441:78]
-                  cache_data_9[1] <= _cache_data_T_145 @[cache.scala 441:78]
-                  cache_data_9[2] <= _cache_data_T_146 @[cache.scala 441:78]
-                  cache_data_9[3] <= _cache_data_T_147 @[cache.scala 441:78]
-                  cache_data_9[4] <= _cache_data_T_148 @[cache.scala 441:78]
-                  cache_data_9[5] <= _cache_data_T_149 @[cache.scala 441:78]
-                  cache_data_9[6] <= _cache_data_T_150 @[cache.scala 441:78]
-                  cache_data_9[7] <= _cache_data_T_151 @[cache.scala 441:78]
-                  cache_data_9[8] <= _cache_data_T_152 @[cache.scala 441:78]
-                  cache_data_9[9] <= _cache_data_T_153 @[cache.scala 441:78]
-                  cache_data_9[10] <= _cache_data_T_154 @[cache.scala 441:78]
-                  cache_data_9[11] <= _cache_data_T_155 @[cache.scala 441:78]
-                  cache_data_9[12] <= _cache_data_T_156 @[cache.scala 441:78]
-                  cache_data_9[13] <= _cache_data_T_157 @[cache.scala 441:78]
-                  cache_data_9[14] <= _cache_data_T_158 @[cache.scala 441:78]
-                  cache_data_9[15] <= _cache_data_T_159 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_2 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_3 = bits(_io_mem_io_w_bits_data_T_2, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_9[_io_mem_io_w_bits_data_T_3] @[cache.scala 442:63]
-                node _T_74 = eq(UInt<2>("h2"), replace) @[cache.scala 440:42]
-                when _T_74 : @[cache.scala 440:54]
-                  node _cache_data_T_160 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_161 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_162 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_163 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_164 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_165 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_166 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_167 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_168 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_169 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_170 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_171 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_172 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_173 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_174 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_175 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_10 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_10[0] <= _cache_data_T_160 @[cache.scala 441:78]
-                  cache_data_10[1] <= _cache_data_T_161 @[cache.scala 441:78]
-                  cache_data_10[2] <= _cache_data_T_162 @[cache.scala 441:78]
-                  cache_data_10[3] <= _cache_data_T_163 @[cache.scala 441:78]
-                  cache_data_10[4] <= _cache_data_T_164 @[cache.scala 441:78]
-                  cache_data_10[5] <= _cache_data_T_165 @[cache.scala 441:78]
-                  cache_data_10[6] <= _cache_data_T_166 @[cache.scala 441:78]
-                  cache_data_10[7] <= _cache_data_T_167 @[cache.scala 441:78]
-                  cache_data_10[8] <= _cache_data_T_168 @[cache.scala 441:78]
-                  cache_data_10[9] <= _cache_data_T_169 @[cache.scala 441:78]
-                  cache_data_10[10] <= _cache_data_T_170 @[cache.scala 441:78]
-                  cache_data_10[11] <= _cache_data_T_171 @[cache.scala 441:78]
-                  cache_data_10[12] <= _cache_data_T_172 @[cache.scala 441:78]
-                  cache_data_10[13] <= _cache_data_T_173 @[cache.scala 441:78]
-                  cache_data_10[14] <= _cache_data_T_174 @[cache.scala 441:78]
-                  cache_data_10[15] <= _cache_data_T_175 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_4 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_5 = bits(_io_mem_io_w_bits_data_T_4, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_10[_io_mem_io_w_bits_data_T_5] @[cache.scala 442:63]
-                node _T_75 = eq(UInt<2>("h3"), replace) @[cache.scala 440:42]
-                when _T_75 : @[cache.scala 440:54]
-                  node _cache_data_T_176 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 441:113]
-                  node _cache_data_T_177 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 441:113]
-                  node _cache_data_T_178 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 441:113]
-                  node _cache_data_T_179 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 441:113]
-                  node _cache_data_T_180 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 441:113]
-                  node _cache_data_T_181 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 441:113]
-                  node _cache_data_T_182 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 441:113]
-                  node _cache_data_T_183 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 441:113]
-                  node _cache_data_T_184 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 441:113]
-                  node _cache_data_T_185 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 441:113]
-                  node _cache_data_T_186 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 441:113]
-                  node _cache_data_T_187 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 441:113]
-                  node _cache_data_T_188 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 441:113]
-                  node _cache_data_T_189 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 441:113]
-                  node _cache_data_T_190 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 441:113]
-                  node _cache_data_T_191 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 441:113]
-                  wire cache_data_11 : UInt<64>[16] @[cache.scala 441:78]
-                  cache_data_11[0] <= _cache_data_T_176 @[cache.scala 441:78]
-                  cache_data_11[1] <= _cache_data_T_177 @[cache.scala 441:78]
-                  cache_data_11[2] <= _cache_data_T_178 @[cache.scala 441:78]
-                  cache_data_11[3] <= _cache_data_T_179 @[cache.scala 441:78]
-                  cache_data_11[4] <= _cache_data_T_180 @[cache.scala 441:78]
-                  cache_data_11[5] <= _cache_data_T_181 @[cache.scala 441:78]
-                  cache_data_11[6] <= _cache_data_T_182 @[cache.scala 441:78]
-                  cache_data_11[7] <= _cache_data_T_183 @[cache.scala 441:78]
-                  cache_data_11[8] <= _cache_data_T_184 @[cache.scala 441:78]
-                  cache_data_11[9] <= _cache_data_T_185 @[cache.scala 441:78]
-                  cache_data_11[10] <= _cache_data_T_186 @[cache.scala 441:78]
-                  cache_data_11[11] <= _cache_data_T_187 @[cache.scala 441:78]
-                  cache_data_11[12] <= _cache_data_T_188 @[cache.scala 441:78]
-                  cache_data_11[13] <= _cache_data_T_189 @[cache.scala 441:78]
-                  cache_data_11[14] <= _cache_data_T_190 @[cache.scala 441:78]
-                  cache_data_11[15] <= _cache_data_T_191 @[cache.scala 441:78]
-                  node _io_mem_io_w_bits_data_T_6 = or(index_reg, UInt<4>("h0"))
-                  node _io_mem_io_w_bits_data_T_7 = bits(_io_mem_io_w_bits_data_T_6, 3, 0)
-                  io.mem_io.w.bits.data <= cache_data_11[_io_mem_io_w_bits_data_T_7] @[cache.scala 442:63]
-                when last : @[cache.scala 449:25]
-                  next_state <= UInt<3>("h6") @[cache.scala 450:44]
+              node _T_189 = asUInt(UInt<2>("h2")) @[cache.scala 256:28]
+              node _T_190 = asUInt(cache_state) @[cache.scala 256:28]
+              node _T_191 = eq(_T_189, _T_190) @[cache.scala 256:28]
+              when _T_191 : @[cache.scala 256:28]
+                index_reg <= index @[cache.scala 509:35]
+                fill_block_en <= io.mem_io.w.ready @[cache.scala 520:39]
+                io.mem_io.w.bits.strb <= UInt<8>("hff") @[cache.scala 521:47]
+                io.mem_io.w.valid <= UInt<1>("h1") @[cache.scala 522:43]
+                node _T_192 = eq(UInt<1>("h0"), replace) @[cache.scala 527:42]
+                when _T_192 : @[cache.scala 527:54]
+                  node _cache_data_T_128 = bits(data_mem_0.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_129 = bits(data_mem_0.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_130 = bits(data_mem_0.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_131 = bits(data_mem_0.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_132 = bits(data_mem_0.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_133 = bits(data_mem_0.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_134 = bits(data_mem_0.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_135 = bits(data_mem_0.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_136 = bits(data_mem_0.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_137 = bits(data_mem_0.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_138 = bits(data_mem_0.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_139 = bits(data_mem_0.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_140 = bits(data_mem_0.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_141 = bits(data_mem_0.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_142 = bits(data_mem_0.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_143 = bits(data_mem_0.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_8 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_8[0] <= _cache_data_T_128 @[cache.scala 528:78]
+                  cache_data_8[1] <= _cache_data_T_129 @[cache.scala 528:78]
+                  cache_data_8[2] <= _cache_data_T_130 @[cache.scala 528:78]
+                  cache_data_8[3] <= _cache_data_T_131 @[cache.scala 528:78]
+                  cache_data_8[4] <= _cache_data_T_132 @[cache.scala 528:78]
+                  cache_data_8[5] <= _cache_data_T_133 @[cache.scala 528:78]
+                  cache_data_8[6] <= _cache_data_T_134 @[cache.scala 528:78]
+                  cache_data_8[7] <= _cache_data_T_135 @[cache.scala 528:78]
+                  cache_data_8[8] <= _cache_data_T_136 @[cache.scala 528:78]
+                  cache_data_8[9] <= _cache_data_T_137 @[cache.scala 528:78]
+                  cache_data_8[10] <= _cache_data_T_138 @[cache.scala 528:78]
+                  cache_data_8[11] <= _cache_data_T_139 @[cache.scala 528:78]
+                  cache_data_8[12] <= _cache_data_T_140 @[cache.scala 528:78]
+                  cache_data_8[13] <= _cache_data_T_141 @[cache.scala 528:78]
+                  cache_data_8[14] <= _cache_data_T_142 @[cache.scala 528:78]
+                  cache_data_8[15] <= _cache_data_T_143 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_8[index] @[cache.scala 529:63]
+                node _T_193 = eq(UInt<1>("h1"), replace) @[cache.scala 527:42]
+                when _T_193 : @[cache.scala 527:54]
+                  node _cache_data_T_144 = bits(data_mem_1.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_145 = bits(data_mem_1.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_146 = bits(data_mem_1.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_147 = bits(data_mem_1.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_148 = bits(data_mem_1.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_149 = bits(data_mem_1.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_150 = bits(data_mem_1.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_151 = bits(data_mem_1.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_152 = bits(data_mem_1.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_153 = bits(data_mem_1.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_154 = bits(data_mem_1.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_155 = bits(data_mem_1.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_156 = bits(data_mem_1.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_157 = bits(data_mem_1.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_158 = bits(data_mem_1.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_159 = bits(data_mem_1.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_9 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_9[0] <= _cache_data_T_144 @[cache.scala 528:78]
+                  cache_data_9[1] <= _cache_data_T_145 @[cache.scala 528:78]
+                  cache_data_9[2] <= _cache_data_T_146 @[cache.scala 528:78]
+                  cache_data_9[3] <= _cache_data_T_147 @[cache.scala 528:78]
+                  cache_data_9[4] <= _cache_data_T_148 @[cache.scala 528:78]
+                  cache_data_9[5] <= _cache_data_T_149 @[cache.scala 528:78]
+                  cache_data_9[6] <= _cache_data_T_150 @[cache.scala 528:78]
+                  cache_data_9[7] <= _cache_data_T_151 @[cache.scala 528:78]
+                  cache_data_9[8] <= _cache_data_T_152 @[cache.scala 528:78]
+                  cache_data_9[9] <= _cache_data_T_153 @[cache.scala 528:78]
+                  cache_data_9[10] <= _cache_data_T_154 @[cache.scala 528:78]
+                  cache_data_9[11] <= _cache_data_T_155 @[cache.scala 528:78]
+                  cache_data_9[12] <= _cache_data_T_156 @[cache.scala 528:78]
+                  cache_data_9[13] <= _cache_data_T_157 @[cache.scala 528:78]
+                  cache_data_9[14] <= _cache_data_T_158 @[cache.scala 528:78]
+                  cache_data_9[15] <= _cache_data_T_159 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_9[index] @[cache.scala 529:63]
+                node _T_194 = eq(UInt<2>("h2"), replace) @[cache.scala 527:42]
+                when _T_194 : @[cache.scala 527:54]
+                  node _cache_data_T_160 = bits(data_mem_2.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_161 = bits(data_mem_2.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_162 = bits(data_mem_2.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_163 = bits(data_mem_2.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_164 = bits(data_mem_2.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_165 = bits(data_mem_2.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_166 = bits(data_mem_2.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_167 = bits(data_mem_2.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_168 = bits(data_mem_2.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_169 = bits(data_mem_2.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_170 = bits(data_mem_2.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_171 = bits(data_mem_2.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_172 = bits(data_mem_2.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_173 = bits(data_mem_2.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_174 = bits(data_mem_2.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_175 = bits(data_mem_2.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_10 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_10[0] <= _cache_data_T_160 @[cache.scala 528:78]
+                  cache_data_10[1] <= _cache_data_T_161 @[cache.scala 528:78]
+                  cache_data_10[2] <= _cache_data_T_162 @[cache.scala 528:78]
+                  cache_data_10[3] <= _cache_data_T_163 @[cache.scala 528:78]
+                  cache_data_10[4] <= _cache_data_T_164 @[cache.scala 528:78]
+                  cache_data_10[5] <= _cache_data_T_165 @[cache.scala 528:78]
+                  cache_data_10[6] <= _cache_data_T_166 @[cache.scala 528:78]
+                  cache_data_10[7] <= _cache_data_T_167 @[cache.scala 528:78]
+                  cache_data_10[8] <= _cache_data_T_168 @[cache.scala 528:78]
+                  cache_data_10[9] <= _cache_data_T_169 @[cache.scala 528:78]
+                  cache_data_10[10] <= _cache_data_T_170 @[cache.scala 528:78]
+                  cache_data_10[11] <= _cache_data_T_171 @[cache.scala 528:78]
+                  cache_data_10[12] <= _cache_data_T_172 @[cache.scala 528:78]
+                  cache_data_10[13] <= _cache_data_T_173 @[cache.scala 528:78]
+                  cache_data_10[14] <= _cache_data_T_174 @[cache.scala 528:78]
+                  cache_data_10[15] <= _cache_data_T_175 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_10[index] @[cache.scala 529:63]
+                node _T_195 = eq(UInt<2>("h3"), replace) @[cache.scala 527:42]
+                when _T_195 : @[cache.scala 527:54]
+                  node _cache_data_T_176 = bits(data_mem_3.io.data_read.data, 63, 0) @[cache.scala 528:113]
+                  node _cache_data_T_177 = bits(data_mem_3.io.data_read.data, 127, 64) @[cache.scala 528:113]
+                  node _cache_data_T_178 = bits(data_mem_3.io.data_read.data, 191, 128) @[cache.scala 528:113]
+                  node _cache_data_T_179 = bits(data_mem_3.io.data_read.data, 255, 192) @[cache.scala 528:113]
+                  node _cache_data_T_180 = bits(data_mem_3.io.data_read.data, 319, 256) @[cache.scala 528:113]
+                  node _cache_data_T_181 = bits(data_mem_3.io.data_read.data, 383, 320) @[cache.scala 528:113]
+                  node _cache_data_T_182 = bits(data_mem_3.io.data_read.data, 447, 384) @[cache.scala 528:113]
+                  node _cache_data_T_183 = bits(data_mem_3.io.data_read.data, 511, 448) @[cache.scala 528:113]
+                  node _cache_data_T_184 = bits(data_mem_3.io.data_read.data, 575, 512) @[cache.scala 528:113]
+                  node _cache_data_T_185 = bits(data_mem_3.io.data_read.data, 639, 576) @[cache.scala 528:113]
+                  node _cache_data_T_186 = bits(data_mem_3.io.data_read.data, 703, 640) @[cache.scala 528:113]
+                  node _cache_data_T_187 = bits(data_mem_3.io.data_read.data, 767, 704) @[cache.scala 528:113]
+                  node _cache_data_T_188 = bits(data_mem_3.io.data_read.data, 831, 768) @[cache.scala 528:113]
+                  node _cache_data_T_189 = bits(data_mem_3.io.data_read.data, 895, 832) @[cache.scala 528:113]
+                  node _cache_data_T_190 = bits(data_mem_3.io.data_read.data, 959, 896) @[cache.scala 528:113]
+                  node _cache_data_T_191 = bits(data_mem_3.io.data_read.data, 1023, 960) @[cache.scala 528:113]
+                  wire cache_data_11 : UInt<64>[16] @[cache.scala 528:78]
+                  cache_data_11[0] <= _cache_data_T_176 @[cache.scala 528:78]
+                  cache_data_11[1] <= _cache_data_T_177 @[cache.scala 528:78]
+                  cache_data_11[2] <= _cache_data_T_178 @[cache.scala 528:78]
+                  cache_data_11[3] <= _cache_data_T_179 @[cache.scala 528:78]
+                  cache_data_11[4] <= _cache_data_T_180 @[cache.scala 528:78]
+                  cache_data_11[5] <= _cache_data_T_181 @[cache.scala 528:78]
+                  cache_data_11[6] <= _cache_data_T_182 @[cache.scala 528:78]
+                  cache_data_11[7] <= _cache_data_T_183 @[cache.scala 528:78]
+                  cache_data_11[8] <= _cache_data_T_184 @[cache.scala 528:78]
+                  cache_data_11[9] <= _cache_data_T_185 @[cache.scala 528:78]
+                  cache_data_11[10] <= _cache_data_T_186 @[cache.scala 528:78]
+                  cache_data_11[11] <= _cache_data_T_187 @[cache.scala 528:78]
+                  cache_data_11[12] <= _cache_data_T_188 @[cache.scala 528:78]
+                  cache_data_11[13] <= _cache_data_T_189 @[cache.scala 528:78]
+                  cache_data_11[14] <= _cache_data_T_190 @[cache.scala 528:78]
+                  cache_data_11[15] <= _cache_data_T_191 @[cache.scala 528:78]
+                  io.mem_io.w.bits.data <= cache_data_11[index] @[cache.scala 529:63]
+                when last : @[cache.scala 536:25]
+                  next_state <= UInt<3>("h6") @[cache.scala 537:44]
+                  index <= UInt<1>("h0") @[cache.scala 538:39]
               else :
-                node _T_76 = asUInt(UInt<3>("h6")) @[cache.scala 218:28]
-                node _T_77 = asUInt(cache_state) @[cache.scala 218:28]
-                node _T_78 = eq(_T_76, _T_77) @[cache.scala 218:28]
-                when _T_78 : @[cache.scala 218:28]
-                  when io.mem_io.b.valid : @[cache.scala 455:48]
-                    io.mem_io.b.ready <= UInt<1>("h1") @[cache.scala 456:51]
-                    next_state <= UInt<3>("h4") @[cache.scala 457:44]
+                node _T_196 = asUInt(UInt<3>("h6")) @[cache.scala 256:28]
+                node _T_197 = asUInt(cache_state) @[cache.scala 256:28]
+                node _T_198 = eq(_T_196, _T_197) @[cache.scala 256:28]
+                when _T_198 : @[cache.scala 256:28]
+                  when io.mem_io.b.valid : @[cache.scala 542:48]
+                    io.mem_io.b.ready <= UInt<1>("h1") @[cache.scala 543:51]
+                    next_state <= UInt<3>("h4") @[cache.scala 544:44]
 
   module CacheArbiter :
     input clock : Clock
@@ -9069,139 +9628,139 @@ circuit myCPU :
     input reset : UInt<1>
     output io : { pc_debug : UInt<64>, inst : UInt<32>, start : UInt<1>, flip master_awready : UInt<1>, master_awvalid : UInt<1>, master_awaddr : UInt<32>, master_awid : UInt<4>, master_awlen : UInt<8>, master_awsize : UInt<3>, master_awburst : UInt<2>, flip master_wready : UInt<1>, master_wvalid : UInt<1>, master_wdata : UInt<64>, master_wstrb : UInt<8>, master_wlast : UInt<1>, master_bready : UInt<1>, flip master_bvalid : UInt<1>, flip master_bresp : UInt<2>, flip master_bid : UInt<4>, flip master_arready : UInt<1>, master_arvalid : UInt<1>, master_araddr : UInt<32>, master_arid : UInt<4>, master_arlen : UInt<8>, master_arsize : UInt<3>, master_arburst : UInt<2>, master_rready : UInt<1>, flip master_rvalid : UInt<1>, flip master_rresp : UInt<2>, flip master_rdata : UInt<64>, flip master_rlast : UInt<1>, flip master_rid : UInt<4>}
 
-    inst datapath of Datapath @[datapath.scala 832:30]
+    inst datapath of Datapath @[datapath.scala 853:30]
     datapath.clock <= clock
     datapath.reset <= reset
-    inst control of Control @[datapath.scala 833:29]
+    inst control of Control @[datapath.scala 854:29]
     control.clock <= clock
     control.reset <= reset
-    inst icache of Cache @[datapath.scala 834:28]
+    inst icache of Cache @[datapath.scala 855:28]
     icache.clock <= clock
     icache.reset <= reset
-    inst dcache of Cache_1 @[datapath.scala 835:28]
+    inst dcache of Cache_1 @[datapath.scala 856:28]
     dcache.clock <= clock
     dcache.reset <= reset
-    inst arb of CacheArbiter @[datapath.scala 836:25]
+    inst arb of CacheArbiter @[datapath.scala 857:25]
     arb.clock <= clock
     arb.reset <= reset
-    datapath.io.ctrl.is_kill <= control.io.is_kill @[datapath.scala 837:26]
-    datapath.io.ctrl.is_illegal <= control.io.is_illegal @[datapath.scala 837:26]
-    datapath.io.ctrl.csr_cmd <= control.io.csr_cmd @[datapath.scala 837:26]
-    datapath.io.ctrl.prv <= control.io.prv @[datapath.scala 837:26]
-    datapath.io.ctrl.alu_op <= control.io.alu_op @[datapath.scala 837:26]
-    datapath.io.ctrl.wb_en <= control.io.wb_en @[datapath.scala 837:26]
-    datapath.io.ctrl.wb_sel <= control.io.wb_sel @[datapath.scala 837:26]
-    datapath.io.ctrl.ld_type <= control.io.ld_type @[datapath.scala 837:26]
-    datapath.io.ctrl.st_type <= control.io.st_type @[datapath.scala 837:26]
-    datapath.io.ctrl.br_type <= control.io.br_type @[datapath.scala 837:26]
-    datapath.io.ctrl.imm_sel <= control.io.imm_sel @[datapath.scala 837:26]
-    datapath.io.ctrl.wd_type <= control.io.wd_type @[datapath.scala 837:26]
-    datapath.io.ctrl.B_sel <= control.io.B_sel @[datapath.scala 837:26]
-    datapath.io.ctrl.A_sel <= control.io.A_sel @[datapath.scala 837:26]
-    datapath.io.ctrl.pc_sel <= control.io.pc_sel @[datapath.scala 837:26]
-    control.io.inst <= datapath.io.ctrl.inst @[datapath.scala 837:26]
-    icache.io.cpu_request.valid <= datapath.io.icache.cpu_request.valid @[datapath.scala 838:40]
-    icache.io.cpu_request.rw <= datapath.io.icache.cpu_request.rw @[datapath.scala 838:40]
-    icache.io.cpu_request.mask <= datapath.io.icache.cpu_request.mask @[datapath.scala 838:40]
-    icache.io.cpu_request.data <= datapath.io.icache.cpu_request.data @[datapath.scala 838:40]
-    icache.io.cpu_request.addr <= datapath.io.icache.cpu_request.addr @[datapath.scala 838:40]
-    dcache.io.cpu_request.valid <= datapath.io.dcache.cpu_request.valid @[datapath.scala 839:40]
-    dcache.io.cpu_request.rw <= datapath.io.dcache.cpu_request.rw @[datapath.scala 839:40]
-    dcache.io.cpu_request.mask <= datapath.io.dcache.cpu_request.mask @[datapath.scala 839:40]
-    dcache.io.cpu_request.data <= datapath.io.dcache.cpu_request.data @[datapath.scala 839:40]
-    dcache.io.cpu_request.addr <= datapath.io.dcache.cpu_request.addr @[datapath.scala 839:40]
-    datapath.io.icache.cpu_response.ready <= icache.io.cpu_response.ready @[datapath.scala 840:41]
-    datapath.io.icache.cpu_response.data <= icache.io.cpu_response.data @[datapath.scala 840:41]
-    datapath.io.dcache.cpu_response.ready <= dcache.io.cpu_response.ready @[datapath.scala 841:41]
-    datapath.io.dcache.cpu_response.data <= dcache.io.cpu_response.data @[datapath.scala 841:41]
-    icache.io.mem_io.r.bits.last <= arb.io.icache.r.bits.last @[datapath.scala 842:26]
-    icache.io.mem_io.r.bits.resp <= arb.io.icache.r.bits.resp @[datapath.scala 842:26]
-    icache.io.mem_io.r.bits.data <= arb.io.icache.r.bits.data @[datapath.scala 842:26]
-    icache.io.mem_io.r.bits.id <= arb.io.icache.r.bits.id @[datapath.scala 842:26]
-    icache.io.mem_io.r.valid <= arb.io.icache.r.valid @[datapath.scala 842:26]
-    arb.io.icache.r.ready <= icache.io.mem_io.r.ready @[datapath.scala 842:26]
-    arb.io.icache.ar.bits.burst <= icache.io.mem_io.ar.bits.burst @[datapath.scala 842:26]
-    arb.io.icache.ar.bits.size <= icache.io.mem_io.ar.bits.size @[datapath.scala 842:26]
-    arb.io.icache.ar.bits.len <= icache.io.mem_io.ar.bits.len @[datapath.scala 842:26]
-    arb.io.icache.ar.bits.id <= icache.io.mem_io.ar.bits.id @[datapath.scala 842:26]
-    arb.io.icache.ar.bits.addr <= icache.io.mem_io.ar.bits.addr @[datapath.scala 842:26]
-    arb.io.icache.ar.valid <= icache.io.mem_io.ar.valid @[datapath.scala 842:26]
-    icache.io.mem_io.ar.ready <= arb.io.icache.ar.ready @[datapath.scala 842:26]
-    icache.io.mem_io.b.bits.id <= arb.io.icache.b.bits.id @[datapath.scala 842:26]
-    icache.io.mem_io.b.bits.resp <= arb.io.icache.b.bits.resp @[datapath.scala 842:26]
-    icache.io.mem_io.b.valid <= arb.io.icache.b.valid @[datapath.scala 842:26]
-    arb.io.icache.b.ready <= icache.io.mem_io.b.ready @[datapath.scala 842:26]
-    arb.io.icache.w.bits.last <= icache.io.mem_io.w.bits.last @[datapath.scala 842:26]
-    arb.io.icache.w.bits.strb <= icache.io.mem_io.w.bits.strb @[datapath.scala 842:26]
-    arb.io.icache.w.bits.data <= icache.io.mem_io.w.bits.data @[datapath.scala 842:26]
-    arb.io.icache.w.valid <= icache.io.mem_io.w.valid @[datapath.scala 842:26]
-    icache.io.mem_io.w.ready <= arb.io.icache.w.ready @[datapath.scala 842:26]
-    arb.io.icache.aw.bits.burst <= icache.io.mem_io.aw.bits.burst @[datapath.scala 842:26]
-    arb.io.icache.aw.bits.size <= icache.io.mem_io.aw.bits.size @[datapath.scala 842:26]
-    arb.io.icache.aw.bits.len <= icache.io.mem_io.aw.bits.len @[datapath.scala 842:26]
-    arb.io.icache.aw.bits.id <= icache.io.mem_io.aw.bits.id @[datapath.scala 842:26]
-    arb.io.icache.aw.bits.addr <= icache.io.mem_io.aw.bits.addr @[datapath.scala 842:26]
-    arb.io.icache.aw.valid <= icache.io.mem_io.aw.valid @[datapath.scala 842:26]
-    icache.io.mem_io.aw.ready <= arb.io.icache.aw.ready @[datapath.scala 842:26]
-    dcache.io.mem_io.r.bits.last <= arb.io.dcache.r.bits.last @[datapath.scala 843:26]
-    dcache.io.mem_io.r.bits.resp <= arb.io.dcache.r.bits.resp @[datapath.scala 843:26]
-    dcache.io.mem_io.r.bits.data <= arb.io.dcache.r.bits.data @[datapath.scala 843:26]
-    dcache.io.mem_io.r.bits.id <= arb.io.dcache.r.bits.id @[datapath.scala 843:26]
-    dcache.io.mem_io.r.valid <= arb.io.dcache.r.valid @[datapath.scala 843:26]
-    arb.io.dcache.r.ready <= dcache.io.mem_io.r.ready @[datapath.scala 843:26]
-    arb.io.dcache.ar.bits.burst <= dcache.io.mem_io.ar.bits.burst @[datapath.scala 843:26]
-    arb.io.dcache.ar.bits.size <= dcache.io.mem_io.ar.bits.size @[datapath.scala 843:26]
-    arb.io.dcache.ar.bits.len <= dcache.io.mem_io.ar.bits.len @[datapath.scala 843:26]
-    arb.io.dcache.ar.bits.id <= dcache.io.mem_io.ar.bits.id @[datapath.scala 843:26]
-    arb.io.dcache.ar.bits.addr <= dcache.io.mem_io.ar.bits.addr @[datapath.scala 843:26]
-    arb.io.dcache.ar.valid <= dcache.io.mem_io.ar.valid @[datapath.scala 843:26]
-    dcache.io.mem_io.ar.ready <= arb.io.dcache.ar.ready @[datapath.scala 843:26]
-    dcache.io.mem_io.b.bits.id <= arb.io.dcache.b.bits.id @[datapath.scala 843:26]
-    dcache.io.mem_io.b.bits.resp <= arb.io.dcache.b.bits.resp @[datapath.scala 843:26]
-    dcache.io.mem_io.b.valid <= arb.io.dcache.b.valid @[datapath.scala 843:26]
-    arb.io.dcache.b.ready <= dcache.io.mem_io.b.ready @[datapath.scala 843:26]
-    arb.io.dcache.w.bits.last <= dcache.io.mem_io.w.bits.last @[datapath.scala 843:26]
-    arb.io.dcache.w.bits.strb <= dcache.io.mem_io.w.bits.strb @[datapath.scala 843:26]
-    arb.io.dcache.w.bits.data <= dcache.io.mem_io.w.bits.data @[datapath.scala 843:26]
-    arb.io.dcache.w.valid <= dcache.io.mem_io.w.valid @[datapath.scala 843:26]
-    dcache.io.mem_io.w.ready <= arb.io.dcache.w.ready @[datapath.scala 843:26]
-    arb.io.dcache.aw.bits.burst <= dcache.io.mem_io.aw.bits.burst @[datapath.scala 843:26]
-    arb.io.dcache.aw.bits.size <= dcache.io.mem_io.aw.bits.size @[datapath.scala 843:26]
-    arb.io.dcache.aw.bits.len <= dcache.io.mem_io.aw.bits.len @[datapath.scala 843:26]
-    arb.io.dcache.aw.bits.id <= dcache.io.mem_io.aw.bits.id @[datapath.scala 843:26]
-    arb.io.dcache.aw.bits.addr <= dcache.io.mem_io.aw.bits.addr @[datapath.scala 843:26]
-    arb.io.dcache.aw.valid <= dcache.io.mem_io.aw.valid @[datapath.scala 843:26]
-    dcache.io.mem_io.aw.ready <= arb.io.dcache.aw.ready @[datapath.scala 843:26]
-    arb.io.axi_out.aw.ready <= io.master_awready @[datapath.scala 845:33]
-    io.master_awvalid <= arb.io.axi_out.aw.valid @[datapath.scala 846:27]
-    io.master_awaddr <= arb.io.axi_out.aw.bits.addr @[datapath.scala 847:26]
-    io.master_awid <= arb.io.axi_out.aw.bits.id @[datapath.scala 848:24]
-    io.master_awlen <= arb.io.axi_out.aw.bits.len @[datapath.scala 849:25]
-    io.master_awsize <= arb.io.axi_out.aw.bits.size @[datapath.scala 850:26]
-    io.master_awburst <= arb.io.axi_out.aw.bits.burst @[datapath.scala 851:27]
-    arb.io.axi_out.w.ready <= io.master_wready @[datapath.scala 853:32]
-    io.master_wvalid <= arb.io.axi_out.w.valid @[datapath.scala 854:26]
-    io.master_wdata <= arb.io.axi_out.w.bits.data @[datapath.scala 855:25]
-    io.master_wstrb <= arb.io.axi_out.w.bits.strb @[datapath.scala 856:25]
-    io.master_wlast <= arb.io.axi_out.w.bits.last @[datapath.scala 857:25]
-    io.master_bready <= arb.io.axi_out.b.ready @[datapath.scala 859:26]
-    arb.io.axi_out.b.valid <= io.master_bvalid @[datapath.scala 860:32]
-    arb.io.axi_out.b.bits.resp <= io.master_bresp @[datapath.scala 861:36]
-    arb.io.axi_out.b.bits.id <= io.master_bid @[datapath.scala 862:34]
-    arb.io.axi_out.ar.ready <= io.master_arready @[datapath.scala 864:33]
-    io.master_arvalid <= arb.io.axi_out.ar.valid @[datapath.scala 865:27]
-    io.master_araddr <= arb.io.axi_out.ar.bits.addr @[datapath.scala 866:26]
-    io.master_arid <= arb.io.axi_out.ar.bits.id @[datapath.scala 867:24]
-    io.master_arlen <= arb.io.axi_out.ar.bits.len @[datapath.scala 868:25]
-    io.master_arsize <= arb.io.axi_out.ar.bits.size @[datapath.scala 869:26]
-    io.master_arburst <= arb.io.axi_out.ar.bits.burst @[datapath.scala 870:27]
-    io.master_rready <= arb.io.axi_out.r.ready @[datapath.scala 872:26]
-    arb.io.axi_out.r.valid <= io.master_rvalid @[datapath.scala 873:32]
-    arb.io.axi_out.r.bits.resp <= io.master_rresp @[datapath.scala 874:36]
-    arb.io.axi_out.r.bits.data <= io.master_rdata @[datapath.scala 875:36]
-    arb.io.axi_out.r.bits.last <= io.master_rlast @[datapath.scala 876:36]
-    arb.io.axi_out.r.bits.id <= io.master_rid @[datapath.scala 877:34]
-    io.inst <= datapath.io.inst @[datapath.scala 879:17]
-    io.pc_debug <= datapath.io.pc @[datapath.scala 880:21]
-    io.start <= datapath.io.start @[datapath.scala 881:18]
+    datapath.io.ctrl.is_kill <= control.io.is_kill @[datapath.scala 858:26]
+    datapath.io.ctrl.is_illegal <= control.io.is_illegal @[datapath.scala 858:26]
+    datapath.io.ctrl.csr_cmd <= control.io.csr_cmd @[datapath.scala 858:26]
+    datapath.io.ctrl.prv <= control.io.prv @[datapath.scala 858:26]
+    datapath.io.ctrl.alu_op <= control.io.alu_op @[datapath.scala 858:26]
+    datapath.io.ctrl.wb_en <= control.io.wb_en @[datapath.scala 858:26]
+    datapath.io.ctrl.wb_sel <= control.io.wb_sel @[datapath.scala 858:26]
+    datapath.io.ctrl.ld_type <= control.io.ld_type @[datapath.scala 858:26]
+    datapath.io.ctrl.st_type <= control.io.st_type @[datapath.scala 858:26]
+    datapath.io.ctrl.br_type <= control.io.br_type @[datapath.scala 858:26]
+    datapath.io.ctrl.imm_sel <= control.io.imm_sel @[datapath.scala 858:26]
+    datapath.io.ctrl.wd_type <= control.io.wd_type @[datapath.scala 858:26]
+    datapath.io.ctrl.B_sel <= control.io.B_sel @[datapath.scala 858:26]
+    datapath.io.ctrl.A_sel <= control.io.A_sel @[datapath.scala 858:26]
+    datapath.io.ctrl.pc_sel <= control.io.pc_sel @[datapath.scala 858:26]
+    control.io.inst <= datapath.io.ctrl.inst @[datapath.scala 858:26]
+    icache.io.cpu_request.valid <= datapath.io.icache.cpu_request.valid @[datapath.scala 859:40]
+    icache.io.cpu_request.rw <= datapath.io.icache.cpu_request.rw @[datapath.scala 859:40]
+    icache.io.cpu_request.mask <= datapath.io.icache.cpu_request.mask @[datapath.scala 859:40]
+    icache.io.cpu_request.data <= datapath.io.icache.cpu_request.data @[datapath.scala 859:40]
+    icache.io.cpu_request.addr <= datapath.io.icache.cpu_request.addr @[datapath.scala 859:40]
+    dcache.io.cpu_request.valid <= datapath.io.dcache.cpu_request.valid @[datapath.scala 860:40]
+    dcache.io.cpu_request.rw <= datapath.io.dcache.cpu_request.rw @[datapath.scala 860:40]
+    dcache.io.cpu_request.mask <= datapath.io.dcache.cpu_request.mask @[datapath.scala 860:40]
+    dcache.io.cpu_request.data <= datapath.io.dcache.cpu_request.data @[datapath.scala 860:40]
+    dcache.io.cpu_request.addr <= datapath.io.dcache.cpu_request.addr @[datapath.scala 860:40]
+    datapath.io.icache.cpu_response.ready <= icache.io.cpu_response.ready @[datapath.scala 861:41]
+    datapath.io.icache.cpu_response.data <= icache.io.cpu_response.data @[datapath.scala 861:41]
+    datapath.io.dcache.cpu_response.ready <= dcache.io.cpu_response.ready @[datapath.scala 862:41]
+    datapath.io.dcache.cpu_response.data <= dcache.io.cpu_response.data @[datapath.scala 862:41]
+    icache.io.mem_io.r.bits.last <= arb.io.icache.r.bits.last @[datapath.scala 863:26]
+    icache.io.mem_io.r.bits.resp <= arb.io.icache.r.bits.resp @[datapath.scala 863:26]
+    icache.io.mem_io.r.bits.data <= arb.io.icache.r.bits.data @[datapath.scala 863:26]
+    icache.io.mem_io.r.bits.id <= arb.io.icache.r.bits.id @[datapath.scala 863:26]
+    icache.io.mem_io.r.valid <= arb.io.icache.r.valid @[datapath.scala 863:26]
+    arb.io.icache.r.ready <= icache.io.mem_io.r.ready @[datapath.scala 863:26]
+    arb.io.icache.ar.bits.burst <= icache.io.mem_io.ar.bits.burst @[datapath.scala 863:26]
+    arb.io.icache.ar.bits.size <= icache.io.mem_io.ar.bits.size @[datapath.scala 863:26]
+    arb.io.icache.ar.bits.len <= icache.io.mem_io.ar.bits.len @[datapath.scala 863:26]
+    arb.io.icache.ar.bits.id <= icache.io.mem_io.ar.bits.id @[datapath.scala 863:26]
+    arb.io.icache.ar.bits.addr <= icache.io.mem_io.ar.bits.addr @[datapath.scala 863:26]
+    arb.io.icache.ar.valid <= icache.io.mem_io.ar.valid @[datapath.scala 863:26]
+    icache.io.mem_io.ar.ready <= arb.io.icache.ar.ready @[datapath.scala 863:26]
+    icache.io.mem_io.b.bits.id <= arb.io.icache.b.bits.id @[datapath.scala 863:26]
+    icache.io.mem_io.b.bits.resp <= arb.io.icache.b.bits.resp @[datapath.scala 863:26]
+    icache.io.mem_io.b.valid <= arb.io.icache.b.valid @[datapath.scala 863:26]
+    arb.io.icache.b.ready <= icache.io.mem_io.b.ready @[datapath.scala 863:26]
+    arb.io.icache.w.bits.last <= icache.io.mem_io.w.bits.last @[datapath.scala 863:26]
+    arb.io.icache.w.bits.strb <= icache.io.mem_io.w.bits.strb @[datapath.scala 863:26]
+    arb.io.icache.w.bits.data <= icache.io.mem_io.w.bits.data @[datapath.scala 863:26]
+    arb.io.icache.w.valid <= icache.io.mem_io.w.valid @[datapath.scala 863:26]
+    icache.io.mem_io.w.ready <= arb.io.icache.w.ready @[datapath.scala 863:26]
+    arb.io.icache.aw.bits.burst <= icache.io.mem_io.aw.bits.burst @[datapath.scala 863:26]
+    arb.io.icache.aw.bits.size <= icache.io.mem_io.aw.bits.size @[datapath.scala 863:26]
+    arb.io.icache.aw.bits.len <= icache.io.mem_io.aw.bits.len @[datapath.scala 863:26]
+    arb.io.icache.aw.bits.id <= icache.io.mem_io.aw.bits.id @[datapath.scala 863:26]
+    arb.io.icache.aw.bits.addr <= icache.io.mem_io.aw.bits.addr @[datapath.scala 863:26]
+    arb.io.icache.aw.valid <= icache.io.mem_io.aw.valid @[datapath.scala 863:26]
+    icache.io.mem_io.aw.ready <= arb.io.icache.aw.ready @[datapath.scala 863:26]
+    dcache.io.mem_io.r.bits.last <= arb.io.dcache.r.bits.last @[datapath.scala 864:26]
+    dcache.io.mem_io.r.bits.resp <= arb.io.dcache.r.bits.resp @[datapath.scala 864:26]
+    dcache.io.mem_io.r.bits.data <= arb.io.dcache.r.bits.data @[datapath.scala 864:26]
+    dcache.io.mem_io.r.bits.id <= arb.io.dcache.r.bits.id @[datapath.scala 864:26]
+    dcache.io.mem_io.r.valid <= arb.io.dcache.r.valid @[datapath.scala 864:26]
+    arb.io.dcache.r.ready <= dcache.io.mem_io.r.ready @[datapath.scala 864:26]
+    arb.io.dcache.ar.bits.burst <= dcache.io.mem_io.ar.bits.burst @[datapath.scala 864:26]
+    arb.io.dcache.ar.bits.size <= dcache.io.mem_io.ar.bits.size @[datapath.scala 864:26]
+    arb.io.dcache.ar.bits.len <= dcache.io.mem_io.ar.bits.len @[datapath.scala 864:26]
+    arb.io.dcache.ar.bits.id <= dcache.io.mem_io.ar.bits.id @[datapath.scala 864:26]
+    arb.io.dcache.ar.bits.addr <= dcache.io.mem_io.ar.bits.addr @[datapath.scala 864:26]
+    arb.io.dcache.ar.valid <= dcache.io.mem_io.ar.valid @[datapath.scala 864:26]
+    dcache.io.mem_io.ar.ready <= arb.io.dcache.ar.ready @[datapath.scala 864:26]
+    dcache.io.mem_io.b.bits.id <= arb.io.dcache.b.bits.id @[datapath.scala 864:26]
+    dcache.io.mem_io.b.bits.resp <= arb.io.dcache.b.bits.resp @[datapath.scala 864:26]
+    dcache.io.mem_io.b.valid <= arb.io.dcache.b.valid @[datapath.scala 864:26]
+    arb.io.dcache.b.ready <= dcache.io.mem_io.b.ready @[datapath.scala 864:26]
+    arb.io.dcache.w.bits.last <= dcache.io.mem_io.w.bits.last @[datapath.scala 864:26]
+    arb.io.dcache.w.bits.strb <= dcache.io.mem_io.w.bits.strb @[datapath.scala 864:26]
+    arb.io.dcache.w.bits.data <= dcache.io.mem_io.w.bits.data @[datapath.scala 864:26]
+    arb.io.dcache.w.valid <= dcache.io.mem_io.w.valid @[datapath.scala 864:26]
+    dcache.io.mem_io.w.ready <= arb.io.dcache.w.ready @[datapath.scala 864:26]
+    arb.io.dcache.aw.bits.burst <= dcache.io.mem_io.aw.bits.burst @[datapath.scala 864:26]
+    arb.io.dcache.aw.bits.size <= dcache.io.mem_io.aw.bits.size @[datapath.scala 864:26]
+    arb.io.dcache.aw.bits.len <= dcache.io.mem_io.aw.bits.len @[datapath.scala 864:26]
+    arb.io.dcache.aw.bits.id <= dcache.io.mem_io.aw.bits.id @[datapath.scala 864:26]
+    arb.io.dcache.aw.bits.addr <= dcache.io.mem_io.aw.bits.addr @[datapath.scala 864:26]
+    arb.io.dcache.aw.valid <= dcache.io.mem_io.aw.valid @[datapath.scala 864:26]
+    dcache.io.mem_io.aw.ready <= arb.io.dcache.aw.ready @[datapath.scala 864:26]
+    arb.io.axi_out.aw.ready <= io.master_awready @[datapath.scala 866:33]
+    io.master_awvalid <= arb.io.axi_out.aw.valid @[datapath.scala 867:27]
+    io.master_awaddr <= arb.io.axi_out.aw.bits.addr @[datapath.scala 868:26]
+    io.master_awid <= arb.io.axi_out.aw.bits.id @[datapath.scala 869:24]
+    io.master_awlen <= arb.io.axi_out.aw.bits.len @[datapath.scala 870:25]
+    io.master_awsize <= arb.io.axi_out.aw.bits.size @[datapath.scala 871:26]
+    io.master_awburst <= arb.io.axi_out.aw.bits.burst @[datapath.scala 872:27]
+    arb.io.axi_out.w.ready <= io.master_wready @[datapath.scala 874:32]
+    io.master_wvalid <= arb.io.axi_out.w.valid @[datapath.scala 875:26]
+    io.master_wdata <= arb.io.axi_out.w.bits.data @[datapath.scala 876:25]
+    io.master_wstrb <= arb.io.axi_out.w.bits.strb @[datapath.scala 877:25]
+    io.master_wlast <= arb.io.axi_out.w.bits.last @[datapath.scala 878:25]
+    io.master_bready <= arb.io.axi_out.b.ready @[datapath.scala 880:26]
+    arb.io.axi_out.b.valid <= io.master_bvalid @[datapath.scala 881:32]
+    arb.io.axi_out.b.bits.resp <= io.master_bresp @[datapath.scala 882:36]
+    arb.io.axi_out.b.bits.id <= io.master_bid @[datapath.scala 883:34]
+    arb.io.axi_out.ar.ready <= io.master_arready @[datapath.scala 885:33]
+    io.master_arvalid <= arb.io.axi_out.ar.valid @[datapath.scala 886:27]
+    io.master_araddr <= arb.io.axi_out.ar.bits.addr @[datapath.scala 887:26]
+    io.master_arid <= arb.io.axi_out.ar.bits.id @[datapath.scala 888:24]
+    io.master_arlen <= arb.io.axi_out.ar.bits.len @[datapath.scala 889:25]
+    io.master_arsize <= arb.io.axi_out.ar.bits.size @[datapath.scala 890:26]
+    io.master_arburst <= arb.io.axi_out.ar.bits.burst @[datapath.scala 891:27]
+    io.master_rready <= arb.io.axi_out.r.ready @[datapath.scala 893:26]
+    arb.io.axi_out.r.valid <= io.master_rvalid @[datapath.scala 894:32]
+    arb.io.axi_out.r.bits.resp <= io.master_rresp @[datapath.scala 895:36]
+    arb.io.axi_out.r.bits.data <= io.master_rdata @[datapath.scala 896:36]
+    arb.io.axi_out.r.bits.last <= io.master_rlast @[datapath.scala 897:36]
+    arb.io.axi_out.r.bits.id <= io.master_rid @[datapath.scala 898:34]
+    io.inst <= datapath.io.inst @[datapath.scala 900:17]
+    io.pc_debug <= datapath.io.pc @[datapath.scala 901:21]
+    io.start <= datapath.io.start @[datapath.scala 902:18]
 
diff --git a/myCPU.v b/myCPU.v
index 2e0f263..625e57b 100644
--- a/myCPU.v
+++ b/myCPU.v
@@ -1622,36 +1622,39 @@ module Datapath(
   reg [31:0] _RAND_23;
   reg [31:0] _RAND_24;
   reg [31:0] _RAND_25;
-  reg [63:0] _RAND_26;
+  reg [31:0] _RAND_26;
   reg [63:0] _RAND_27;
-  reg [31:0] _RAND_28;
-  reg [31:0] _RAND_29;
-  reg [63:0] _RAND_30;
+  reg [63:0] _RAND_28;
+  reg [63:0] _RAND_29;
+  reg [31:0] _RAND_30;
   reg [31:0] _RAND_31;
   reg [63:0] _RAND_32;
   reg [31:0] _RAND_33;
-  reg [31:0] _RAND_34;
+  reg [63:0] _RAND_34;
   reg [31:0] _RAND_35;
   reg [31:0] _RAND_36;
   reg [31:0] _RAND_37;
-  reg [63:0] _RAND_38;
+  reg [31:0] _RAND_38;
   reg [31:0] _RAND_39;
-  reg [31:0] _RAND_40;
-  reg [63:0] _RAND_41;
-  reg [63:0] _RAND_42;
+  reg [63:0] _RAND_40;
+  reg [31:0] _RAND_41;
+  reg [31:0] _RAND_42;
   reg [31:0] _RAND_43;
   reg [63:0] _RAND_44;
-  reg [31:0] _RAND_45;
+  reg [63:0] _RAND_45;
   reg [31:0] _RAND_46;
   reg [63:0] _RAND_47;
   reg [31:0] _RAND_48;
   reg [31:0] _RAND_49;
-  reg [31:0] _RAND_50;
-  reg [63:0] _RAND_51;
+  reg [63:0] _RAND_50;
+  reg [31:0] _RAND_51;
   reg [31:0] _RAND_52;
   reg [31:0] _RAND_53;
-  reg [31:0] _RAND_54;
-  reg [95:0] _RAND_55;
+  reg [63:0] _RAND_54;
+  reg [31:0] _RAND_55;
+  reg [31:0] _RAND_56;
+  reg [31:0] _RAND_57;
+  reg [95:0] _RAND_58;
 `endif // RANDOMIZE_REG_INIT
   wire [63:0] alu_io_A; // @[datapath.scala 263:25]
   wire [63:0] alu_io_B; // @[datapath.scala 263:25]
@@ -1706,72 +1709,72 @@ module Datapath(
   wire [63:0] regFile_io_rdata_32; // @[datapath.scala 266:29]
   wire [63:0] regFile_io_rdata_33; // @[datapath.scala 266:29]
   wire [63:0] regFile_io_rdata_34; // @[datapath.scala 266:29]
-  wire  csr_clock; // @[datapath.scala 273:25]
-  wire  csr_reset; // @[datapath.scala 273:25]
-  wire [3:0] csr_io_flush_mask; // @[datapath.scala 273:25]
-  wire [2:0] csr_io_r_op; // @[datapath.scala 273:25]
-  wire [11:0] csr_io_r_addr; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_r_data; // @[datapath.scala 273:25]
-  wire [2:0] csr_io_w_op; // @[datapath.scala 273:25]
-  wire [11:0] csr_io_w_addr; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_w_data; // @[datapath.scala 273:25]
-  wire  csr_io_retired; // @[datapath.scala 273:25]
-  wire [31:0] csr_io_inst; // @[datapath.scala 273:25]
-  wire [31:0] csr_io_illegal_inst; // @[datapath.scala 273:25]
-  wire [1:0] csr_io_inst_mode; // @[datapath.scala 273:25]
-  wire  csr_io_fetch_misalign; // @[datapath.scala 273:25]
-  wire  csr_io_load_misalign; // @[datapath.scala 273:25]
-  wire  csr_io_store_misalign; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_jump_addr; // @[datapath.scala 273:25]
-  wire  csr_io_jump_taken; // @[datapath.scala 273:25]
-  wire  csr_io_isSret; // @[datapath.scala 273:25]
-  wire  csr_io_isMret; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_pc_fetch_misalign; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_load_misalign_addr; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_store_misalign_addr; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_ebreak_addr; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_excPC; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_excValue; // @[datapath.scala 273:25]
-  wire [63:0] csr_io_trapVec; // @[datapath.scala 273:25]
-  wire  csr_io_stall; // @[datapath.scala 273:25]
-  wire  csr_io_trap; // @[datapath.scala 273:25]
-  wire  csr_io_fd_enable; // @[datapath.scala 273:25]
-  wire  csr_io_de_enable; // @[datapath.scala 273:25]
-  wire  csr_io_mw_enable; // @[datapath.scala 273:25]
-  wire  gpr_ptr_clock; // @[datapath.scala 276:29]
-  wire  gpr_ptr_reset; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_0; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_1; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_2; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_3; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_4; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_5; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_6; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_7; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_8; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_9; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_10; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_11; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_12; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_13; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_14; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_15; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_16; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_17; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_18; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_19; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_20; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_21; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_22; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_23; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_24; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_25; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_26; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_27; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_28; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_29; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_30; // @[datapath.scala 276:29]
-  wire [63:0] gpr_ptr_regfile_31; // @[datapath.scala 276:29]
+  wire  csr_clock; // @[datapath.scala 275:25]
+  wire  csr_reset; // @[datapath.scala 275:25]
+  wire [3:0] csr_io_flush_mask; // @[datapath.scala 275:25]
+  wire [2:0] csr_io_r_op; // @[datapath.scala 275:25]
+  wire [11:0] csr_io_r_addr; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_r_data; // @[datapath.scala 275:25]
+  wire [2:0] csr_io_w_op; // @[datapath.scala 275:25]
+  wire [11:0] csr_io_w_addr; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_w_data; // @[datapath.scala 275:25]
+  wire  csr_io_retired; // @[datapath.scala 275:25]
+  wire [31:0] csr_io_inst; // @[datapath.scala 275:25]
+  wire [31:0] csr_io_illegal_inst; // @[datapath.scala 275:25]
+  wire [1:0] csr_io_inst_mode; // @[datapath.scala 275:25]
+  wire  csr_io_fetch_misalign; // @[datapath.scala 275:25]
+  wire  csr_io_load_misalign; // @[datapath.scala 275:25]
+  wire  csr_io_store_misalign; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_jump_addr; // @[datapath.scala 275:25]
+  wire  csr_io_jump_taken; // @[datapath.scala 275:25]
+  wire  csr_io_isSret; // @[datapath.scala 275:25]
+  wire  csr_io_isMret; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_pc_fetch_misalign; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_load_misalign_addr; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_store_misalign_addr; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_ebreak_addr; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_excPC; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_excValue; // @[datapath.scala 275:25]
+  wire [63:0] csr_io_trapVec; // @[datapath.scala 275:25]
+  wire  csr_io_stall; // @[datapath.scala 275:25]
+  wire  csr_io_trap; // @[datapath.scala 275:25]
+  wire  csr_io_fd_enable; // @[datapath.scala 275:25]
+  wire  csr_io_de_enable; // @[datapath.scala 275:25]
+  wire  csr_io_mw_enable; // @[datapath.scala 275:25]
+  wire  gpr_ptr_clock; // @[datapath.scala 278:29]
+  wire  gpr_ptr_reset; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_0; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_1; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_2; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_3; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_4; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_5; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_6; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_7; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_8; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_9; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_10; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_11; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_12; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_13; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_14; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_15; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_16; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_17; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_18; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_19; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_20; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_21; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_22; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_23; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_24; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_25; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_26; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_27; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_28; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_29; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_30; // @[datapath.scala 278:29]
+  wire [63:0] gpr_ptr_regfile_31; // @[datapath.scala 278:29]
   reg [31:0] fd_pipe_reg_inst; // @[datapath.scala 181:34]
   reg [63:0] fd_pipe_reg_pc; // @[datapath.scala 181:34]
   reg  fd_pipe_reg_enable; // @[datapath.scala 181:34]
@@ -1797,8 +1800,10 @@ module Datapath(
   reg [2:0] de_pipe_reg_ld_type; // @[datapath.scala 190:34]
   reg [1:0] de_pipe_reg_wb_sel; // @[datapath.scala 190:34]
   reg  de_pipe_reg_wb_en; // @[datapath.scala 190:34]
+  reg  de_pipe_reg_is_kill; // @[datapath.scala 190:34]
   reg  de_pipe_reg_enable; // @[datapath.scala 190:34]
   reg [63:0] em_pipe_reg_alu_out; // @[datapath.scala 219:34]
+  reg [63:0] em_pipe_reg_alu_sum; // @[datapath.scala 219:34]
   reg [63:0] em_pipe_reg_csr_read_data; // @[datapath.scala 219:34]
   reg [2:0] em_pipe_reg_csr_write_op; // @[datapath.scala 219:34]
   reg [11:0] em_pipe_reg_csr_write_addr; // @[datapath.scala 219:34]
@@ -1812,6 +1817,7 @@ module Datapath(
   reg [4:0] em_pipe_reg_dest; // @[datapath.scala 219:34]
   reg [63:0] em_pipe_reg_pc; // @[datapath.scala 219:34]
   reg [31:0] em_pipe_reg_inst; // @[datapath.scala 219:34]
+  reg  em_pipe_reg_is_kill; // @[datapath.scala 219:34]
   reg  em_pipe_reg_enable; // @[datapath.scala 219:34]
   reg [63:0] mw_pipe_reg_load_data; // @[datapath.scala 242:34]
   reg [63:0] mw_pipe_reg_alu_out; // @[datapath.scala 242:34]
@@ -1826,165 +1832,150 @@ module Datapath(
   reg [63:0] mw_pipe_reg_pc; // @[datapath.scala 242:34]
   reg [31:0] mw_pipe_reg_inst; // @[datapath.scala 242:34]
   reg  mw_pipe_reg_enable; // @[datapath.scala 242:34]
-  wire  _stall_T_2 = |em_pipe_reg_st_type; // @[datapath.scala 271:104]
-  wire  _stall_T_4 = (|em_pipe_reg_ld_type | |em_pipe_reg_st_type) & em_pipe_reg_enable; // @[datapath.scala 271:109]
+  reg  started; // @[datapath.scala 271:30]
+  wire  _stall_T_2 = |em_pipe_reg_st_type; // @[datapath.scala 272:104]
   wire  stall = ~io_icache_cpu_response_ready | (|em_pipe_reg_ld_type | |em_pipe_reg_st_type) & em_pipe_reg_enable & ~
-    io_dcache_cpu_response_ready; // @[datapath.scala 271:51]
-  wire  _csr_atomic_flush_T_7 = fd_pipe_reg_enable & io_ctrl_csr_cmd != 3'h0; // @[datapath.scala 311:96]
+    io_dcache_cpu_response_ready; // @[datapath.scala 272:51]
+  wire  _csr_atomic_flush_T_7 = fd_pipe_reg_enable & io_ctrl_csr_cmd != 3'h0; // @[datapath.scala 313:96]
   wire [1:0] _csr_atomic_flush_T_9 = de_pipe_reg_enable & de_pipe_reg_csr_write_op != 3'h0 ? 2'h3 : {{1'd0},
-    _csr_atomic_flush_T_7}; // @[datapath.scala 310:68]
+    _csr_atomic_flush_T_7}; // @[datapath.scala 312:68]
   wire [2:0] _csr_atomic_flush_T_10 = em_pipe_reg_enable & em_pipe_reg_csr_write_op != 3'h0 ? 3'h7 : {{1'd0},
-    _csr_atomic_flush_T_9}; // @[datapath.scala 309:60]
+    _csr_atomic_flush_T_9}; // @[datapath.scala 311:60]
   wire [3:0] csr_atomic_flush = mw_pipe_reg_enable & mw_pipe_reg_csr_write_op != 3'h0 ? 4'hf : {{1'd0},
-    _csr_atomic_flush_T_10}; // @[datapath.scala 308:32]
-  wire  brCond_taken = brCond_io_taken & de_pipe_reg_enable; // @[datapath.scala 610:41]
-  wire  _jmp_occur_T = de_pipe_reg_pc_sel == 2'h1; // @[datapath.scala 595:64]
-  wire  jmp_occur = de_pipe_reg_enable & de_pipe_reg_pc_sel == 2'h1; // @[datapath.scala 595:41]
-  wire  flush_fd = csr_io_flush_mask[0] | brCond_taken | jmp_occur | csr_atomic_flush[0]; // @[datapath.scala 316:70]
-  wire  flush_de = csr_io_flush_mask[1] | brCond_taken | jmp_occur | csr_atomic_flush[1]; // @[datapath.scala 317:78]
-  wire  flush_em = csr_io_flush_mask[2] | csr_atomic_flush[2]; // @[datapath.scala 318:49]
-  wire  flush_mw = csr_io_flush_mask[3] | csr_atomic_flush[3]; // @[datapath.scala 319:45]
-  reg  started; // @[datapath.scala 323:30]
-  wire  csr_atomic = |csr_atomic_flush; // @[datapath.scala 330:40]
-  wire [63:0] _pc_T_1 = 64'h80000000 - 64'h4; // @[datapath.scala 335:46]
-  reg [64:0] pc; // @[datapath.scala 335:25]
-  wire [64:0] _next_pc_T_1 = pc + 65'h4; // @[datapath.scala 337:20]
-  wire  _next_pc_T_3 = ~started & stall; // @[datapath.scala 341:27]
+    _csr_atomic_flush_T_10}; // @[datapath.scala 310:32]
+  wire  brCond_taken = brCond_io_taken & de_pipe_reg_enable; // @[datapath.scala 617:41]
+  wire  _jmp_occur_T = de_pipe_reg_pc_sel == 2'h1; // @[datapath.scala 602:64]
+  wire  jmp_occur = de_pipe_reg_enable & de_pipe_reg_pc_sel == 2'h1; // @[datapath.scala 602:41]
+  wire  _flush_fd_T_1 = brCond_taken | jmp_occur; // @[datapath.scala 318:58]
+  wire  flush_fd = csr_io_flush_mask[0] | (brCond_taken | jmp_occur) | csr_atomic_flush[0]; // @[datapath.scala 318:72]
+  wire  _flush_de_T_2 = ~stall; // @[datapath.scala 319:80]
+  wire  flush_de = csr_io_flush_mask[1] | _flush_fd_T_1 & ~stall | csr_atomic_flush[1]; // @[datapath.scala 319:88]
+  wire  flush_em = csr_io_flush_mask[2] | csr_atomic_flush[2]; // @[datapath.scala 320:49]
+  wire  flush_mw = csr_io_flush_mask[3] | csr_atomic_flush[3]; // @[datapath.scala 321:45]
+  wire  csr_atomic = |csr_atomic_flush; // @[datapath.scala 331:40]
+  wire [63:0] _pc_T_1 = 64'h80000000 - 64'h4; // @[datapath.scala 336:46]
+  reg [64:0] pc; // @[datapath.scala 336:25]
+  wire [64:0] _next_pc_T_1 = pc + 65'h4; // @[datapath.scala 339:20]
+  wire [63:0] _next_pc_T_3 = de_pipe_reg_pc + 64'h4; // @[datapath.scala 342:47]
   wire  _next_pc_T_5 = _jmp_occur_T & de_pipe_reg_enable; // @[datapath.scala 343:51]
   wire  _next_pc_T_6 = _jmp_occur_T & de_pipe_reg_enable | brCond_taken; // @[datapath.scala 343:73]
-  wire [63:0] jump_addr = alu_io_out; // @[datapath.scala 275:29 600:19]
+  wire [63:0] jump_addr = alu_io_out; // @[datapath.scala 277:29 607:19]
   wire [63:0] _next_pc_T_7 = {{1'd0}, jump_addr[63:1]}; // @[datapath.scala 343:103]
   wire [64:0] _next_pc_T_8 = {_next_pc_T_7, 1'h0}; // @[datapath.scala 343:110]
-  wire [64:0] _next_pc_T_9 = _next_pc_T_6 ? _next_pc_T_8 : _next_pc_T_1; // @[Mux.scala 101:16]
-  wire [64:0] _next_pc_T_10 = _next_pc_T_3 ? pc : _next_pc_T_9; // @[Mux.scala 101:16]
-  wire [64:0] _next_pc_T_11 = csr_atomic ? pc : _next_pc_T_10; // @[Mux.scala 101:16]
-  wire [64:0] next_pc = csr_io_trap ? {{1'd0}, csr_io_trapVec} : _next_pc_T_11; // @[Mux.scala 101:16]
-  wire  is_kill_inst = io_ctrl_is_kill & fd_pipe_reg_enable; // @[datapath.scala 400:41]
-  wire [31:0] _inst_T_7 = pc[2] ? io_icache_cpu_response_data[63:32] : io_icache_cpu_response_data[31:0]; // @[datapath.scala 351:105]
-  wire [31:0] inst = started | is_kill_inst | brCond_taken | csr_io_trap ? 32'h13 : _inst_T_7; // @[datapath.scala 351:27]
-  wire  _T_1 = ~reset; // @[datapath.scala 353:15]
-  wire  _T_8 = ~stall; // @[datapath.scala 386:20]
-  wire [64:0] _GEN_0 = ~stall ? pc : {{1'd0}, fd_pipe_reg_pc}; // @[datapath.scala 386:27 387:32 181:34]
-  wire  _GEN_2 = ~stall | fd_pipe_reg_enable; // @[datapath.scala 386:27 181:34 389:36]
-  wire [64:0] _GEN_3 = flush_fd ? 65'h80000000 : _GEN_0; // @[datapath.scala 382:23 383:32]
-  wire [4:0] src1_addr = fd_pipe_reg_inst[19:15]; // @[datapath.scala 403:41]
-  wire [4:0] src2_addr = fd_pipe_reg_inst[24:20]; // @[datapath.scala 404:41]
-  wire [4:0] dest_addr = fd_pipe_reg_inst[11:7]; // @[datapath.scala 405:41]
-  wire  _csr_op_T = io_ctrl_csr_cmd == 3'h1; // @[datapath.scala 427:58]
-  wire  _csr_op_T_1 = dest_addr == 5'h0; // @[datapath.scala 427:84]
-  wire  _csr_op_T_2 = io_ctrl_csr_cmd == 3'h1 & dest_addr == 5'h0; // @[datapath.scala 427:70]
-  wire  _csr_op_T_4 = io_ctrl_csr_cmd == 3'h3; // @[datapath.scala 429:70]
-  wire  _csr_op_T_8 = io_ctrl_csr_cmd == 3'h2; // @[datapath.scala 431:86]
-  wire [2:0] _csr_op_T_12 = _csr_op_T_8 ? 3'h4 : 3'h0; // @[datapath.scala 432:76]
-  wire [2:0] _csr_op_T_13 = io_ctrl_csr_cmd == 3'h2 & _csr_op_T_1 ? 3'h1 : _csr_op_T_12; // @[datapath.scala 431:68]
-  wire [2:0] _csr_op_T_14 = _csr_op_T_4 ? 3'h5 : _csr_op_T_13; // @[datapath.scala 430:60]
-  wire [2:0] _csr_op_T_15 = io_ctrl_csr_cmd == 3'h3 & _csr_op_T_1 ? 3'h1 : _csr_op_T_14; // @[datapath.scala 429:52]
-  wire [2:0] _csr_op_T_16 = _csr_op_T ? 3'h3 : _csr_op_T_15; // @[datapath.scala 428:44]
-  wire [63:0] _csr_io_fetch_misalign_T = de_pipe_reg_pc & 64'h3; // @[datapath.scala 447:50]
-  wire [4:0] csr_write_addr = inst[11:7]; // @[datapath.scala 453:34]
-  wire  _de_pipe_reg_rs1_T_5 = mw_pipe_reg_wb_sel == 2'h0; // @[datapath.scala 494:80]
-  wire  _de_pipe_reg_rs1_T_6 = mw_pipe_reg_wb_sel == 2'h2; // @[datapath.scala 495:88]
-  wire [63:0] _de_pipe_reg_rs1_T_8 = mw_pipe_reg_pc + 64'h4; // @[datapath.scala 495:115]
-  wire  _de_pipe_reg_rs1_T_9 = mw_pipe_reg_wb_sel == 2'h3; // @[datapath.scala 496:96]
-  wire [63:0] _de_pipe_reg_rs1_T_10 = mw_pipe_reg_wb_sel == 2'h3 ? mw_pipe_reg_csr_read_data : mw_pipe_reg_load_data; // @[datapath.scala 496:76]
-  wire [63:0] _de_pipe_reg_rs1_T_11 = mw_pipe_reg_wb_sel == 2'h2 ? _de_pipe_reg_rs1_T_8 : _de_pipe_reg_rs1_T_10; // @[datapath.scala 495:68]
-  wire [63:0] _de_pipe_reg_rs1_T_12 = mw_pipe_reg_wb_sel == 2'h0 ? mw_pipe_reg_alu_out : _de_pipe_reg_rs1_T_11; // @[datapath.scala 494:60]
-  wire [63:0] _load_data_hazard_T = em_pipe_reg_alu_out & 64'h7; // @[datapath.scala 528:85]
-  wire [66:0] _load_data_hazard_T_1 = {_load_data_hazard_T, 3'h0}; // @[datapath.scala 528:96]
-  wire [63:0] load_data_hazard = io_dcache_cpu_response_data >> _load_data_hazard_T_1; // @[datapath.scala 528:60]
-  wire [31:0] _load_data_ext_hazard_T_3 = load_data_hazard[31] ? 32'hffffffff : 32'h0; // @[datapath.scala 529:78]
-  wire [63:0] _load_data_ext_hazard_T_5 = {_load_data_ext_hazard_T_3,load_data_hazard[31:0]}; // @[Cat.scala 31:58]
-  wire [63:0] _load_data_ext_hazard_T_9 = {32'h0,load_data_hazard[31:0]}; // @[Cat.scala 31:58]
-  wire [47:0] _load_data_ext_hazard_T_13 = load_data_hazard[15] ? 48'hffffffffffff : 48'h0; // @[datapath.scala 531:115]
-  wire [63:0] _load_data_ext_hazard_T_15 = {_load_data_ext_hazard_T_13,load_data_hazard[15:0]}; // @[Cat.scala 31:58]
-  wire [63:0] _load_data_ext_hazard_T_19 = {48'h0,load_data_hazard[15:0]}; // @[Cat.scala 31:58]
-  wire [55:0] _load_data_ext_hazard_T_23 = load_data_hazard[7] ? 56'hffffffffffffff : 56'h0; // @[datapath.scala 533:131]
-  wire [63:0] _load_data_ext_hazard_T_25 = {_load_data_ext_hazard_T_23,load_data_hazard[7:0]}; // @[Cat.scala 31:58]
-  wire [63:0] _load_data_ext_hazard_T_29 = {56'h0,load_data_hazard[7:0]}; // @[Cat.scala 31:58]
-  wire [63:0] _load_data_ext_hazard_T_30 = em_pipe_reg_ld_type == 3'h5 ? _load_data_ext_hazard_T_29 : load_data_hazard; // @[datapath.scala 534:100]
-  wire [63:0] _load_data_ext_hazard_T_31 = em_pipe_reg_ld_type == 3'h3 ? _load_data_ext_hazard_T_25 :
-    _load_data_ext_hazard_T_30; // @[datapath.scala 533:92]
-  wire [63:0] _load_data_ext_hazard_T_32 = em_pipe_reg_ld_type == 3'h4 ? _load_data_ext_hazard_T_19 :
-    _load_data_ext_hazard_T_31; // @[datapath.scala 532:84]
-  wire [63:0] _load_data_ext_hazard_T_33 = em_pipe_reg_ld_type == 3'h2 ? _load_data_ext_hazard_T_15 :
-    _load_data_ext_hazard_T_32; // @[datapath.scala 531:76]
-  wire [63:0] _load_data_ext_hazard_T_34 = em_pipe_reg_ld_type == 3'h6 ? _load_data_ext_hazard_T_9 :
-    _load_data_ext_hazard_T_33; // @[datapath.scala 530:68]
-  wire [63:0] load_data_ext_hazard = em_pipe_reg_ld_type == 3'h1 ? _load_data_ext_hazard_T_5 :
-    _load_data_ext_hazard_T_34; // @[datapath.scala 529:39]
-  wire  _T_10 = em_pipe_reg_enable & em_pipe_reg_wb_en; // @[datapath.scala 541:33]
-  wire [63:0] _GEN_127 = {{59'd0}, em_pipe_reg_dest}; // @[datapath.scala 541:80]
-  wire  _T_11 = de_pipe_reg_src1_addr == _GEN_127; // @[datapath.scala 541:80]
-  wire  _T_13 = de_pipe_reg_src1_addr != 64'h0; // @[datapath.scala 541:128]
-  wire [63:0] _src1_data_T_3 = em_pipe_reg_pc + 64'h4; // @[datapath.scala 545:99]
-  wire [63:0] _src1_data_T_5 = em_pipe_reg_wb_sel == 2'h3 ? em_pipe_reg_csr_read_data : load_data_ext_hazard; // @[datapath.scala 546:60]
-  wire [63:0] _src1_data_T_6 = em_pipe_reg_wb_sel == 2'h2 ? _src1_data_T_3 : _src1_data_T_5; // @[datapath.scala 545:52]
-  wire [63:0] _src1_data_T_7 = em_pipe_reg_wb_sel == 2'h0 ? em_pipe_reg_alu_out : _src1_data_T_6; // @[datapath.scala 544:41]
-  wire [63:0] _GEN_54 = _T_11 ? _src1_data_T_7 : 64'h0; // @[datapath.scala 543:65 544:35]
-  wire  _T_16 = mw_pipe_reg_enable & mw_pipe_reg_wb_en; // @[datapath.scala 548:39]
-  wire [63:0] _GEN_129 = {{59'd0}, mw_pipe_reg_dest}; // @[datapath.scala 548:85]
-  wire  _T_17 = de_pipe_reg_src1_addr == _GEN_129; // @[datapath.scala 548:85]
-  wire [63:0] _GEN_55 = _T_17 ? _de_pipe_reg_rs1_T_12 : 64'h0; // @[datapath.scala 550:65 551:35]
+  wire  _next_pc_T_10 = ~started & stall; // @[datapath.scala 344:27]
+  wire [64:0] _next_pc_T_11 = _next_pc_T_10 ? pc : _next_pc_T_1; // @[Mux.scala 101:16]
+  wire [64:0] _next_pc_T_12 = _next_pc_T_6 ? _next_pc_T_8 : _next_pc_T_11; // @[Mux.scala 101:16]
+  wire [64:0] _next_pc_T_13 = csr_atomic ? {{1'd0}, _next_pc_T_3} : _next_pc_T_12; // @[Mux.scala 101:16]
+  wire [64:0] next_pc = csr_io_trap ? {{1'd0}, csr_io_trapVec} : _next_pc_T_13; // @[Mux.scala 101:16]
+  wire  is_kill_inst = io_ctrl_is_kill & fd_pipe_reg_enable; // @[datapath.scala 405:41]
+  wire [31:0] _inst_T_7 = pc[2] ? io_icache_cpu_response_data[63:32] : io_icache_cpu_response_data[31:0]; // @[datapath.scala 353:105]
+  wire [31:0] inst = started | is_kill_inst | brCond_taken | csr_io_trap ? 32'h13 : _inst_T_7; // @[datapath.scala 353:27]
+  wire [64:0] _GEN_0 = _flush_de_T_2 ? pc : {{1'd0}, fd_pipe_reg_pc}; // @[datapath.scala 384:27 385:32 181:34]
+  wire  _GEN_2 = _flush_de_T_2 | fd_pipe_reg_enable; // @[datapath.scala 384:27 181:34 387:36]
+  wire [64:0] _GEN_3 = flush_fd & _flush_de_T_2 ? 65'h80000000 : _GEN_0; // @[datapath.scala 380:35 381:32]
+  wire  _T_4 = ~reset; // @[datapath.scala 399:15]
+  wire [4:0] src1_addr = fd_pipe_reg_inst[19:15]; // @[datapath.scala 408:41]
+  wire [4:0] src2_addr = fd_pipe_reg_inst[24:20]; // @[datapath.scala 409:41]
+  wire [4:0] dest_addr = fd_pipe_reg_inst[11:7]; // @[datapath.scala 410:41]
+  wire  _csr_op_T = io_ctrl_csr_cmd == 3'h1; // @[datapath.scala 432:58]
+  wire  _csr_op_T_1 = dest_addr == 5'h0; // @[datapath.scala 432:84]
+  wire  _csr_op_T_2 = io_ctrl_csr_cmd == 3'h1 & dest_addr == 5'h0; // @[datapath.scala 432:70]
+  wire  _csr_op_T_4 = io_ctrl_csr_cmd == 3'h3; // @[datapath.scala 434:70]
+  wire  _csr_op_T_8 = io_ctrl_csr_cmd == 3'h2; // @[datapath.scala 436:86]
+  wire [2:0] _csr_op_T_12 = _csr_op_T_8 ? 3'h4 : 3'h0; // @[datapath.scala 437:76]
+  wire [2:0] _csr_op_T_13 = io_ctrl_csr_cmd == 3'h2 & _csr_op_T_1 ? 3'h1 : _csr_op_T_12; // @[datapath.scala 436:68]
+  wire [2:0] _csr_op_T_14 = _csr_op_T_4 ? 3'h5 : _csr_op_T_13; // @[datapath.scala 435:60]
+  wire [2:0] _csr_op_T_15 = io_ctrl_csr_cmd == 3'h3 & _csr_op_T_1 ? 3'h1 : _csr_op_T_14; // @[datapath.scala 434:52]
+  wire [2:0] _csr_op_T_16 = _csr_op_T ? 3'h3 : _csr_op_T_15; // @[datapath.scala 433:44]
+  wire [63:0] _csr_io_fetch_misalign_T = de_pipe_reg_pc & 64'h3; // @[datapath.scala 452:50]
+  wire [4:0] csr_write_addr = inst[11:7]; // @[datapath.scala 458:34]
+  wire  _de_pipe_reg_rs1_T_5 = mw_pipe_reg_wb_sel == 2'h0; // @[datapath.scala 499:80]
+  wire  _de_pipe_reg_rs1_T_6 = mw_pipe_reg_wb_sel == 2'h2; // @[datapath.scala 500:88]
+  wire [63:0] _de_pipe_reg_rs1_T_8 = mw_pipe_reg_pc + 64'h4; // @[datapath.scala 500:115]
+  wire  _de_pipe_reg_rs1_T_9 = mw_pipe_reg_wb_sel == 2'h3; // @[datapath.scala 501:96]
+  wire [63:0] _de_pipe_reg_rs1_T_10 = mw_pipe_reg_wb_sel == 2'h3 ? mw_pipe_reg_csr_read_data : mw_pipe_reg_load_data; // @[datapath.scala 501:76]
+  wire [63:0] _de_pipe_reg_rs1_T_11 = mw_pipe_reg_wb_sel == 2'h2 ? _de_pipe_reg_rs1_T_8 : _de_pipe_reg_rs1_T_10; // @[datapath.scala 500:68]
+  wire [63:0] _de_pipe_reg_rs1_T_12 = mw_pipe_reg_wb_sel == 2'h0 ? mw_pipe_reg_alu_out : _de_pipe_reg_rs1_T_11; // @[datapath.scala 499:60]
+  wire  _T_10 = em_pipe_reg_enable & em_pipe_reg_wb_en; // @[datapath.scala 548:33]
+  wire [63:0] _GEN_127 = {{59'd0}, em_pipe_reg_dest}; // @[datapath.scala 548:80]
+  wire  _T_11 = de_pipe_reg_src1_addr == _GEN_127; // @[datapath.scala 548:80]
+  wire  _T_13 = de_pipe_reg_src1_addr != 64'h0; // @[datapath.scala 548:128]
+  wire  _T_15 = em_pipe_reg_ld_type == 3'h0; // @[datapath.scala 548:161]
+  wire [63:0] _src1_data_T_3 = em_pipe_reg_pc + 64'h4; // @[datapath.scala 552:99]
+  wire [63:0] _src1_data_T_4 = em_pipe_reg_wb_sel == 2'h2 ? _src1_data_T_3 : em_pipe_reg_csr_read_data; // @[datapath.scala 552:52]
+  wire [63:0] _src1_data_T_5 = em_pipe_reg_wb_sel == 2'h0 ? em_pipe_reg_alu_out : _src1_data_T_4; // @[datapath.scala 551:41]
+  wire [63:0] _GEN_54 = _T_11 ? _src1_data_T_5 : 64'h0; // @[datapath.scala 550:65 551:35]
+  wire  _T_18 = mw_pipe_reg_enable & mw_pipe_reg_wb_en; // @[datapath.scala 555:39]
+  wire [63:0] _GEN_129 = {{59'd0}, mw_pipe_reg_dest}; // @[datapath.scala 555:85]
+  wire  _T_19 = de_pipe_reg_src1_addr == _GEN_129; // @[datapath.scala 555:85]
+  wire [63:0] _GEN_55 = _T_19 ? _de_pipe_reg_rs1_T_12 : 64'h0; // @[datapath.scala 557:65 558:35]
   wire [63:0] _GEN_56 = mw_pipe_reg_enable & mw_pipe_reg_wb_en & de_pipe_reg_src1_addr == _GEN_129 & _T_13 ? _GEN_55 :
-    de_pipe_reg_rs1; // @[datapath.scala 548:142 556:27]
+    de_pipe_reg_rs1; // @[datapath.scala 555:142 563:27]
   wire [63:0] src1_data = em_pipe_reg_enable & em_pipe_reg_wb_en & de_pipe_reg_src1_addr == _GEN_127 &
-    de_pipe_reg_src1_addr != 64'h0 ? _GEN_54 : _GEN_56; // @[datapath.scala 541:137]
-  wire  _T_23 = de_pipe_reg_src2_addr == _GEN_127; // @[datapath.scala 559:80]
-  wire  _T_25 = de_pipe_reg_src2_addr != 64'h0; // @[datapath.scala 559:128]
-  wire [63:0] _GEN_58 = _T_23 ? _src1_data_T_7 : 64'h0; // @[datapath.scala 561:65 562:35]
-  wire  _T_29 = de_pipe_reg_src2_addr == _GEN_129; // @[datapath.scala 566:85]
-  wire [63:0] _GEN_59 = _T_29 ? _de_pipe_reg_rs1_T_12 : 64'h0; // @[datapath.scala 568:65 569:35]
-  wire [63:0] _GEN_60 = _T_16 & de_pipe_reg_src2_addr == _GEN_129 & _T_25 ? _GEN_59 : de_pipe_reg_rs2; // @[datapath.scala 566:142 574:27]
-  wire [63:0] src2_data = _T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0 ? _GEN_58 : _GEN_60
-    ; // @[datapath.scala 559:137]
-  wire [63:0] A_data = de_pipe_reg_A_sel ? src1_data : de_pipe_reg_pc; // @[datapath.scala 585:25]
-  wire [63:0] B_data = de_pipe_reg_B_sel ? src2_data : de_pipe_reg_imm; // @[datapath.scala 586:25]
-  wire  _alu_io_A_T = de_pipe_reg_wd_type == 2'h1; // @[datapath.scala 587:45]
-  wire  _csr_io_store_misalign_T_1 = de_pipe_reg_st_type == 3'h3; // @[datapath.scala 617:110]
-  wire  _csr_io_store_misalign_T_2 = de_pipe_reg_st_type == 3'h2; // @[datapath.scala 618:110]
-  wire  _csr_io_store_misalign_T_5 = de_pipe_reg_st_type == 3'h1; // @[datapath.scala 619:110]
-  wire  _csr_io_store_misalign_T_7 = alu_io_out[1:0] != 2'h0; // @[datapath.scala 619:139]
-  wire  _csr_io_store_misalign_T_8 = de_pipe_reg_st_type == 3'h4; // @[datapath.scala 620:110]
-  wire  _csr_io_store_misalign_T_10 = alu_io_out[2:0] != 3'h0; // @[datapath.scala 620:139]
+    de_pipe_reg_src1_addr != 64'h0 & em_pipe_reg_ld_type == 3'h0 ? _GEN_54 : _GEN_56; // @[datapath.scala 548:170]
+  wire  _T_25 = de_pipe_reg_src2_addr == _GEN_127; // @[datapath.scala 566:80]
+  wire  _T_27 = de_pipe_reg_src2_addr != 64'h0; // @[datapath.scala 566:128]
+  wire [63:0] _GEN_58 = _T_25 ? _src1_data_T_5 : 64'h0; // @[datapath.scala 568:65 569:35]
+  wire  _T_33 = de_pipe_reg_src2_addr == _GEN_129; // @[datapath.scala 573:85]
+  wire [63:0] _GEN_59 = _T_33 ? _de_pipe_reg_rs1_T_12 : 64'h0; // @[datapath.scala 575:65 576:35]
+  wire [63:0] _GEN_60 = _T_18 & de_pipe_reg_src2_addr == _GEN_129 & _T_27 ? _GEN_59 : de_pipe_reg_rs2; // @[datapath.scala 573:142 581:27]
+  wire [63:0] src2_data = _T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0 & _T_15 ? _GEN_58
+     : _GEN_60; // @[datapath.scala 566:170]
+  wire [63:0] A_data = de_pipe_reg_A_sel ? src1_data : de_pipe_reg_pc; // @[datapath.scala 592:25]
+  wire [63:0] B_data = de_pipe_reg_B_sel ? src2_data : de_pipe_reg_imm; // @[datapath.scala 593:25]
+  wire  _alu_io_A_T = de_pipe_reg_wd_type == 2'h1; // @[datapath.scala 594:45]
+  wire  _csr_io_store_misalign_T_1 = de_pipe_reg_st_type == 3'h3; // @[datapath.scala 624:110]
+  wire  _csr_io_store_misalign_T_2 = de_pipe_reg_st_type == 3'h2; // @[datapath.scala 625:110]
+  wire  _csr_io_store_misalign_T_5 = de_pipe_reg_st_type == 3'h1; // @[datapath.scala 626:110]
+  wire  _csr_io_store_misalign_T_7 = alu_io_out[1:0] != 2'h0; // @[datapath.scala 626:139]
+  wire  _csr_io_store_misalign_T_8 = de_pipe_reg_st_type == 3'h4; // @[datapath.scala 627:110]
+  wire  _csr_io_store_misalign_T_10 = alu_io_out[2:0] != 3'h0; // @[datapath.scala 627:139]
   wire  _csr_io_store_misalign_T_12 = _csr_io_store_misalign_T_5 ? _csr_io_store_misalign_T_7 :
     _csr_io_store_misalign_T_8 & _csr_io_store_misalign_T_10; // @[Mux.scala 101:16]
   wire  _csr_io_store_misalign_T_13 = _csr_io_store_misalign_T_2 ? alu_io_out[0] : _csr_io_store_misalign_T_12; // @[Mux.scala 101:16]
   wire  _csr_io_store_misalign_T_14 = _csr_io_store_misalign_T_1 ? 1'h0 : _csr_io_store_misalign_T_13; // @[Mux.scala 101:16]
-  wire  _csr_io_load_misalign_T_3 = de_pipe_reg_ld_type == 3'h3 | de_pipe_reg_ld_type == 3'h5; // @[datapath.scala 626:120]
-  wire  _csr_io_load_misalign_T_6 = de_pipe_reg_ld_type == 3'h2 | de_pipe_reg_ld_type == 3'h4; // @[datapath.scala 627:120]
-  wire [14:0] _GEN_135 = {{12'd0}, de_pipe_reg_ld_type}; // @[datapath.scala 628:143]
-  wire [14:0] _csr_io_load_misalign_T_10 = _GEN_135 & 15'h707f; // @[datapath.scala 628:143]
-  wire  _csr_io_load_misalign_T_12 = de_pipe_reg_ld_type == 3'h1 | 15'h6003 == _csr_io_load_misalign_T_10; // @[datapath.scala 628:120]
-  wire  _csr_io_load_misalign_T_15 = de_pipe_reg_ld_type == 3'h7; // @[datapath.scala 629:110]
+  wire  _csr_io_load_misalign_T_3 = de_pipe_reg_ld_type == 3'h3 | de_pipe_reg_ld_type == 3'h5; // @[datapath.scala 633:120]
+  wire  _csr_io_load_misalign_T_6 = de_pipe_reg_ld_type == 3'h2 | de_pipe_reg_ld_type == 3'h4; // @[datapath.scala 634:120]
+  wire [14:0] _GEN_135 = {{12'd0}, de_pipe_reg_ld_type}; // @[datapath.scala 635:143]
+  wire [14:0] _csr_io_load_misalign_T_10 = _GEN_135 & 15'h707f; // @[datapath.scala 635:143]
+  wire  _csr_io_load_misalign_T_12 = de_pipe_reg_ld_type == 3'h1 | 15'h6003 == _csr_io_load_misalign_T_10; // @[datapath.scala 635:120]
+  wire  _csr_io_load_misalign_T_15 = de_pipe_reg_ld_type == 3'h7; // @[datapath.scala 636:110]
   wire  _csr_io_load_misalign_T_19 = _csr_io_load_misalign_T_12 ? _csr_io_store_misalign_T_7 :
     _csr_io_load_misalign_T_15 & _csr_io_store_misalign_T_10; // @[Mux.scala 101:16]
   wire  _csr_io_load_misalign_T_20 = _csr_io_load_misalign_T_6 ? alu_io_out[0] : _csr_io_load_misalign_T_19; // @[Mux.scala 101:16]
   wire  _csr_io_load_misalign_T_21 = _csr_io_load_misalign_T_3 ? 1'h0 : _csr_io_load_misalign_T_20; // @[Mux.scala 101:16]
-  wire [63:0] _io_dcache_cpu_request_addr_T = stall ? em_pipe_reg_alu_out : alu_io_out; // @[datapath.scala 688:42]
-  wire [5:0] _io_dcache_cpu_request_data_T_1 = {em_pipe_reg_alu_out[2:0], 3'h0}; // @[datapath.scala 692:100]
-  wire [126:0] _GEN_28 = {{63'd0}, em_pipe_reg_st_data}; // @[datapath.scala 692:70]
-  wire [126:0] _io_dcache_cpu_request_data_T_2 = _GEN_28 << _io_dcache_cpu_request_data_T_1; // @[datapath.scala 692:70]
-  wire [5:0] _io_dcache_cpu_request_data_T_4 = {alu_io_out[2:0], 3'h0}; // @[datapath.scala 692:137]
-  wire [126:0] _GEN_52 = {{63'd0}, src2_data}; // @[datapath.scala 692:119]
-  wire [126:0] _io_dcache_cpu_request_data_T_5 = _GEN_52 << _io_dcache_cpu_request_data_T_4; // @[datapath.scala 692:119]
-  wire [126:0] _io_dcache_cpu_request_data_T_6 = stall ? _io_dcache_cpu_request_data_T_2 :
-    _io_dcache_cpu_request_data_T_5; // @[datapath.scala 692:42]
-  wire [7:0] _st_mask_T_3 = em_pipe_reg_st_type == 3'h3 ? 8'h1 : 8'hff; // @[datapath.scala 696:76]
-  wire [7:0] _st_mask_T_4 = em_pipe_reg_st_type == 3'h2 ? 8'h3 : _st_mask_T_3; // @[datapath.scala 695:68]
-  wire [7:0] _st_mask_T_5 = em_pipe_reg_st_type == 3'h1 ? 8'hf : _st_mask_T_4; // @[datapath.scala 694:37]
-  wire [7:0] _st_mask_T_9 = _csr_io_store_misalign_T_1 ? 8'h1 : 8'hff; // @[datapath.scala 700:68]
-  wire [7:0] _st_mask_T_10 = _csr_io_store_misalign_T_2 ? 8'h3 : _st_mask_T_9; // @[datapath.scala 699:60]
-  wire [7:0] _st_mask_T_11 = _csr_io_store_misalign_T_5 ? 8'hf : _st_mask_T_10; // @[datapath.scala 698:62]
-  wire [7:0] st_mask = stall ? _st_mask_T_5 : _st_mask_T_11; // @[datapath.scala 694:26]
-  wire [14:0] _GEN_57 = {{7'd0}, st_mask}; // @[datapath.scala 707:105]
-  wire [14:0] _io_dcache_cpu_request_mask_T_3 = _GEN_57 << em_pipe_reg_alu_out[2:0]; // @[datapath.scala 707:105]
-  wire [14:0] _GEN_61 = {{7'd0}, st_mask}; // @[datapath.scala 707:150]
-  wire [14:0] _io_dcache_cpu_request_mask_T_6 = _GEN_61 << alu_io_out[2:0]; // @[datapath.scala 707:150]
+  wire [5:0] _io_dcache_cpu_request_data_T_1 = {alu_io_out[2:0], 3'h0}; // @[datapath.scala 704:68]
+  wire [126:0] _GEN_57 = {{63'd0}, src2_data}; // @[datapath.scala 704:50]
+  wire [126:0] _io_dcache_cpu_request_data_T_2 = _GEN_57 << _io_dcache_cpu_request_data_T_1; // @[datapath.scala 704:50]
+  wire [7:0] _st_mask_T_3 = _csr_io_store_misalign_T_1 ? 8'h1 : 8'hff; // @[datapath.scala 721:68]
+  wire [7:0] _st_mask_T_4 = _csr_io_store_misalign_T_2 ? 8'h3 : _st_mask_T_3; // @[datapath.scala 720:60]
+  wire [7:0] st_mask = _csr_io_store_misalign_T_5 ? 8'hf : _st_mask_T_4; // @[datapath.scala 719:26]
+  wire [14:0] _GEN_61 = {{7'd0}, st_mask}; // @[datapath.scala 727:105]
+  wire [14:0] _io_dcache_cpu_request_mask_T_3 = _GEN_61 << em_pipe_reg_alu_out[2:0]; // @[datapath.scala 727:105]
+  wire [14:0] _GEN_70 = {{7'd0}, st_mask}; // @[datapath.scala 727:150]
+  wire [14:0] _io_dcache_cpu_request_mask_T_6 = _GEN_70 << alu_io_out[2:0]; // @[datapath.scala 727:150]
   wire [7:0] _io_dcache_cpu_request_mask_T_8 = stall ? _io_dcache_cpu_request_mask_T_3[7:0] :
-    _io_dcache_cpu_request_mask_T_6[7:0]; // @[datapath.scala 707:88]
-  wire  _regFile_io_wen_T_2 = _de_pipe_reg_rs1_T_5 | _de_pipe_reg_rs1_T_6; // @[datapath.scala 777:59]
-  wire  _regFile_io_wen_T_3 = mw_pipe_reg_wb_sel == 2'h1; // @[datapath.scala 779:68]
-  wire  _regFile_io_wen_T_4 = _regFile_io_wen_T_2 | _regFile_io_wen_T_3; // @[datapath.scala 778:79]
+    _io_dcache_cpu_request_mask_T_6[7:0]; // @[datapath.scala 727:88]
+  wire [63:0] _load_data_T = em_pipe_reg_alu_out & 64'h7; // @[datapath.scala 729:78]
+  wire [66:0] _load_data_T_1 = {_load_data_T, 3'h0}; // @[datapath.scala 729:89]
+  wire [63:0] load_data = io_dcache_cpu_response_data >> _load_data_T_1; // @[datapath.scala 729:53]
+  wire [31:0] _load_data_ext_T_3 = load_data[31] ? 32'hffffffff : 32'h0; // @[datapath.scala 731:71]
+  wire [63:0] _load_data_ext_T_5 = {_load_data_ext_T_3,load_data[31:0]}; // @[Cat.scala 31:58]
+  wire [63:0] _load_data_ext_T_9 = {32'h0,load_data[31:0]}; // @[Cat.scala 31:58]
+  wire [47:0] _load_data_ext_T_13 = load_data[15] ? 48'hffffffffffff : 48'h0; // @[datapath.scala 733:107]
+  wire [63:0] _load_data_ext_T_15 = {_load_data_ext_T_13,load_data[15:0]}; // @[Cat.scala 31:58]
+  wire [63:0] _load_data_ext_T_19 = {48'h0,load_data[15:0]}; // @[Cat.scala 31:58]
+  wire [55:0] _load_data_ext_T_23 = load_data[7] ? 56'hffffffffffffff : 56'h0; // @[datapath.scala 735:123]
+  wire [63:0] _load_data_ext_T_25 = {_load_data_ext_T_23,load_data[7:0]}; // @[Cat.scala 31:58]
+  wire [63:0] _load_data_ext_T_29 = {56'h0,load_data[7:0]}; // @[Cat.scala 31:58]
+  wire [63:0] _load_data_ext_T_30 = em_pipe_reg_ld_type == 3'h5 ? _load_data_ext_T_29 : load_data; // @[datapath.scala 736:92]
+  wire [63:0] _load_data_ext_T_31 = em_pipe_reg_ld_type == 3'h3 ? _load_data_ext_T_25 : _load_data_ext_T_30; // @[datapath.scala 735:84]
+  wire [63:0] _load_data_ext_T_32 = em_pipe_reg_ld_type == 3'h4 ? _load_data_ext_T_19 : _load_data_ext_T_31; // @[datapath.scala 734:76]
+  wire [63:0] _load_data_ext_T_33 = em_pipe_reg_ld_type == 3'h2 ? _load_data_ext_T_15 : _load_data_ext_T_32; // @[datapath.scala 733:68]
+  wire [63:0] _load_data_ext_T_34 = em_pipe_reg_ld_type == 3'h6 ? _load_data_ext_T_9 : _load_data_ext_T_33; // @[datapath.scala 732:60]
+  wire  _regFile_io_wen_T_2 = _de_pipe_reg_rs1_T_5 | _de_pipe_reg_rs1_T_6; // @[datapath.scala 798:59]
+  wire  _regFile_io_wen_T_3 = mw_pipe_reg_wb_sel == 2'h1; // @[datapath.scala 800:68]
+  wire  _regFile_io_wen_T_4 = _regFile_io_wen_T_2 | _regFile_io_wen_T_3; // @[datapath.scala 799:79]
   wire [64:0] _GEN_136 = reset ? 65'h80000000 : _GEN_3; // @[datapath.scala 181:{34,34}]
   AluSimple alu ( // @[datapath.scala 263:25]
     .io_A(alu_io_A),
@@ -2047,7 +2038,7 @@ module Datapath(
     .io_rdata_33(regFile_io_rdata_33),
     .io_rdata_34(regFile_io_rdata_34)
   );
-  CSR csr ( // @[datapath.scala 273:25]
+  CSR csr ( // @[datapath.scala 275:25]
     .clock(csr_clock),
     .reset(csr_reset),
     .io_flush_mask(csr_io_flush_mask),
@@ -2081,7 +2072,7 @@ module Datapath(
     .io_de_enable(csr_io_de_enable),
     .io_mw_enable(csr_io_mw_enable)
   );
-  gpr_ptr gpr_ptr ( // @[datapath.scala 276:29]
+  gpr_ptr gpr_ptr ( // @[datapath.scala 278:29]
     .clock(gpr_ptr_clock),
     .reset(gpr_ptr_reset),
     .regfile_0(gpr_ptr_regfile_0),
@@ -2117,103 +2108,103 @@ module Datapath(
     .regfile_30(gpr_ptr_regfile_30),
     .regfile_31(gpr_ptr_regfile_31)
   );
-  assign io_ctrl_inst = fd_pipe_reg_inst; // @[datapath.scala 397:22]
-  assign io_pc = mw_pipe_reg_pc; // @[datapath.scala 774:15]
-  assign io_inst = mw_pipe_reg_inst; // @[datapath.scala 775:17]
-  assign io_start = started; // @[datapath.scala 329:18]
-  assign io_icache_cpu_request_addr = next_pc[31:0]; // @[datapath.scala 367:36]
-  assign io_dcache_cpu_request_addr = _io_dcache_cpu_request_addr_T[31:0]; // @[datapath.scala 688:36]
-  assign io_dcache_cpu_request_data = _io_dcache_cpu_request_data_T_6[63:0]; // @[datapath.scala 692:145]
-  assign io_dcache_cpu_request_mask = st_mask == 8'hff ? st_mask : _io_dcache_cpu_request_mask_T_8; // @[datapath.scala 707:42]
-  assign io_dcache_cpu_request_rw = stall ? _stall_T_2 & em_pipe_reg_enable : _stall_T_2 & de_pipe_reg_enable; // @[datapath.scala 686:40]
-  assign io_dcache_cpu_request_valid = stall ? _stall_T_4 : (|de_pipe_reg_ld_type | |de_pipe_reg_st_type) &
-    de_pipe_reg_enable; // @[datapath.scala 683:43]
-  assign alu_io_A = de_pipe_reg_wd_type == 2'h1 ? {{32'd0}, A_data[31:0]} : A_data; // @[datapath.scala 587:24]
-  assign alu_io_B = _alu_io_A_T ? {{32'd0}, B_data[31:0]} : B_data; // @[datapath.scala 588:24]
-  assign alu_io_width_type = de_pipe_reg_wd_type; // @[datapath.scala 584:27]
-  assign alu_io_alu_op = de_pipe_reg_alu_op; // @[datapath.scala 583:23]
-  assign immGen_io_inst = fd_pipe_reg_inst; // @[datapath.scala 412:24]
-  assign immGen_io_sel = io_ctrl_imm_sel; // @[datapath.scala 413:23]
+  assign io_ctrl_inst = fd_pipe_reg_inst; // @[datapath.scala 402:22]
+  assign io_pc = mw_pipe_reg_pc; // @[datapath.scala 795:15]
+  assign io_inst = mw_pipe_reg_inst; // @[datapath.scala 796:17]
+  assign io_start = started; // @[datapath.scala 330:18]
+  assign io_icache_cpu_request_addr = next_pc[31:0]; // @[datapath.scala 365:36]
+  assign io_dcache_cpu_request_addr = alu_io_out[31:0]; // @[datapath.scala 698:36]
+  assign io_dcache_cpu_request_data = _io_dcache_cpu_request_data_T_2[63:0]; // @[datapath.scala 704:76]
+  assign io_dcache_cpu_request_mask = st_mask == 8'hff ? st_mask : _io_dcache_cpu_request_mask_T_8; // @[datapath.scala 727:42]
+  assign io_dcache_cpu_request_rw = _stall_T_2 & de_pipe_reg_enable; // @[datapath.scala 695:61]
+  assign io_dcache_cpu_request_valid = (|de_pipe_reg_ld_type | |de_pipe_reg_st_type) & de_pipe_reg_enable; // @[datapath.scala 692:93]
+  assign alu_io_A = de_pipe_reg_wd_type == 2'h1 ? {{32'd0}, A_data[31:0]} : A_data; // @[datapath.scala 594:24]
+  assign alu_io_B = _alu_io_A_T ? {{32'd0}, B_data[31:0]} : B_data; // @[datapath.scala 595:24]
+  assign alu_io_width_type = de_pipe_reg_wd_type; // @[datapath.scala 591:27]
+  assign alu_io_alu_op = de_pipe_reg_alu_op; // @[datapath.scala 590:23]
+  assign immGen_io_inst = fd_pipe_reg_inst; // @[datapath.scala 417:24]
+  assign immGen_io_sel = io_ctrl_imm_sel; // @[datapath.scala 418:23]
   assign brCond_io_rs1 = em_pipe_reg_enable & em_pipe_reg_wb_en & de_pipe_reg_src1_addr == _GEN_127 &
-    de_pipe_reg_src1_addr != 64'h0 ? _GEN_54 : _GEN_56; // @[datapath.scala 541:137]
-  assign brCond_io_rs2 = _T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0 ? _GEN_58 : _GEN_60; // @[datapath.scala 559:137]
-  assign brCond_io_br_type = de_pipe_reg_br_type; // @[datapath.scala 597:27]
+    de_pipe_reg_src1_addr != 64'h0 & em_pipe_reg_ld_type == 3'h0 ? _GEN_54 : _GEN_56; // @[datapath.scala 548:170]
+  assign brCond_io_rs2 = _T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0 & _T_15 ? _GEN_58 :
+    _GEN_60; // @[datapath.scala 566:170]
+  assign brCond_io_br_type = de_pipe_reg_br_type; // @[datapath.scala 604:27]
   assign regFile_clock = clock;
   assign regFile_reset = reset;
-  assign regFile_io_wen = (_regFile_io_wen_T_4 | _de_pipe_reg_rs1_T_9) & mw_pipe_reg_wb_en & mw_pipe_reg_enable; // @[datapath.scala 779:137]
-  assign regFile_io_waddr = mw_pipe_reg_dest; // @[datapath.scala 780:26]
-  assign regFile_io_wdata = _de_pipe_reg_rs1_T_5 ? mw_pipe_reg_alu_out : _de_pipe_reg_rs1_T_11; // @[datapath.scala 781:32]
-  assign regFile_io_raddr_0 = fd_pipe_reg_inst[19:15]; // @[datapath.scala 403:41]
-  assign regFile_io_raddr_1 = fd_pipe_reg_inst[24:20]; // @[datapath.scala 404:41]
+  assign regFile_io_wen = (_regFile_io_wen_T_4 | _de_pipe_reg_rs1_T_9) & mw_pipe_reg_wb_en & mw_pipe_reg_enable; // @[datapath.scala 800:137]
+  assign regFile_io_waddr = mw_pipe_reg_dest; // @[datapath.scala 801:26]
+  assign regFile_io_wdata = _de_pipe_reg_rs1_T_5 ? mw_pipe_reg_alu_out : _de_pipe_reg_rs1_T_11; // @[datapath.scala 802:32]
+  assign regFile_io_raddr_0 = fd_pipe_reg_inst[19:15]; // @[datapath.scala 408:41]
+  assign regFile_io_raddr_1 = fd_pipe_reg_inst[24:20]; // @[datapath.scala 409:41]
   assign csr_clock = clock;
   assign csr_reset = reset;
-  assign csr_io_r_op = _csr_op_T_2 ? 3'h2 : _csr_op_T_16; // @[datapath.scala 426:25]
-  assign csr_io_r_addr = de_pipe_reg_inst[31:20]; // @[datapath.scala 443:42]
-  assign csr_io_w_op = mw_pipe_reg_csr_write_op; // @[datapath.scala 761:21]
-  assign csr_io_w_addr = mw_pipe_reg_csr_write_addr; // @[datapath.scala 762:23]
-  assign csr_io_w_data = mw_pipe_reg_csr_write_data; // @[datapath.scala 763:23]
-  assign csr_io_retired = mw_pipe_reg_inst != 32'h13; // @[datapath.scala 766:44]
-  assign csr_io_inst = mw_pipe_reg_inst; // @[datapath.scala 764:21]
-  assign csr_io_illegal_inst = io_ctrl_is_illegal ? fd_pipe_reg_inst : 32'h0; // @[datapath.scala 445:35]
-  assign csr_io_inst_mode = {{1'd0}, io_ctrl_prv}; // @[datapath.scala 444:26]
-  assign csr_io_fetch_misalign = _csr_io_fetch_misalign_T != 64'h0; // @[datapath.scala 447:57]
-  assign csr_io_load_misalign = de_pipe_reg_ld_type != 3'h0 & _csr_io_load_misalign_T_21; // @[datapath.scala 623:66]
-  assign csr_io_store_misalign = de_pipe_reg_st_type != 3'h0 & _csr_io_store_misalign_T_14; // @[datapath.scala 614:67]
-  assign csr_io_jump_addr = {{63'd0}, mw_pipe_reg_jump_taken}; // @[datapath.scala 771:26]
-  assign csr_io_jump_taken = mw_pipe_reg_jump_taken; // @[datapath.scala 770:27]
-  assign csr_io_isSret = 32'h10200073 == mw_pipe_reg_inst; // @[datapath.scala 767:43]
-  assign csr_io_isMret = 32'h30200073 == mw_pipe_reg_inst; // @[datapath.scala 768:43]
-  assign csr_io_pc_fetch_misalign = de_pipe_reg_pc; // @[datapath.scala 448:34]
-  assign csr_io_load_misalign_addr = alu_io_sum; // @[datapath.scala 631:35]
-  assign csr_io_store_misalign_addr = alu_io_sum; // @[datapath.scala 632:36]
-  assign csr_io_ebreak_addr = mw_pipe_reg_pc; // @[datapath.scala 765:28]
-  assign csr_io_excPC = mw_pipe_reg_pc; // @[datapath.scala 769:22]
+  assign csr_io_r_op = _csr_op_T_2 ? 3'h2 : _csr_op_T_16; // @[datapath.scala 431:25]
+  assign csr_io_r_addr = de_pipe_reg_inst[31:20]; // @[datapath.scala 448:42]
+  assign csr_io_w_op = mw_pipe_reg_csr_write_op; // @[datapath.scala 782:21]
+  assign csr_io_w_addr = mw_pipe_reg_csr_write_addr; // @[datapath.scala 783:23]
+  assign csr_io_w_data = mw_pipe_reg_csr_write_data; // @[datapath.scala 784:23]
+  assign csr_io_retired = mw_pipe_reg_inst != 32'h13; // @[datapath.scala 787:44]
+  assign csr_io_inst = mw_pipe_reg_inst; // @[datapath.scala 785:21]
+  assign csr_io_illegal_inst = io_ctrl_is_illegal ? fd_pipe_reg_inst : 32'h0; // @[datapath.scala 450:35]
+  assign csr_io_inst_mode = {{1'd0}, io_ctrl_prv}; // @[datapath.scala 449:26]
+  assign csr_io_fetch_misalign = _csr_io_fetch_misalign_T != 64'h0; // @[datapath.scala 452:57]
+  assign csr_io_load_misalign = de_pipe_reg_ld_type != 3'h0 & _csr_io_load_misalign_T_21; // @[datapath.scala 630:66]
+  assign csr_io_store_misalign = de_pipe_reg_st_type != 3'h0 & _csr_io_store_misalign_T_14; // @[datapath.scala 621:67]
+  assign csr_io_jump_addr = {{63'd0}, mw_pipe_reg_jump_taken}; // @[datapath.scala 792:26]
+  assign csr_io_jump_taken = mw_pipe_reg_jump_taken; // @[datapath.scala 791:27]
+  assign csr_io_isSret = 32'h10200073 == mw_pipe_reg_inst; // @[datapath.scala 788:43]
+  assign csr_io_isMret = 32'h30200073 == mw_pipe_reg_inst; // @[datapath.scala 789:43]
+  assign csr_io_pc_fetch_misalign = de_pipe_reg_pc; // @[datapath.scala 453:34]
+  assign csr_io_load_misalign_addr = alu_io_sum; // @[datapath.scala 638:35]
+  assign csr_io_store_misalign_addr = alu_io_sum; // @[datapath.scala 639:36]
+  assign csr_io_ebreak_addr = mw_pipe_reg_pc; // @[datapath.scala 786:28]
+  assign csr_io_excPC = mw_pipe_reg_pc; // @[datapath.scala 790:22]
   assign csr_io_stall = ~io_icache_cpu_response_ready | (|em_pipe_reg_ld_type | |em_pipe_reg_st_type) &
-    em_pipe_reg_enable & ~io_dcache_cpu_response_ready; // @[datapath.scala 271:51]
-  assign csr_io_fd_enable = fd_pipe_reg_enable; // @[datapath.scala 398:26]
-  assign csr_io_de_enable = de_pipe_reg_enable; // @[datapath.scala 524:26]
-  assign csr_io_mw_enable = mw_pipe_reg_enable; // @[datapath.scala 760:26]
-  assign gpr_ptr_clock = clock; // @[datapath.scala 286:26]
-  assign gpr_ptr_reset = reset; // @[datapath.scala 287:26]
-  assign gpr_ptr_regfile_0 = 64'h0; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_1 = regFile_io_rdata_4; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_2 = regFile_io_rdata_5; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_3 = regFile_io_rdata_6; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_4 = regFile_io_rdata_7; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_5 = regFile_io_rdata_8; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_6 = regFile_io_rdata_9; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_7 = regFile_io_rdata_10; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_8 = regFile_io_rdata_11; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_9 = regFile_io_rdata_12; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_10 = regFile_io_rdata_13; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_11 = regFile_io_rdata_14; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_12 = regFile_io_rdata_15; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_13 = regFile_io_rdata_16; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_14 = regFile_io_rdata_17; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_15 = regFile_io_rdata_18; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_16 = regFile_io_rdata_19; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_17 = regFile_io_rdata_20; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_18 = regFile_io_rdata_21; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_19 = regFile_io_rdata_22; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_20 = regFile_io_rdata_23; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_21 = regFile_io_rdata_24; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_22 = regFile_io_rdata_25; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_23 = regFile_io_rdata_26; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_24 = regFile_io_rdata_27; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_25 = regFile_io_rdata_28; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_26 = regFile_io_rdata_29; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_27 = regFile_io_rdata_30; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_28 = regFile_io_rdata_31; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_29 = regFile_io_rdata_32; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_30 = regFile_io_rdata_33; // @[datapath.scala 282:41]
-  assign gpr_ptr_regfile_31 = regFile_io_rdata_34; // @[datapath.scala 282:41]
+    em_pipe_reg_enable & ~io_dcache_cpu_response_ready; // @[datapath.scala 272:51]
+  assign csr_io_fd_enable = fd_pipe_reg_enable; // @[datapath.scala 403:26]
+  assign csr_io_de_enable = de_pipe_reg_enable; // @[datapath.scala 528:26]
+  assign csr_io_mw_enable = mw_pipe_reg_enable; // @[datapath.scala 781:26]
+  assign gpr_ptr_clock = clock; // @[datapath.scala 288:26]
+  assign gpr_ptr_reset = reset; // @[datapath.scala 289:26]
+  assign gpr_ptr_regfile_0 = 64'h0; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_1 = regFile_io_rdata_4; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_2 = regFile_io_rdata_5; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_3 = regFile_io_rdata_6; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_4 = regFile_io_rdata_7; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_5 = regFile_io_rdata_8; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_6 = regFile_io_rdata_9; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_7 = regFile_io_rdata_10; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_8 = regFile_io_rdata_11; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_9 = regFile_io_rdata_12; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_10 = regFile_io_rdata_13; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_11 = regFile_io_rdata_14; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_12 = regFile_io_rdata_15; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_13 = regFile_io_rdata_16; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_14 = regFile_io_rdata_17; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_15 = regFile_io_rdata_18; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_16 = regFile_io_rdata_19; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_17 = regFile_io_rdata_20; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_18 = regFile_io_rdata_21; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_19 = regFile_io_rdata_22; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_20 = regFile_io_rdata_23; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_21 = regFile_io_rdata_24; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_22 = regFile_io_rdata_25; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_23 = regFile_io_rdata_26; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_24 = regFile_io_rdata_27; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_25 = regFile_io_rdata_28; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_26 = regFile_io_rdata_29; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_27 = regFile_io_rdata_30; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_28 = regFile_io_rdata_31; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_29 = regFile_io_rdata_32; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_30 = regFile_io_rdata_33; // @[datapath.scala 284:41]
+  assign gpr_ptr_regfile_31 = regFile_io_rdata_34; // @[datapath.scala 284:41]
   always @(posedge clock) begin
     if (reset) begin // @[datapath.scala 181:34]
       fd_pipe_reg_inst <= 32'h13; // @[datapath.scala 181:34]
-    end else if (flush_fd) begin // @[datapath.scala 382:23]
-      fd_pipe_reg_inst <= 32'h13; // @[datapath.scala 384:34]
-    end else if (~stall) begin // @[datapath.scala 386:27]
-      if (started | is_kill_inst | brCond_taken | csr_io_trap) begin // @[datapath.scala 351:27]
+    end else if (flush_fd & _flush_de_T_2) begin // @[datapath.scala 380:35]
+      fd_pipe_reg_inst <= 32'h13; // @[datapath.scala 382:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 384:27]
+      if (started | is_kill_inst | brCond_taken | csr_io_trap) begin // @[datapath.scala 353:27]
         fd_pipe_reg_inst <= 32'h13;
       end else begin
         fd_pipe_reg_inst <= _inst_T_7;
@@ -2222,45 +2213,45 @@ module Datapath(
     fd_pipe_reg_pc <= _GEN_136[63:0]; // @[datapath.scala 181:{34,34}]
     if (reset) begin // @[datapath.scala 181:34]
       fd_pipe_reg_enable <= 1'h0; // @[datapath.scala 181:34]
-    end else if (flush_fd) begin // @[datapath.scala 382:23]
-      fd_pipe_reg_enable <= 1'h0; // @[datapath.scala 385:36]
+    end else if (flush_fd & _flush_de_T_2) begin // @[datapath.scala 380:35]
+      fd_pipe_reg_enable <= 1'h0; // @[datapath.scala 383:36]
     end else begin
       fd_pipe_reg_enable <= _GEN_2;
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_alu_op <= 4'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_alu_op <= 4'h0; // @[datapath.scala 459:36]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_alu_op <= io_ctrl_alu_op; // @[datapath.scala 484:36]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_alu_op <= 4'h0; // @[datapath.scala 464:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_alu_op <= io_ctrl_alu_op; // @[datapath.scala 489:36]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_pc <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_pc <= 64'h0; // @[datapath.scala 466:32]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_pc <= fd_pipe_reg_pc; // @[datapath.scala 491:32]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_pc <= 64'h0; // @[datapath.scala 471:32]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_pc <= fd_pipe_reg_pc; // @[datapath.scala 496:32]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_inst <= 32'h13; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_inst <= 32'h13; // @[datapath.scala 458:34]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_inst <= fd_pipe_reg_inst; // @[datapath.scala 483:34]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_inst <= 32'h13; // @[datapath.scala 463:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_inst <= fd_pipe_reg_inst; // @[datapath.scala 488:34]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_imm <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_imm <= 64'h0; // @[datapath.scala 467:33]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_imm <= immGen_io_out; // @[datapath.scala 492:33]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_imm <= 64'h0; // @[datapath.scala 472:33]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_imm <= immGen_io_out; // @[datapath.scala 497:33]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_rs1 <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_rs1 <= 64'h0; // @[datapath.scala 468:33]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      if (mw_pipe_reg_enable & mw_pipe_reg_dest == src1_addr & mw_pipe_reg_wb_en & src1_addr != 5'h0) begin // @[datapath.scala 493:39]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_rs1 <= 64'h0; // @[datapath.scala 473:33]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      if (mw_pipe_reg_enable & mw_pipe_reg_dest == src1_addr & mw_pipe_reg_wb_en & src1_addr != 5'h0) begin // @[datapath.scala 498:39]
         de_pipe_reg_rs1 <= _de_pipe_reg_rs1_T_12;
       end else begin
         de_pipe_reg_rs1 <= regFile_io_rdata_0;
@@ -2268,17 +2259,17 @@ module Datapath(
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_src1_addr <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_src1_addr <= 64'h0; // @[datapath.scala 469:39]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_src1_addr <= {{59'd0}, src1_addr}; // @[datapath.scala 497:39]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_src1_addr <= 64'h0; // @[datapath.scala 474:39]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_src1_addr <= {{59'd0}, src1_addr}; // @[datapath.scala 502:39]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_rs2 <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_rs2 <= 64'h0; // @[datapath.scala 470:33]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      if (mw_pipe_reg_enable & mw_pipe_reg_dest == src2_addr & mw_pipe_reg_wb_en & src2_addr != 5'h0) begin // @[datapath.scala 498:39]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_rs2 <= 64'h0; // @[datapath.scala 475:33]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      if (mw_pipe_reg_enable & mw_pipe_reg_dest == src2_addr & mw_pipe_reg_wb_en & src2_addr != 5'h0) begin // @[datapath.scala 503:39]
         de_pipe_reg_rs2 <= _de_pipe_reg_rs1_T_12;
       end else begin
         de_pipe_reg_rs2 <= regFile_io_rdata_1;
@@ -2286,24 +2277,24 @@ module Datapath(
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_src2_addr <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_src2_addr <= 64'h0; // @[datapath.scala 471:39]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_src2_addr <= {{59'd0}, src2_addr}; // @[datapath.scala 502:39]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_src2_addr <= 64'h0; // @[datapath.scala 476:39]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_src2_addr <= {{59'd0}, src2_addr}; // @[datapath.scala 507:39]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 462:43]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_csr_read_data <= csr_io_r_data; // @[datapath.scala 487:43]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 467:43]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_csr_read_data <= csr_io_r_data; // @[datapath.scala 492:43]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 463:42]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      if (_csr_op_T_2) begin // @[datapath.scala 426:25]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 468:42]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      if (_csr_op_T_2) begin // @[datapath.scala 431:25]
         de_pipe_reg_csr_write_op <= 3'h2;
       end else begin
         de_pipe_reg_csr_write_op <= _csr_op_T_16;
@@ -2311,143 +2302,157 @@ module Datapath(
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 465:44]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_csr_write_addr <= {{7'd0}, csr_write_addr}; // @[datapath.scala 490:44]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 470:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_csr_write_addr <= {{7'd0}, csr_write_addr}; // @[datapath.scala 495:44]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 464:44]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_csr_write_data <= regFile_io_rdata_1; // @[datapath.scala 489:44]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 469:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_csr_write_data <= regFile_io_rdata_1; // @[datapath.scala 494:44]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_dest <= 5'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_dest <= 5'h0; // @[datapath.scala 472:34]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_dest <= dest_addr; // @[datapath.scala 503:34]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_dest <= 5'h0; // @[datapath.scala 477:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_dest <= dest_addr; // @[datapath.scala 508:34]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_A_sel <= 1'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_A_sel <= 1'h0; // @[datapath.scala 460:35]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_A_sel <= io_ctrl_A_sel; // @[datapath.scala 485:35]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_A_sel <= 1'h0; // @[datapath.scala 465:35]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_A_sel <= io_ctrl_A_sel; // @[datapath.scala 490:35]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_B_sel <= 1'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_B_sel <= 1'h0; // @[datapath.scala 461:35]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_B_sel <= io_ctrl_B_sel; // @[datapath.scala 486:35]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_B_sel <= 1'h0; // @[datapath.scala 466:35]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_B_sel <= io_ctrl_B_sel; // @[datapath.scala 491:35]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_pc_sel <= 2'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_pc_sel <= 2'h0; // @[datapath.scala 473:36]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_pc_sel <= io_ctrl_pc_sel; // @[datapath.scala 504:36]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_pc_sel <= 2'h0; // @[datapath.scala 478:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_pc_sel <= io_ctrl_pc_sel; // @[datapath.scala 509:36]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_br_type <= 3'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_br_type <= 3'h0; // @[datapath.scala 474:37]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_br_type <= io_ctrl_br_type; // @[datapath.scala 505:37]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_br_type <= 3'h0; // @[datapath.scala 479:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_br_type <= io_ctrl_br_type; // @[datapath.scala 510:37]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_wd_type <= 2'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_wd_type <= 2'h0; // @[datapath.scala 477:37]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_wd_type <= io_ctrl_wd_type; // @[datapath.scala 508:37]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_wd_type <= 2'h0; // @[datapath.scala 482:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_wd_type <= io_ctrl_wd_type; // @[datapath.scala 513:37]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_st_type <= 3'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_st_type <= 3'h0; // @[datapath.scala 475:37]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_st_type <= io_ctrl_st_type; // @[datapath.scala 506:37]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_st_type <= 3'h0; // @[datapath.scala 480:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_st_type <= io_ctrl_st_type; // @[datapath.scala 511:37]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 476:37]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_ld_type <= io_ctrl_ld_type; // @[datapath.scala 507:37]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 481:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_ld_type <= io_ctrl_ld_type; // @[datapath.scala 512:37]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 478:36]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_wb_sel <= io_ctrl_wb_sel; // @[datapath.scala 509:36]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 483:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_wb_sel <= io_ctrl_wb_sel; // @[datapath.scala 514:36]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 479:35]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_wb_en <= io_ctrl_wb_en; // @[datapath.scala 510:35]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 484:35]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_wb_en <= io_ctrl_wb_en; // @[datapath.scala 515:35]
+    end
+    if (reset) begin // @[datapath.scala 190:34]
+      de_pipe_reg_is_kill <= 1'h0; // @[datapath.scala 190:34]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_is_kill <= 1'h0; // @[datapath.scala 485:41]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_is_kill <= io_ctrl_is_kill; // @[datapath.scala 516:41]
     end
     if (reset) begin // @[datapath.scala 190:34]
       de_pipe_reg_enable <= 1'h0; // @[datapath.scala 190:34]
-    end else if (flush_de) begin // @[datapath.scala 457:23]
-      de_pipe_reg_enable <= 1'h0; // @[datapath.scala 481:36]
-    end else if (_T_8) begin // @[datapath.scala 482:27]
-      de_pipe_reg_enable <= fd_pipe_reg_enable; // @[datapath.scala 512:36]
+    end else if (flush_de & _flush_de_T_2) begin // @[datapath.scala 462:35]
+      de_pipe_reg_enable <= 1'h0; // @[datapath.scala 486:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 487:28]
+      de_pipe_reg_enable <= fd_pipe_reg_enable; // @[datapath.scala 517:36]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_alu_out <= 64'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_alu_out <= 64'h0; // @[datapath.scala 637:37]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_alu_out <= alu_io_out; // @[datapath.scala 656:37]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_alu_out <= 64'h0; // @[datapath.scala 644:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_alu_out <= alu_io_out; // @[datapath.scala 663:37]
+    end
+    if (reset) begin // @[datapath.scala 219:34]
+      em_pipe_reg_alu_sum <= 64'h0; // @[datapath.scala 219:34]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_alu_sum <= 64'h0; // @[datapath.scala 645:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_alu_sum <= alu_io_sum; // @[datapath.scala 664:37]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 639:43]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_csr_read_data <= de_pipe_reg_csr_read_data; // @[datapath.scala 658:43]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 646:43]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_csr_read_data <= de_pipe_reg_csr_read_data; // @[datapath.scala 665:43]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 640:42]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_csr_write_op <= de_pipe_reg_csr_write_op; // @[datapath.scala 659:42]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 647:42]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_csr_write_op <= de_pipe_reg_csr_write_op; // @[datapath.scala 666:42]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 641:44]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_csr_write_addr <= de_pipe_reg_csr_write_addr; // @[datapath.scala 660:44]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 648:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_csr_write_addr <= de_pipe_reg_csr_write_addr; // @[datapath.scala 667:44]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 642:44]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_csr_write_data <= de_pipe_reg_csr_write_data; // @[datapath.scala 661:44]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 649:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_csr_write_data <= de_pipe_reg_csr_write_data; // @[datapath.scala 668:44]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_jump_taken <= 1'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_jump_taken <= 1'h0; // @[datapath.scala 644:40]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_jump_taken <= brCond_taken | _next_pc_T_5; // @[datapath.scala 663:40]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_jump_taken <= 1'h0; // @[datapath.scala 651:40]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_jump_taken <= brCond_taken | _next_pc_T_5; // @[datapath.scala 670:40]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_st_data <= 64'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_st_data <= 64'h0; // @[datapath.scala 645:37]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      if (_T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0) begin // @[datapath.scala 559:137]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_st_data <= 64'h0; // @[datapath.scala 652:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      if (_T_10 & de_pipe_reg_src2_addr == _GEN_127 & de_pipe_reg_src2_addr != 64'h0 & _T_15) begin // @[datapath.scala 566:170]
         em_pipe_reg_st_data <= _GEN_58;
       end else begin
         em_pipe_reg_st_data <= _GEN_60;
@@ -2455,167 +2460,177 @@ module Datapath(
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_st_type <= 3'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_st_type <= 3'h0; // @[datapath.scala 646:37]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_st_type <= de_pipe_reg_st_type; // @[datapath.scala 665:37]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_st_type <= 3'h0; // @[datapath.scala 653:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_st_type <= de_pipe_reg_st_type; // @[datapath.scala 672:37]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 647:37]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_ld_type <= de_pipe_reg_ld_type; // @[datapath.scala 666:37]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_ld_type <= 3'h0; // @[datapath.scala 654:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_ld_type <= de_pipe_reg_ld_type; // @[datapath.scala 673:37]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 648:36]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_wb_sel <= de_pipe_reg_wb_sel; // @[datapath.scala 667:36]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 655:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_wb_sel <= de_pipe_reg_wb_sel; // @[datapath.scala 674:36]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 649:35]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_wb_en <= de_pipe_reg_wb_en; // @[datapath.scala 668:35]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 656:35]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_wb_en <= de_pipe_reg_wb_en; // @[datapath.scala 675:35]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_dest <= 5'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_dest <= 5'h0; // @[datapath.scala 636:34]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_dest <= de_pipe_reg_dest; // @[datapath.scala 655:34]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_dest <= 5'h0; // @[datapath.scala 643:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_dest <= de_pipe_reg_dest; // @[datapath.scala 662:34]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_pc <= 64'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_pc <= 64'h0; // @[datapath.scala 650:32]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_pc <= de_pipe_reg_pc; // @[datapath.scala 669:32]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_pc <= 64'h0; // @[datapath.scala 657:32]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_pc <= de_pipe_reg_pc; // @[datapath.scala 676:32]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_inst <= 32'h13; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_inst <= 32'h13; // @[datapath.scala 635:34]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_inst <= de_pipe_reg_inst; // @[datapath.scala 654:34]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_inst <= 32'h13; // @[datapath.scala 642:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_inst <= de_pipe_reg_inst; // @[datapath.scala 661:34]
+    end
+    if (reset) begin // @[datapath.scala 219:34]
+      em_pipe_reg_is_kill <= 1'h0; // @[datapath.scala 219:34]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_is_kill <= 1'h0; // @[datapath.scala 658:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_is_kill <= de_pipe_reg_is_kill; // @[datapath.scala 677:37]
     end
     if (reset) begin // @[datapath.scala 219:34]
       em_pipe_reg_enable <= 1'h0; // @[datapath.scala 219:34]
-    end else if (flush_em) begin // @[datapath.scala 634:23]
-      em_pipe_reg_enable <= 1'h0; // @[datapath.scala 652:36]
-    end else if (_T_8) begin // @[datapath.scala 653:27]
-      em_pipe_reg_enable <= de_pipe_reg_enable; // @[datapath.scala 671:36]
+    end else if (flush_em & _flush_de_T_2) begin // @[datapath.scala 641:36]
+      em_pipe_reg_enable <= 1'h0; // @[datapath.scala 659:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 660:27]
+      em_pipe_reg_enable <= de_pipe_reg_enable; // @[datapath.scala 678:36]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_load_data <= 64'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_load_data <= 64'h0; // @[datapath.scala 724:39]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      if (em_pipe_reg_ld_type == 3'h1) begin // @[datapath.scala 529:39]
-        mw_pipe_reg_load_data <= _load_data_ext_hazard_T_5;
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_load_data <= 64'h0; // @[datapath.scala 744:39]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      if (em_pipe_reg_ld_type == 3'h1) begin // @[datapath.scala 731:32]
+        mw_pipe_reg_load_data <= _load_data_ext_T_5;
       end else begin
-        mw_pipe_reg_load_data <= _load_data_ext_hazard_T_34;
+        mw_pipe_reg_load_data <= _load_data_ext_T_34;
       end
     end
-    if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_alu_out <= 64'h0; // @[datapath.scala 725:37]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_alu_out <= em_pipe_reg_alu_out; // @[datapath.scala 738:37]
+    if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_alu_out <= 64'h0; // @[datapath.scala 745:37]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_alu_out <= em_pipe_reg_alu_out; // @[datapath.scala 758:37]
     end
-    if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_dest <= 5'h0; // @[datapath.scala 726:34]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_dest <= em_pipe_reg_dest; // @[datapath.scala 739:34]
+    if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_dest <= 5'h0; // @[datapath.scala 746:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_dest <= em_pipe_reg_dest; // @[datapath.scala 759:34]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 731:43]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_csr_read_data <= em_pipe_reg_csr_read_data; // @[datapath.scala 746:43]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_csr_read_data <= 64'h0; // @[datapath.scala 751:43]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_csr_read_data <= em_pipe_reg_csr_read_data; // @[datapath.scala 766:43]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 732:42]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_csr_write_op <= em_pipe_reg_csr_write_op; // @[datapath.scala 747:42]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_csr_write_op <= 3'h0; // @[datapath.scala 752:42]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_csr_write_op <= em_pipe_reg_csr_write_op; // @[datapath.scala 767:42]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 734:44]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_csr_write_addr <= em_pipe_reg_csr_write_addr; // @[datapath.scala 749:44]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_csr_write_addr <= 12'h0; // @[datapath.scala 754:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_csr_write_addr <= em_pipe_reg_csr_write_addr; // @[datapath.scala 769:44]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 733:44]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_csr_write_data <= em_pipe_reg_csr_write_data; // @[datapath.scala 748:44]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_csr_write_data <= 64'h0; // @[datapath.scala 753:44]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_csr_write_data <= em_pipe_reg_csr_write_data; // @[datapath.scala 768:44]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_jump_taken <= 1'h0; // @[datapath.scala 242:34]
-    end else if (!(flush_mw)) begin // @[datapath.scala 723:23]
-      if (_T_8) begin // @[datapath.scala 736:27]
-        mw_pipe_reg_jump_taken <= em_pipe_reg_jump_taken; // @[datapath.scala 745:40]
+    end else if (!(flush_mw & _flush_de_T_2)) begin // @[datapath.scala 743:33]
+      if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+        mw_pipe_reg_jump_taken <= em_pipe_reg_jump_taken; // @[datapath.scala 765:40]
       end
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 727:36]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_wb_sel <= em_pipe_reg_wb_sel; // @[datapath.scala 740:36]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_wb_sel <= 2'h0; // @[datapath.scala 747:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_wb_sel <= em_pipe_reg_wb_sel; // @[datapath.scala 760:36]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 728:35]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_wb_en <= em_pipe_reg_wb_en; // @[datapath.scala 741:35]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_wb_en <= 1'h0; // @[datapath.scala 748:35]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_wb_en <= em_pipe_reg_wb_en; // @[datapath.scala 761:35]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_pc <= 64'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_pc <= 64'h0; // @[datapath.scala 729:32]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_pc <= em_pipe_reg_pc; // @[datapath.scala 742:32]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_pc <= 64'h0; // @[datapath.scala 749:32]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_pc <= em_pipe_reg_pc; // @[datapath.scala 762:32]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_inst <= 32'h13; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_inst <= 32'h13; // @[datapath.scala 730:34]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_inst <= em_pipe_reg_inst; // @[datapath.scala 743:34]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_inst <= 32'h13; // @[datapath.scala 750:34]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_inst <= em_pipe_reg_inst; // @[datapath.scala 763:34]
     end
     if (reset) begin // @[datapath.scala 242:34]
       mw_pipe_reg_enable <= 1'h0; // @[datapath.scala 242:34]
-    end else if (flush_mw) begin // @[datapath.scala 723:23]
-      mw_pipe_reg_enable <= 1'h0; // @[datapath.scala 735:36]
-    end else if (_T_8) begin // @[datapath.scala 736:27]
-      mw_pipe_reg_enable <= em_pipe_reg_enable; // @[datapath.scala 750:36]
-    end
-    started <= reset; // @[datapath.scala 323:37]
-    if (reset) begin // @[datapath.scala 335:25]
-      pc <= {{1'd0}, _pc_T_1}; // @[datapath.scala 335:25]
+    end else if (flush_mw & _flush_de_T_2) begin // @[datapath.scala 743:33]
+      mw_pipe_reg_enable <= 1'h0; // @[datapath.scala 755:36]
+    end else if (_flush_de_T_2) begin // @[datapath.scala 756:27]
+      mw_pipe_reg_enable <= em_pipe_reg_enable; // @[datapath.scala 770:36]
+    end
+    started <= reset; // @[datapath.scala 271:37]
+    if (reset) begin // @[datapath.scala 336:25]
+      pc <= {{1'd0}, _pc_T_1}; // @[datapath.scala 336:25]
     end else if (csr_io_trap) begin // @[Mux.scala 101:16]
       pc <= {{1'd0}, csr_io_trapVec};
-    end else if (!(csr_atomic)) begin // @[Mux.scala 101:16]
-      if (!(_next_pc_T_3)) begin // @[Mux.scala 101:16]
-        pc <= _next_pc_T_9;
-      end
+    end else if (csr_atomic) begin // @[Mux.scala 101:16]
+      pc <= {{1'd0}, _next_pc_T_3};
+    end else if (_next_pc_T_6) begin // @[Mux.scala 101:16]
+      pc <= _next_pc_T_8;
+    end else begin
+      pc <= _next_pc_T_11;
     end
     `ifndef SYNTHESIS
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
         if (~reset) begin
-          $fwrite(32'h80000002,"ready: %x\n",io_icache_cpu_response_ready); // @[datapath.scala 353:15]
+          $fwrite(32'h80000002,"fetch-decode:\n pc: %x; fd_pipe_reg.inst: %x; fd_pipe_reg.enable: %x\n\n",fd_pipe_reg_pc
+            ,fd_pipe_reg_inst,fd_pipe_reg_enable); // @[datapath.scala 399:15]
         end
     `ifdef PRINTF_COND
       end
@@ -2625,8 +2640,14 @@ module Datapath(
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
-        if (_T_1) begin
-          $fwrite(32'h80000002,"pc: %x\n",pc); // @[datapath.scala 354:15]
+        if (_T_4) begin
+          $fwrite(32'h80000002,
+            "decode-execute: \ninst:%x; alu_op:%d; A_sel:%d; B_sel:%d; csr_read_data: %d\nwrite_op:%d; write_data: %x write_addr: %x; pc:%x\nimm: %x; rs1: %x; rs2:%x; src1_addr:%x; src2_addr:%x;dest: %x; pc_sel: %d;  br_type:%d; st_type:%d; ld_type:%d\nwd_type: %d; wb_sel: %d; wb_en:%d; is_kill:%d; enable:%d\n\n"
+            ,de_pipe_reg_inst,de_pipe_reg_alu_op,de_pipe_reg_A_sel,de_pipe_reg_B_sel,de_pipe_reg_csr_read_data,
+            de_pipe_reg_csr_write_op,de_pipe_reg_csr_write_data,de_pipe_reg_csr_write_addr,de_pipe_reg_pc,
+            de_pipe_reg_imm,de_pipe_reg_rs1,de_pipe_reg_rs2,de_pipe_reg_src1_addr,de_pipe_reg_src2_addr,de_pipe_reg_dest
+            ,de_pipe_reg_pc_sel,de_pipe_reg_br_type,de_pipe_reg_st_type,de_pipe_reg_ld_type,de_pipe_reg_wd_type,
+            de_pipe_reg_wb_sel,de_pipe_reg_wb_en,de_pipe_reg_is_kill,de_pipe_reg_enable); // @[datapath.scala 521:15]
         end
     `ifdef PRINTF_COND
       end
@@ -2636,8 +2657,13 @@ module Datapath(
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
-        if (_T_1) begin
-          $fwrite(32'h80000002,"next_pc: %x\n",next_pc); // @[datapath.scala 355:15]
+        if (_T_4) begin
+          $fwrite(32'h80000002,
+            "execute_memory:\ninst: %x; dest:%d; alu_out:%x alu_sum:%x\ncsr_read_data: %x; csr_write_op: %x; csr_write_addr: %x; csr_write_data: %x;\n st_data: %x; st_type: %d; ld_type: %d\n wb_sel: %d; wb_en:%d; pc:%x; is_kill: %d; enable:%d\n\n"
+            ,em_pipe_reg_inst,em_pipe_reg_dest,em_pipe_reg_alu_out,em_pipe_reg_alu_sum,em_pipe_reg_csr_read_data,
+            em_pipe_reg_csr_write_op,em_pipe_reg_csr_write_addr,em_pipe_reg_csr_write_data,em_pipe_reg_st_data,
+            em_pipe_reg_st_type,em_pipe_reg_ld_type,em_pipe_reg_wb_sel,em_pipe_reg_wb_en,em_pipe_reg_pc,
+            em_pipe_reg_is_kill,em_pipe_reg_enable); // @[datapath.scala 682:15]
         end
     `ifdef PRINTF_COND
       end
@@ -2647,8 +2673,12 @@ module Datapath(
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
-        if (_T_1) begin
-          $fwrite(32'h80000002,"inst: %d\n",inst); // @[datapath.scala 356:15]
+        if (_T_4) begin
+          $fwrite(32'h80000002,
+            "memory_writeback:\nload_data: %x; alu_out: %x; dest: %d; wb_sel: %d; wb_en:%d\n pc:%x; inst:%x; \ncsr_read_data: %x; csr_write_op:%d; csr_write_data: %x; csr_write_addr:%x\n enable: %d\n\n\n\n"
+            ,mw_pipe_reg_load_data,mw_pipe_reg_alu_out,mw_pipe_reg_dest,mw_pipe_reg_wb_sel,mw_pipe_reg_wb_en,
+            mw_pipe_reg_pc,mw_pipe_reg_inst,mw_pipe_reg_csr_read_data,mw_pipe_reg_csr_write_op,
+            mw_pipe_reg_csr_write_data,mw_pipe_reg_csr_write_addr,mw_pipe_reg_enable); // @[datapath.scala 774:15]
         end
     `ifdef PRINTF_COND
       end
@@ -2742,67 +2772,73 @@ initial begin
   _RAND_24 = {1{`RANDOM}};
   de_pipe_reg_wb_en = _RAND_24[0:0];
   _RAND_25 = {1{`RANDOM}};
-  de_pipe_reg_enable = _RAND_25[0:0];
-  _RAND_26 = {2{`RANDOM}};
-  em_pipe_reg_alu_out = _RAND_26[63:0];
+  de_pipe_reg_is_kill = _RAND_25[0:0];
+  _RAND_26 = {1{`RANDOM}};
+  de_pipe_reg_enable = _RAND_26[0:0];
   _RAND_27 = {2{`RANDOM}};
-  em_pipe_reg_csr_read_data = _RAND_27[63:0];
-  _RAND_28 = {1{`RANDOM}};
-  em_pipe_reg_csr_write_op = _RAND_28[2:0];
-  _RAND_29 = {1{`RANDOM}};
-  em_pipe_reg_csr_write_addr = _RAND_29[11:0];
-  _RAND_30 = {2{`RANDOM}};
-  em_pipe_reg_csr_write_data = _RAND_30[63:0];
+  em_pipe_reg_alu_out = _RAND_27[63:0];
+  _RAND_28 = {2{`RANDOM}};
+  em_pipe_reg_alu_sum = _RAND_28[63:0];
+  _RAND_29 = {2{`RANDOM}};
+  em_pipe_reg_csr_read_data = _RAND_29[63:0];
+  _RAND_30 = {1{`RANDOM}};
+  em_pipe_reg_csr_write_op = _RAND_30[2:0];
   _RAND_31 = {1{`RANDOM}};
-  em_pipe_reg_jump_taken = _RAND_31[0:0];
+  em_pipe_reg_csr_write_addr = _RAND_31[11:0];
   _RAND_32 = {2{`RANDOM}};
-  em_pipe_reg_st_data = _RAND_32[63:0];
+  em_pipe_reg_csr_write_data = _RAND_32[63:0];
   _RAND_33 = {1{`RANDOM}};
-  em_pipe_reg_st_type = _RAND_33[2:0];
-  _RAND_34 = {1{`RANDOM}};
-  em_pipe_reg_ld_type = _RAND_34[2:0];
+  em_pipe_reg_jump_taken = _RAND_33[0:0];
+  _RAND_34 = {2{`RANDOM}};
+  em_pipe_reg_st_data = _RAND_34[63:0];
   _RAND_35 = {1{`RANDOM}};
-  em_pipe_reg_wb_sel = _RAND_35[1:0];
+  em_pipe_reg_st_type = _RAND_35[2:0];
   _RAND_36 = {1{`RANDOM}};
-  em_pipe_reg_wb_en = _RAND_36[0:0];
+  em_pipe_reg_ld_type = _RAND_36[2:0];
   _RAND_37 = {1{`RANDOM}};
-  em_pipe_reg_dest = _RAND_37[4:0];
-  _RAND_38 = {2{`RANDOM}};
-  em_pipe_reg_pc = _RAND_38[63:0];
+  em_pipe_reg_wb_sel = _RAND_37[1:0];
+  _RAND_38 = {1{`RANDOM}};
+  em_pipe_reg_wb_en = _RAND_38[0:0];
   _RAND_39 = {1{`RANDOM}};
-  em_pipe_reg_inst = _RAND_39[31:0];
-  _RAND_40 = {1{`RANDOM}};
-  em_pipe_reg_enable = _RAND_40[0:0];
-  _RAND_41 = {2{`RANDOM}};
-  mw_pipe_reg_load_data = _RAND_41[63:0];
-  _RAND_42 = {2{`RANDOM}};
-  mw_pipe_reg_alu_out = _RAND_42[63:0];
+  em_pipe_reg_dest = _RAND_39[4:0];
+  _RAND_40 = {2{`RANDOM}};
+  em_pipe_reg_pc = _RAND_40[63:0];
+  _RAND_41 = {1{`RANDOM}};
+  em_pipe_reg_inst = _RAND_41[31:0];
+  _RAND_42 = {1{`RANDOM}};
+  em_pipe_reg_is_kill = _RAND_42[0:0];
   _RAND_43 = {1{`RANDOM}};
-  mw_pipe_reg_dest = _RAND_43[4:0];
+  em_pipe_reg_enable = _RAND_43[0:0];
   _RAND_44 = {2{`RANDOM}};
-  mw_pipe_reg_csr_read_data = _RAND_44[63:0];
-  _RAND_45 = {1{`RANDOM}};
-  mw_pipe_reg_csr_write_op = _RAND_45[2:0];
+  mw_pipe_reg_load_data = _RAND_44[63:0];
+  _RAND_45 = {2{`RANDOM}};
+  mw_pipe_reg_alu_out = _RAND_45[63:0];
   _RAND_46 = {1{`RANDOM}};
-  mw_pipe_reg_csr_write_addr = _RAND_46[11:0];
+  mw_pipe_reg_dest = _RAND_46[4:0];
   _RAND_47 = {2{`RANDOM}};
-  mw_pipe_reg_csr_write_data = _RAND_47[63:0];
+  mw_pipe_reg_csr_read_data = _RAND_47[63:0];
   _RAND_48 = {1{`RANDOM}};
-  mw_pipe_reg_jump_taken = _RAND_48[0:0];
+  mw_pipe_reg_csr_write_op = _RAND_48[2:0];
   _RAND_49 = {1{`RANDOM}};
-  mw_pipe_reg_wb_sel = _RAND_49[1:0];
-  _RAND_50 = {1{`RANDOM}};
-  mw_pipe_reg_wb_en = _RAND_50[0:0];
-  _RAND_51 = {2{`RANDOM}};
-  mw_pipe_reg_pc = _RAND_51[63:0];
+  mw_pipe_reg_csr_write_addr = _RAND_49[11:0];
+  _RAND_50 = {2{`RANDOM}};
+  mw_pipe_reg_csr_write_data = _RAND_50[63:0];
+  _RAND_51 = {1{`RANDOM}};
+  mw_pipe_reg_jump_taken = _RAND_51[0:0];
   _RAND_52 = {1{`RANDOM}};
-  mw_pipe_reg_inst = _RAND_52[31:0];
+  mw_pipe_reg_wb_sel = _RAND_52[1:0];
   _RAND_53 = {1{`RANDOM}};
-  mw_pipe_reg_enable = _RAND_53[0:0];
-  _RAND_54 = {1{`RANDOM}};
-  started = _RAND_54[0:0];
-  _RAND_55 = {3{`RANDOM}};
-  pc = _RAND_55[64:0];
+  mw_pipe_reg_wb_en = _RAND_53[0:0];
+  _RAND_54 = {2{`RANDOM}};
+  mw_pipe_reg_pc = _RAND_54[63:0];
+  _RAND_55 = {1{`RANDOM}};
+  mw_pipe_reg_inst = _RAND_55[31:0];
+  _RAND_56 = {1{`RANDOM}};
+  mw_pipe_reg_enable = _RAND_56[0:0];
+  _RAND_57 = {1{`RANDOM}};
+  started = _RAND_57[0:0];
+  _RAND_58 = {3{`RANDOM}};
+  pc = _RAND_58[64:0];
 `endif // RANDOMIZE_REG_INIT
   `endif // RANDOMIZE
 end // initial
@@ -3640,122 +3676,260 @@ module tag_cache(
   output [7:0]  io_tag_read_visit,
   output [22:0] io_tag_read_tag
 );
-`ifdef RANDOMIZE_MEM_INIT
-  reg [31:0] _RAND_0;
-  reg [31:0] _RAND_3;
-  reg [31:0] _RAND_6;
-  reg [31:0] _RAND_9;
-`endif // RANDOMIZE_MEM_INIT
 `ifdef RANDOMIZE_REG_INIT
+  reg [31:0] _RAND_0;
   reg [31:0] _RAND_1;
   reg [31:0] _RAND_2;
+  reg [31:0] _RAND_3;
   reg [31:0] _RAND_4;
   reg [31:0] _RAND_5;
+  reg [31:0] _RAND_6;
   reg [31:0] _RAND_7;
   reg [31:0] _RAND_8;
+  reg [31:0] _RAND_9;
   reg [31:0] _RAND_10;
   reg [31:0] _RAND_11;
+  reg [31:0] _RAND_12;
+  reg [31:0] _RAND_13;
+  reg [31:0] _RAND_14;
+  reg [31:0] _RAND_15;
+  reg [31:0] _RAND_16;
+  reg [31:0] _RAND_17;
+  reg [31:0] _RAND_18;
+  reg [31:0] _RAND_19;
+  reg [31:0] _RAND_20;
+  reg [31:0] _RAND_21;
+  reg [31:0] _RAND_22;
+  reg [31:0] _RAND_23;
+  reg [31:0] _RAND_24;
+  reg [31:0] _RAND_25;
+  reg [31:0] _RAND_26;
+  reg [31:0] _RAND_27;
+  reg [31:0] _RAND_28;
+  reg [31:0] _RAND_29;
+  reg [31:0] _RAND_30;
+  reg [31:0] _RAND_31;
 `endif // RANDOMIZE_REG_INIT
-  reg  tag_mem_valid [0:7]; // @[cache.scala 88:34]
-  wire  tag_mem_valid_io_tag_read_MPORT_en; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_valid_io_tag_read_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_valid_io_tag_read_MPORT_data; // @[cache.scala 88:34]
-  wire  tag_mem_valid_MPORT_data; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_valid_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_valid_MPORT_mask; // @[cache.scala 88:34]
-  wire  tag_mem_valid_MPORT_en; // @[cache.scala 88:34]
-  reg  tag_mem_valid_io_tag_read_MPORT_en_pipe_0;
-  reg [2:0] tag_mem_valid_io_tag_read_MPORT_addr_pipe_0;
-  reg  tag_mem_dirty [0:7]; // @[cache.scala 88:34]
-  wire  tag_mem_dirty_io_tag_read_MPORT_en; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_dirty_io_tag_read_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_dirty_io_tag_read_MPORT_data; // @[cache.scala 88:34]
-  wire  tag_mem_dirty_MPORT_data; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_dirty_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_dirty_MPORT_mask; // @[cache.scala 88:34]
-  wire  tag_mem_dirty_MPORT_en; // @[cache.scala 88:34]
-  reg  tag_mem_dirty_io_tag_read_MPORT_en_pipe_0;
-  reg [2:0] tag_mem_dirty_io_tag_read_MPORT_addr_pipe_0;
-  reg [7:0] tag_mem_visit [0:7]; // @[cache.scala 88:34]
-  wire  tag_mem_visit_io_tag_read_MPORT_en; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_visit_io_tag_read_MPORT_addr; // @[cache.scala 88:34]
-  wire [7:0] tag_mem_visit_io_tag_read_MPORT_data; // @[cache.scala 88:34]
-  wire [7:0] tag_mem_visit_MPORT_data; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_visit_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_visit_MPORT_mask; // @[cache.scala 88:34]
-  wire  tag_mem_visit_MPORT_en; // @[cache.scala 88:34]
-  reg  tag_mem_visit_io_tag_read_MPORT_en_pipe_0;
-  reg [2:0] tag_mem_visit_io_tag_read_MPORT_addr_pipe_0;
-  reg [22:0] tag_mem_tag [0:7]; // @[cache.scala 88:34]
-  wire  tag_mem_tag_io_tag_read_MPORT_en; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_tag_io_tag_read_MPORT_addr; // @[cache.scala 88:34]
-  wire [22:0] tag_mem_tag_io_tag_read_MPORT_data; // @[cache.scala 88:34]
-  wire [22:0] tag_mem_tag_MPORT_data; // @[cache.scala 88:34]
-  wire [2:0] tag_mem_tag_MPORT_addr; // @[cache.scala 88:34]
-  wire  tag_mem_tag_MPORT_mask; // @[cache.scala 88:34]
-  wire  tag_mem_tag_MPORT_en; // @[cache.scala 88:34]
-  reg  tag_mem_tag_io_tag_read_MPORT_en_pipe_0;
-  reg [2:0] tag_mem_tag_io_tag_read_MPORT_addr_pipe_0;
-  assign tag_mem_valid_io_tag_read_MPORT_en = tag_mem_valid_io_tag_read_MPORT_en_pipe_0;
-  assign tag_mem_valid_io_tag_read_MPORT_addr = tag_mem_valid_io_tag_read_MPORT_addr_pipe_0;
-  assign tag_mem_valid_io_tag_read_MPORT_data = tag_mem_valid[tag_mem_valid_io_tag_read_MPORT_addr]; // @[cache.scala 88:34]
-  assign tag_mem_valid_MPORT_data = io_tag_write_valid;
-  assign tag_mem_valid_MPORT_addr = io_cache_req_index;
-  assign tag_mem_valid_MPORT_mask = 1'h1;
-  assign tag_mem_valid_MPORT_en = io_cache_req_we;
-  assign tag_mem_dirty_io_tag_read_MPORT_en = tag_mem_dirty_io_tag_read_MPORT_en_pipe_0;
-  assign tag_mem_dirty_io_tag_read_MPORT_addr = tag_mem_dirty_io_tag_read_MPORT_addr_pipe_0;
-  assign tag_mem_dirty_io_tag_read_MPORT_data = tag_mem_dirty[tag_mem_dirty_io_tag_read_MPORT_addr]; // @[cache.scala 88:34]
-  assign tag_mem_dirty_MPORT_data = io_tag_write_dirty;
-  assign tag_mem_dirty_MPORT_addr = io_cache_req_index;
-  assign tag_mem_dirty_MPORT_mask = 1'h1;
-  assign tag_mem_dirty_MPORT_en = io_cache_req_we;
-  assign tag_mem_visit_io_tag_read_MPORT_en = tag_mem_visit_io_tag_read_MPORT_en_pipe_0;
-  assign tag_mem_visit_io_tag_read_MPORT_addr = tag_mem_visit_io_tag_read_MPORT_addr_pipe_0;
-  assign tag_mem_visit_io_tag_read_MPORT_data = tag_mem_visit[tag_mem_visit_io_tag_read_MPORT_addr]; // @[cache.scala 88:34]
-  assign tag_mem_visit_MPORT_data = io_tag_write_visit;
-  assign tag_mem_visit_MPORT_addr = io_cache_req_index;
-  assign tag_mem_visit_MPORT_mask = 1'h1;
-  assign tag_mem_visit_MPORT_en = io_cache_req_we;
-  assign tag_mem_tag_io_tag_read_MPORT_en = tag_mem_tag_io_tag_read_MPORT_en_pipe_0;
-  assign tag_mem_tag_io_tag_read_MPORT_addr = tag_mem_tag_io_tag_read_MPORT_addr_pipe_0;
-  assign tag_mem_tag_io_tag_read_MPORT_data = tag_mem_tag[tag_mem_tag_io_tag_read_MPORT_addr]; // @[cache.scala 88:34]
-  assign tag_mem_tag_MPORT_data = io_tag_write_tag;
-  assign tag_mem_tag_MPORT_addr = io_cache_req_index;
-  assign tag_mem_tag_MPORT_mask = 1'h1;
-  assign tag_mem_tag_MPORT_en = io_cache_req_we;
-  assign io_tag_read_valid = tag_mem_valid_io_tag_read_MPORT_data; // @[cache.scala 89:21]
-  assign io_tag_read_dirty = tag_mem_dirty_io_tag_read_MPORT_data; // @[cache.scala 89:21]
-  assign io_tag_read_visit = tag_mem_visit_io_tag_read_MPORT_data; // @[cache.scala 89:21]
-  assign io_tag_read_tag = tag_mem_tag_io_tag_read_MPORT_data; // @[cache.scala 89:21]
+  reg  tag_mem_0_valid; // @[cache.scala 90:26]
+  reg  tag_mem_0_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_0_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_0_tag; // @[cache.scala 90:26]
+  reg  tag_mem_1_valid; // @[cache.scala 90:26]
+  reg  tag_mem_1_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_1_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_1_tag; // @[cache.scala 90:26]
+  reg  tag_mem_2_valid; // @[cache.scala 90:26]
+  reg  tag_mem_2_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_2_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_2_tag; // @[cache.scala 90:26]
+  reg  tag_mem_3_valid; // @[cache.scala 90:26]
+  reg  tag_mem_3_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_3_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_3_tag; // @[cache.scala 90:26]
+  reg  tag_mem_4_valid; // @[cache.scala 90:26]
+  reg  tag_mem_4_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_4_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_4_tag; // @[cache.scala 90:26]
+  reg  tag_mem_5_valid; // @[cache.scala 90:26]
+  reg  tag_mem_5_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_5_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_5_tag; // @[cache.scala 90:26]
+  reg  tag_mem_6_valid; // @[cache.scala 90:26]
+  reg  tag_mem_6_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_6_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_6_tag; // @[cache.scala 90:26]
+  reg  tag_mem_7_valid; // @[cache.scala 90:26]
+  reg  tag_mem_7_dirty; // @[cache.scala 90:26]
+  reg [7:0] tag_mem_7_visit; // @[cache.scala 90:26]
+  reg [22:0] tag_mem_7_tag; // @[cache.scala 90:26]
+  wire [22:0] _GEN_1 = 3'h1 == io_cache_req_index ? tag_mem_1_tag : tag_mem_0_tag; // @[cache.scala 92:{21,21}]
+  wire [22:0] _GEN_2 = 3'h2 == io_cache_req_index ? tag_mem_2_tag : _GEN_1; // @[cache.scala 92:{21,21}]
+  wire [22:0] _GEN_3 = 3'h3 == io_cache_req_index ? tag_mem_3_tag : _GEN_2; // @[cache.scala 92:{21,21}]
+  wire [22:0] _GEN_4 = 3'h4 == io_cache_req_index ? tag_mem_4_tag : _GEN_3; // @[cache.scala 92:{21,21}]
+  wire [22:0] _GEN_5 = 3'h5 == io_cache_req_index ? tag_mem_5_tag : _GEN_4; // @[cache.scala 92:{21,21}]
+  wire [22:0] _GEN_6 = 3'h6 == io_cache_req_index ? tag_mem_6_tag : _GEN_5; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_9 = 3'h1 == io_cache_req_index ? tag_mem_1_visit : tag_mem_0_visit; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_10 = 3'h2 == io_cache_req_index ? tag_mem_2_visit : _GEN_9; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_11 = 3'h3 == io_cache_req_index ? tag_mem_3_visit : _GEN_10; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_12 = 3'h4 == io_cache_req_index ? tag_mem_4_visit : _GEN_11; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_13 = 3'h5 == io_cache_req_index ? tag_mem_5_visit : _GEN_12; // @[cache.scala 92:{21,21}]
+  wire [7:0] _GEN_14 = 3'h6 == io_cache_req_index ? tag_mem_6_visit : _GEN_13; // @[cache.scala 92:{21,21}]
+  wire  _GEN_17 = 3'h1 == io_cache_req_index ? tag_mem_1_dirty : tag_mem_0_dirty; // @[cache.scala 92:{21,21}]
+  wire  _GEN_18 = 3'h2 == io_cache_req_index ? tag_mem_2_dirty : _GEN_17; // @[cache.scala 92:{21,21}]
+  wire  _GEN_19 = 3'h3 == io_cache_req_index ? tag_mem_3_dirty : _GEN_18; // @[cache.scala 92:{21,21}]
+  wire  _GEN_20 = 3'h4 == io_cache_req_index ? tag_mem_4_dirty : _GEN_19; // @[cache.scala 92:{21,21}]
+  wire  _GEN_21 = 3'h5 == io_cache_req_index ? tag_mem_5_dirty : _GEN_20; // @[cache.scala 92:{21,21}]
+  wire  _GEN_22 = 3'h6 == io_cache_req_index ? tag_mem_6_dirty : _GEN_21; // @[cache.scala 92:{21,21}]
+  wire  _GEN_25 = 3'h1 == io_cache_req_index ? tag_mem_1_valid : tag_mem_0_valid; // @[cache.scala 92:{21,21}]
+  wire  _GEN_26 = 3'h2 == io_cache_req_index ? tag_mem_2_valid : _GEN_25; // @[cache.scala 92:{21,21}]
+  wire  _GEN_27 = 3'h3 == io_cache_req_index ? tag_mem_3_valid : _GEN_26; // @[cache.scala 92:{21,21}]
+  wire  _GEN_28 = 3'h4 == io_cache_req_index ? tag_mem_4_valid : _GEN_27; // @[cache.scala 92:{21,21}]
+  wire  _GEN_29 = 3'h5 == io_cache_req_index ? tag_mem_5_valid : _GEN_28; // @[cache.scala 92:{21,21}]
+  wire  _GEN_30 = 3'h6 == io_cache_req_index ? tag_mem_6_valid : _GEN_29; // @[cache.scala 92:{21,21}]
+  assign io_tag_read_valid = 3'h7 == io_cache_req_index ? tag_mem_7_valid : _GEN_30; // @[cache.scala 92:{21,21}]
+  assign io_tag_read_dirty = 3'h7 == io_cache_req_index ? tag_mem_7_dirty : _GEN_22; // @[cache.scala 92:{21,21}]
+  assign io_tag_read_visit = 3'h7 == io_cache_req_index ? tag_mem_7_visit : _GEN_14; // @[cache.scala 92:{21,21}]
+  assign io_tag_read_tag = 3'h7 == io_cache_req_index ? tag_mem_7_tag : _GEN_6; // @[cache.scala 92:{21,21}]
   always @(posedge clock) begin
-    if (tag_mem_valid_MPORT_en & tag_mem_valid_MPORT_mask) begin
-      tag_mem_valid[tag_mem_valid_MPORT_addr] <= tag_mem_valid_MPORT_data; // @[cache.scala 88:34]
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h0 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_0_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
     end
-    tag_mem_valid_io_tag_read_MPORT_en_pipe_0 <= 1'h1;
-    if (1'h1) begin
-      tag_mem_valid_io_tag_read_MPORT_addr_pipe_0 <= io_cache_req_index;
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h0 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_0_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
     end
-    if (tag_mem_dirty_MPORT_en & tag_mem_dirty_MPORT_mask) begin
-      tag_mem_dirty[tag_mem_dirty_MPORT_addr] <= tag_mem_dirty_MPORT_data; // @[cache.scala 88:34]
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h0 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_0_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
     end
-    tag_mem_dirty_io_tag_read_MPORT_en_pipe_0 <= 1'h1;
-    if (1'h1) begin
-      tag_mem_dirty_io_tag_read_MPORT_addr_pipe_0 <= io_cache_req_index;
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h0 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_0_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
     end
-    if (tag_mem_visit_MPORT_en & tag_mem_visit_MPORT_mask) begin
-      tag_mem_visit[tag_mem_visit_MPORT_addr] <= tag_mem_visit_MPORT_data; // @[cache.scala 88:34]
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h1 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_1_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
     end
-    tag_mem_visit_io_tag_read_MPORT_en_pipe_0 <= 1'h1;
-    if (1'h1) begin
-      tag_mem_visit_io_tag_read_MPORT_addr_pipe_0 <= io_cache_req_index;
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h1 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_1_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
     end
-    if (tag_mem_tag_MPORT_en & tag_mem_tag_MPORT_mask) begin
-      tag_mem_tag[tag_mem_tag_MPORT_addr] <= tag_mem_tag_MPORT_data; // @[cache.scala 88:34]
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h1 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_1_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
     end
-    tag_mem_tag_io_tag_read_MPORT_en_pipe_0 <= 1'h1;
-    if (1'h1) begin
-      tag_mem_tag_io_tag_read_MPORT_addr_pipe_0 <= io_cache_req_index;
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h1 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_1_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h2 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_2_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h2 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_2_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h2 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_2_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h2 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_2_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h3 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_3_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h3 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_3_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h3 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_3_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h3 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_3_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h4 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_4_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h4 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_4_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h4 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_4_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h4 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_4_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h5 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_5_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h5 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_5_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h5 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_5_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h5 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_5_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h6 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_6_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h6 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_6_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h6 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_6_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h6 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_6_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h7 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_7_valid <= io_tag_write_valid; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h7 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_7_dirty <= io_tag_write_dirty; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h7 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_7_visit <= io_tag_write_visit; // @[cache.scala 96:45]
+      end
+    end
+    if (io_cache_req_we) begin // @[cache.scala 94:30]
+      if (3'h7 == io_cache_req_index) begin // @[cache.scala 96:45]
+        tag_mem_7_tag <= io_tag_write_tag; // @[cache.scala 96:45]
+      end
     end
   end
 // Register and memory initialization
@@ -3793,37 +3967,71 @@ initial begin
         #0.002 begin end
       `endif
     `endif
-`ifdef RANDOMIZE_MEM_INIT
-  _RAND_0 = {1{`RANDOM}};
-  for (initvar = 0; initvar < 8; initvar = initvar+1)
-    tag_mem_valid[initvar] = _RAND_0[0:0];
-  _RAND_3 = {1{`RANDOM}};
-  for (initvar = 0; initvar < 8; initvar = initvar+1)
-    tag_mem_dirty[initvar] = _RAND_3[0:0];
-  _RAND_6 = {1{`RANDOM}};
-  for (initvar = 0; initvar < 8; initvar = initvar+1)
-    tag_mem_visit[initvar] = _RAND_6[7:0];
-  _RAND_9 = {1{`RANDOM}};
-  for (initvar = 0; initvar < 8; initvar = initvar+1)
-    tag_mem_tag[initvar] = _RAND_9[22:0];
-`endif // RANDOMIZE_MEM_INIT
 `ifdef RANDOMIZE_REG_INIT
+  _RAND_0 = {1{`RANDOM}};
+  tag_mem_0_valid = _RAND_0[0:0];
   _RAND_1 = {1{`RANDOM}};
-  tag_mem_valid_io_tag_read_MPORT_en_pipe_0 = _RAND_1[0:0];
+  tag_mem_0_dirty = _RAND_1[0:0];
   _RAND_2 = {1{`RANDOM}};
-  tag_mem_valid_io_tag_read_MPORT_addr_pipe_0 = _RAND_2[2:0];
+  tag_mem_0_visit = _RAND_2[7:0];
+  _RAND_3 = {1{`RANDOM}};
+  tag_mem_0_tag = _RAND_3[22:0];
   _RAND_4 = {1{`RANDOM}};
-  tag_mem_dirty_io_tag_read_MPORT_en_pipe_0 = _RAND_4[0:0];
+  tag_mem_1_valid = _RAND_4[0:0];
   _RAND_5 = {1{`RANDOM}};
-  tag_mem_dirty_io_tag_read_MPORT_addr_pipe_0 = _RAND_5[2:0];
+  tag_mem_1_dirty = _RAND_5[0:0];
+  _RAND_6 = {1{`RANDOM}};
+  tag_mem_1_visit = _RAND_6[7:0];
   _RAND_7 = {1{`RANDOM}};
-  tag_mem_visit_io_tag_read_MPORT_en_pipe_0 = _RAND_7[0:0];
+  tag_mem_1_tag = _RAND_7[22:0];
   _RAND_8 = {1{`RANDOM}};
-  tag_mem_visit_io_tag_read_MPORT_addr_pipe_0 = _RAND_8[2:0];
+  tag_mem_2_valid = _RAND_8[0:0];
+  _RAND_9 = {1{`RANDOM}};
+  tag_mem_2_dirty = _RAND_9[0:0];
   _RAND_10 = {1{`RANDOM}};
-  tag_mem_tag_io_tag_read_MPORT_en_pipe_0 = _RAND_10[0:0];
+  tag_mem_2_visit = _RAND_10[7:0];
   _RAND_11 = {1{`RANDOM}};
-  tag_mem_tag_io_tag_read_MPORT_addr_pipe_0 = _RAND_11[2:0];
+  tag_mem_2_tag = _RAND_11[22:0];
+  _RAND_12 = {1{`RANDOM}};
+  tag_mem_3_valid = _RAND_12[0:0];
+  _RAND_13 = {1{`RANDOM}};
+  tag_mem_3_dirty = _RAND_13[0:0];
+  _RAND_14 = {1{`RANDOM}};
+  tag_mem_3_visit = _RAND_14[7:0];
+  _RAND_15 = {1{`RANDOM}};
+  tag_mem_3_tag = _RAND_15[22:0];
+  _RAND_16 = {1{`RANDOM}};
+  tag_mem_4_valid = _RAND_16[0:0];
+  _RAND_17 = {1{`RANDOM}};
+  tag_mem_4_dirty = _RAND_17[0:0];
+  _RAND_18 = {1{`RANDOM}};
+  tag_mem_4_visit = _RAND_18[7:0];
+  _RAND_19 = {1{`RANDOM}};
+  tag_mem_4_tag = _RAND_19[22:0];
+  _RAND_20 = {1{`RANDOM}};
+  tag_mem_5_valid = _RAND_20[0:0];
+  _RAND_21 = {1{`RANDOM}};
+  tag_mem_5_dirty = _RAND_21[0:0];
+  _RAND_22 = {1{`RANDOM}};
+  tag_mem_5_visit = _RAND_22[7:0];
+  _RAND_23 = {1{`RANDOM}};
+  tag_mem_5_tag = _RAND_23[22:0];
+  _RAND_24 = {1{`RANDOM}};
+  tag_mem_6_valid = _RAND_24[0:0];
+  _RAND_25 = {1{`RANDOM}};
+  tag_mem_6_dirty = _RAND_25[0:0];
+  _RAND_26 = {1{`RANDOM}};
+  tag_mem_6_visit = _RAND_26[7:0];
+  _RAND_27 = {1{`RANDOM}};
+  tag_mem_6_tag = _RAND_27[22:0];
+  _RAND_28 = {1{`RANDOM}};
+  tag_mem_7_valid = _RAND_28[0:0];
+  _RAND_29 = {1{`RANDOM}};
+  tag_mem_7_dirty = _RAND_29[0:0];
+  _RAND_30 = {1{`RANDOM}};
+  tag_mem_7_visit = _RAND_30[7:0];
+  _RAND_31 = {1{`RANDOM}};
+  tag_mem_7_tag = _RAND_31[22:0];
 `endif // RANDOMIZE_REG_INIT
   `endif // RANDOMIZE
 end // initial
@@ -3846,27 +4054,27 @@ module data_cache(
   reg [31:0] _RAND_1;
   reg [31:0] _RAND_2;
 `endif // RANDOMIZE_REG_INIT
-  reg [1023:0] data_mem_data [0:7]; // @[cache.scala 102:35]
-  wire  data_mem_data_io_data_read_MPORT_en; // @[cache.scala 102:35]
-  wire [2:0] data_mem_data_io_data_read_MPORT_addr; // @[cache.scala 102:35]
-  wire [1023:0] data_mem_data_io_data_read_MPORT_data; // @[cache.scala 102:35]
-  wire [1023:0] data_mem_data_MPORT_data; // @[cache.scala 102:35]
-  wire [2:0] data_mem_data_MPORT_addr; // @[cache.scala 102:35]
-  wire  data_mem_data_MPORT_mask; // @[cache.scala 102:35]
-  wire  data_mem_data_MPORT_en; // @[cache.scala 102:35]
+  reg [1023:0] data_mem_data [0:7]; // @[cache.scala 111:35]
+  wire  data_mem_data_io_data_read_MPORT_en; // @[cache.scala 111:35]
+  wire [2:0] data_mem_data_io_data_read_MPORT_addr; // @[cache.scala 111:35]
+  wire [1023:0] data_mem_data_io_data_read_MPORT_data; // @[cache.scala 111:35]
+  wire [1023:0] data_mem_data_MPORT_data; // @[cache.scala 111:35]
+  wire [2:0] data_mem_data_MPORT_addr; // @[cache.scala 111:35]
+  wire  data_mem_data_MPORT_mask; // @[cache.scala 111:35]
+  wire  data_mem_data_MPORT_en; // @[cache.scala 111:35]
   reg  data_mem_data_io_data_read_MPORT_en_pipe_0;
   reg [2:0] data_mem_data_io_data_read_MPORT_addr_pipe_0;
   assign data_mem_data_io_data_read_MPORT_en = data_mem_data_io_data_read_MPORT_en_pipe_0;
   assign data_mem_data_io_data_read_MPORT_addr = data_mem_data_io_data_read_MPORT_addr_pipe_0;
-  assign data_mem_data_io_data_read_MPORT_data = data_mem_data[data_mem_data_io_data_read_MPORT_addr]; // @[cache.scala 102:35]
+  assign data_mem_data_io_data_read_MPORT_data = data_mem_data[data_mem_data_io_data_read_MPORT_addr]; // @[cache.scala 111:35]
   assign data_mem_data_MPORT_data = io_data_write_data;
   assign data_mem_data_MPORT_addr = io_cache_req_index;
   assign data_mem_data_MPORT_mask = 1'h1;
   assign data_mem_data_MPORT_en = io_cache_req_we;
-  assign io_data_read_data = data_mem_data_io_data_read_MPORT_data; // @[cache.scala 103:22]
+  assign io_data_read_data = data_mem_data_io_data_read_MPORT_data; // @[cache.scala 112:22]
   always @(posedge clock) begin
     if (data_mem_data_MPORT_en & data_mem_data_MPORT_mask) begin
-      data_mem_data[data_mem_data_MPORT_addr] <= data_mem_data_MPORT_data; // @[cache.scala 102:35]
+      data_mem_data[data_mem_data_MPORT_addr] <= data_mem_data_MPORT_data; // @[cache.scala 111:35]
     end
     data_mem_data_io_data_read_MPORT_en_pipe_0 <= 1'h1;
     if (1'h1) begin
@@ -3958,95 +4166,108 @@ module Cache(
   reg [31:0] _RAND_2;
   reg [31:0] _RAND_3;
   reg [31:0] _RAND_4;
+  reg [31:0] _RAND_5;
+  reg [63:0] _RAND_6;
+  reg [31:0] _RAND_7;
+  reg [31:0] _RAND_8;
+  reg [31:0] _RAND_9;
 `endif // RANDOMIZE_REG_INIT
-  wire  tag_mem_0_clock; // @[cache.scala 133:45]
-  wire [2:0] tag_mem_0_io_cache_req_index; // @[cache.scala 133:45]
-  wire  tag_mem_0_io_cache_req_we; // @[cache.scala 133:45]
-  wire  tag_mem_0_io_tag_write_valid; // @[cache.scala 133:45]
-  wire  tag_mem_0_io_tag_write_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_0_io_tag_write_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_0_io_tag_write_tag; // @[cache.scala 133:45]
-  wire  tag_mem_0_io_tag_read_valid; // @[cache.scala 133:45]
-  wire  tag_mem_0_io_tag_read_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_0_io_tag_read_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_0_io_tag_read_tag; // @[cache.scala 133:45]
-  wire  tag_mem_1_clock; // @[cache.scala 133:45]
-  wire [2:0] tag_mem_1_io_cache_req_index; // @[cache.scala 133:45]
-  wire  tag_mem_1_io_cache_req_we; // @[cache.scala 133:45]
-  wire  tag_mem_1_io_tag_write_valid; // @[cache.scala 133:45]
-  wire  tag_mem_1_io_tag_write_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_1_io_tag_write_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_1_io_tag_write_tag; // @[cache.scala 133:45]
-  wire  tag_mem_1_io_tag_read_valid; // @[cache.scala 133:45]
-  wire  tag_mem_1_io_tag_read_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_1_io_tag_read_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_1_io_tag_read_tag; // @[cache.scala 133:45]
-  wire  tag_mem_2_clock; // @[cache.scala 133:45]
-  wire [2:0] tag_mem_2_io_cache_req_index; // @[cache.scala 133:45]
-  wire  tag_mem_2_io_cache_req_we; // @[cache.scala 133:45]
-  wire  tag_mem_2_io_tag_write_valid; // @[cache.scala 133:45]
-  wire  tag_mem_2_io_tag_write_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_2_io_tag_write_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_2_io_tag_write_tag; // @[cache.scala 133:45]
-  wire  tag_mem_2_io_tag_read_valid; // @[cache.scala 133:45]
-  wire  tag_mem_2_io_tag_read_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_2_io_tag_read_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_2_io_tag_read_tag; // @[cache.scala 133:45]
-  wire  tag_mem_3_clock; // @[cache.scala 133:45]
-  wire [2:0] tag_mem_3_io_cache_req_index; // @[cache.scala 133:45]
-  wire  tag_mem_3_io_cache_req_we; // @[cache.scala 133:45]
-  wire  tag_mem_3_io_tag_write_valid; // @[cache.scala 133:45]
-  wire  tag_mem_3_io_tag_write_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_3_io_tag_write_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_3_io_tag_write_tag; // @[cache.scala 133:45]
-  wire  tag_mem_3_io_tag_read_valid; // @[cache.scala 133:45]
-  wire  tag_mem_3_io_tag_read_dirty; // @[cache.scala 133:45]
-  wire [7:0] tag_mem_3_io_tag_read_visit; // @[cache.scala 133:45]
-  wire [22:0] tag_mem_3_io_tag_read_tag; // @[cache.scala 133:45]
-  wire  data_mem_0_clock; // @[cache.scala 134:46]
-  wire [2:0] data_mem_0_io_cache_req_index; // @[cache.scala 134:46]
-  wire  data_mem_0_io_cache_req_we; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_0_io_data_write_data; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_0_io_data_read_data; // @[cache.scala 134:46]
-  wire  data_mem_1_clock; // @[cache.scala 134:46]
-  wire [2:0] data_mem_1_io_cache_req_index; // @[cache.scala 134:46]
-  wire  data_mem_1_io_cache_req_we; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_1_io_data_write_data; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_1_io_data_read_data; // @[cache.scala 134:46]
-  wire  data_mem_2_clock; // @[cache.scala 134:46]
-  wire [2:0] data_mem_2_io_cache_req_index; // @[cache.scala 134:46]
-  wire  data_mem_2_io_cache_req_we; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_2_io_data_write_data; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_2_io_data_read_data; // @[cache.scala 134:46]
-  wire  data_mem_3_clock; // @[cache.scala 134:46]
-  wire [2:0] data_mem_3_io_cache_req_index; // @[cache.scala 134:46]
-  wire  data_mem_3_io_cache_req_we; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_3_io_data_write_data; // @[cache.scala 134:46]
-  wire [1023:0] data_mem_3_io_data_read_data; // @[cache.scala 134:46]
-  reg [2:0] cache_state; // @[cache.scala 131:34]
+  wire  tag_mem_0_clock; // @[cache.scala 152:45]
+  wire [2:0] tag_mem_0_io_cache_req_index; // @[cache.scala 152:45]
+  wire  tag_mem_0_io_cache_req_we; // @[cache.scala 152:45]
+  wire  tag_mem_0_io_tag_write_valid; // @[cache.scala 152:45]
+  wire  tag_mem_0_io_tag_write_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_0_io_tag_write_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_0_io_tag_write_tag; // @[cache.scala 152:45]
+  wire  tag_mem_0_io_tag_read_valid; // @[cache.scala 152:45]
+  wire  tag_mem_0_io_tag_read_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_0_io_tag_read_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_0_io_tag_read_tag; // @[cache.scala 152:45]
+  wire  tag_mem_1_clock; // @[cache.scala 152:45]
+  wire [2:0] tag_mem_1_io_cache_req_index; // @[cache.scala 152:45]
+  wire  tag_mem_1_io_cache_req_we; // @[cache.scala 152:45]
+  wire  tag_mem_1_io_tag_write_valid; // @[cache.scala 152:45]
+  wire  tag_mem_1_io_tag_write_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_1_io_tag_write_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_1_io_tag_write_tag; // @[cache.scala 152:45]
+  wire  tag_mem_1_io_tag_read_valid; // @[cache.scala 152:45]
+  wire  tag_mem_1_io_tag_read_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_1_io_tag_read_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_1_io_tag_read_tag; // @[cache.scala 152:45]
+  wire  tag_mem_2_clock; // @[cache.scala 152:45]
+  wire [2:0] tag_mem_2_io_cache_req_index; // @[cache.scala 152:45]
+  wire  tag_mem_2_io_cache_req_we; // @[cache.scala 152:45]
+  wire  tag_mem_2_io_tag_write_valid; // @[cache.scala 152:45]
+  wire  tag_mem_2_io_tag_write_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_2_io_tag_write_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_2_io_tag_write_tag; // @[cache.scala 152:45]
+  wire  tag_mem_2_io_tag_read_valid; // @[cache.scala 152:45]
+  wire  tag_mem_2_io_tag_read_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_2_io_tag_read_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_2_io_tag_read_tag; // @[cache.scala 152:45]
+  wire  tag_mem_3_clock; // @[cache.scala 152:45]
+  wire [2:0] tag_mem_3_io_cache_req_index; // @[cache.scala 152:45]
+  wire  tag_mem_3_io_cache_req_we; // @[cache.scala 152:45]
+  wire  tag_mem_3_io_tag_write_valid; // @[cache.scala 152:45]
+  wire  tag_mem_3_io_tag_write_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_3_io_tag_write_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_3_io_tag_write_tag; // @[cache.scala 152:45]
+  wire  tag_mem_3_io_tag_read_valid; // @[cache.scala 152:45]
+  wire  tag_mem_3_io_tag_read_dirty; // @[cache.scala 152:45]
+  wire [7:0] tag_mem_3_io_tag_read_visit; // @[cache.scala 152:45]
+  wire [22:0] tag_mem_3_io_tag_read_tag; // @[cache.scala 152:45]
+  wire  data_mem_0_clock; // @[cache.scala 153:46]
+  wire [2:0] data_mem_0_io_cache_req_index; // @[cache.scala 153:46]
+  wire  data_mem_0_io_cache_req_we; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_0_io_data_write_data; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_0_io_data_read_data; // @[cache.scala 153:46]
+  wire  data_mem_1_clock; // @[cache.scala 153:46]
+  wire [2:0] data_mem_1_io_cache_req_index; // @[cache.scala 153:46]
+  wire  data_mem_1_io_cache_req_we; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_1_io_data_write_data; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_1_io_data_read_data; // @[cache.scala 153:46]
+  wire  data_mem_2_clock; // @[cache.scala 153:46]
+  wire [2:0] data_mem_2_io_cache_req_index; // @[cache.scala 153:46]
+  wire  data_mem_2_io_cache_req_we; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_2_io_data_write_data; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_2_io_data_read_data; // @[cache.scala 153:46]
+  wire  data_mem_3_clock; // @[cache.scala 153:46]
+  wire [2:0] data_mem_3_io_cache_req_index; // @[cache.scala 153:46]
+  wire  data_mem_3_io_cache_req_we; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_3_io_data_write_data; // @[cache.scala 153:46]
+  wire [1023:0] data_mem_3_io_data_read_data; // @[cache.scala 153:46]
+  reg [2:0] cache_state; // @[cache.scala 150:34]
   reg [3:0] index; // @[Counter.scala 62:40]
   wire  wrap_wrap = index == 4'hf; // @[Counter.scala 74:24]
   wire [3:0] _wrap_value_T_1 = index + 4'h1; // @[Counter.scala 78:24]
-  wire  _T_4 = 3'h0 == cache_state; // @[cache.scala 218:28]
-  wire  _T_7 = 3'h1 == cache_state; // @[cache.scala 218:28]
-  wire  _GEN_942 = 3'h2 == cache_state & io_mem_io_w_ready; // @[cache.scala 218:28 433:39]
-  wire  _GEN_952 = 3'h5 == cache_state ? 1'h0 : _GEN_942; // @[cache.scala 218:28]
-  wire  _GEN_968 = 3'h3 == cache_state ? io_mem_io_r_ready : _GEN_952; // @[cache.scala 218:28 387:39]
-  wire  _GEN_988 = 3'h4 == cache_state ? 1'h0 : _GEN_968; // @[cache.scala 218:28]
-  wire  _GEN_1033 = 3'h1 == cache_state ? 1'h0 : _GEN_988; // @[cache.scala 218:28]
-  wire  fill_block_en = 3'h0 == cache_state ? 1'h0 : _GEN_1033; // @[cache.scala 218:28]
+  wire  _T_2 = 3'h0 == cache_state; // @[cache.scala 256:28]
+  wire  _T_5 = 3'h1 == cache_state; // @[cache.scala 256:28]
+  wire  _T_48 = 3'h4 == cache_state; // @[cache.scala 256:28]
+  wire  _T_53 = 3'h3 == cache_state; // @[cache.scala 256:28]
+  wire  _GEN_958 = 3'h2 == cache_state & io_mem_io_w_ready; // @[cache.scala 256:28 520:39]
+  wire  _GEN_970 = 3'h5 == cache_state ? 1'h0 : _GEN_958; // @[cache.scala 256:28]
+  wire  _GEN_987 = 3'h3 == cache_state ? io_mem_io_r_ready : _GEN_970; // @[cache.scala 256:28 473:39]
+  wire  _GEN_1010 = 3'h4 == cache_state ? 1'h0 : _GEN_987; // @[cache.scala 256:28]
+  wire  _GEN_1058 = 3'h1 == cache_state ? 1'h0 : _GEN_1010; // @[cache.scala 256:28]
+  wire  fill_block_en = 3'h0 == cache_state ? 1'h0 : _GEN_1058; // @[cache.scala 256:28]
+  wire [3:0] _GEN_0 = fill_block_en ? _wrap_value_T_1 : index; // @[Counter.scala 120:16 78:15 62:40]
   wire  last = fill_block_en & wrap_wrap; // @[Counter.scala 120:{16,23}]
-  reg [3:0] index_reg; // @[cache.scala 139:32]
-  reg [1:0] replace; // @[cache.scala 141:30]
-  reg [31:0] cpu_request_addr_reg; // @[cache.scala 147:43]
-  wire [1:0] cpu_request_addr_index = cpu_request_addr_reg[8:7]; // @[cache.scala 149:58]
-  wire [22:0] cpu_request_addr_tag = cpu_request_addr_reg[31:9]; // @[cache.scala 150:56]
-  wire  _T_1 = ~reset; // @[cache.scala 215:15]
-  wire  is_match_0 = tag_mem_0_io_tag_read_tag == cpu_request_addr_tag & tag_mem_0_io_tag_read_valid; // @[cache.scala 227:98]
-  wire  is_match_1 = tag_mem_1_io_tag_read_tag == cpu_request_addr_tag & tag_mem_1_io_tag_read_valid; // @[cache.scala 227:98]
-  wire  is_match_2 = tag_mem_2_io_tag_read_tag == cpu_request_addr_tag & tag_mem_2_io_tag_read_valid; // @[cache.scala 227:98]
-  wire  is_match_3 = tag_mem_3_io_tag_read_tag == cpu_request_addr_tag & tag_mem_3_io_tag_read_valid; // @[cache.scala 227:98]
-  wire  _T_18 = is_match_0 | is_match_1 | is_match_2 | is_match_3; // @[cache.scala 228:51]
+  reg [1:0] replace; // @[cache.scala 160:30]
+  reg [31:0] refill_addr; // @[cache.scala 161:34]
+  reg [31:0] writeback_addr; // @[cache.scala 162:37]
+  reg [31:0] cpu_request_addr_reg; // @[cache.scala 166:43]
+  reg [63:0] cpu_request_data; // @[cache.scala 167:39]
+  reg [7:0] cpu_request_mask; // @[cache.scala 168:39]
+  reg  cpu_request_rw; // @[cache.scala 169:37]
+  reg  cpu_request_valid; // @[cache.scala 170:40]
+  wire [1:0] cpu_request_addr_index = cpu_request_addr_reg[8:7]; // @[cache.scala 180:58]
+  wire [22:0] cpu_request_addr_tag = cpu_request_addr_reg[31:9]; // @[cache.scala 181:56]
+  wire  is_match_0 = tag_mem_0_io_tag_read_tag == cpu_request_addr_tag & tag_mem_0_io_tag_read_valid; // @[cache.scala 268:104]
+  wire  is_match_1 = tag_mem_1_io_tag_read_tag == cpu_request_addr_tag & tag_mem_1_io_tag_read_valid; // @[cache.scala 268:104]
+  wire  is_match_2 = tag_mem_2_io_tag_read_tag == cpu_request_addr_tag & tag_mem_2_io_tag_read_valid; // @[cache.scala 268:104]
+  wire  is_match_3 = tag_mem_3_io_tag_read_tag == cpu_request_addr_tag & tag_mem_3_io_tag_read_valid; // @[cache.scala 268:104]
+  wire  _T_8 = is_match_0 | is_match_1 | is_match_2 | is_match_3; // @[cache.scala 280:47]
+  wire  _T_10 = ~reset; // @[cache.scala 281:39]
   wire [63:0] _GEN_4 = 4'h1 == cpu_request_addr_reg[6:3] ? data_mem_2_io_data_read_data[127:64] :
     data_mem_2_io_data_read_data[63:0]; // @[Mux.scala 101:{16,16}]
   wire [63:0] _GEN_5 = 4'h2 == cpu_request_addr_reg[6:3] ? data_mem_2_io_data_read_data[191:128] : _GEN_4; // @[Mux.scala 101:{16,16}]
@@ -4114,580 +4335,625 @@ module Cache(
   wire [63:0] _GEN_65 = 4'he == cpu_request_addr_reg[6:3] ? data_mem_0_io_data_read_data[959:896] : _GEN_64; // @[Mux.scala 101:{16,16}]
   wire [63:0] _GEN_66 = 4'hf == cpu_request_addr_reg[6:3] ? data_mem_0_io_data_read_data[1023:960] : _GEN_65; // @[Mux.scala 101:{16,16}]
   wire [63:0] _io_cpu_response_data_T_70 = is_match_0 ? _GEN_66 : _io_cpu_response_data_T_69; // @[Mux.scala 101:16]
-  wire [7:0] _part_0_T_22 = io_cpu_request_mask[0] ? io_cpu_request_data[7:0] : _GEN_66[7:0]; // @[cache.scala 268:79]
-  wire [15:0] _part_1_T_2 = {io_cpu_request_data[15:8], 8'h0}; // @[cache.scala 268:142]
-  wire [15:0] _part_1_T_21 = {_GEN_66[15:8], 8'h0}; // @[cache.scala 269:267]
-  wire [15:0] _part_1_T_22 = io_cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_21; // @[cache.scala 268:79]
-  wire [23:0] _part_2_T_2 = {io_cpu_request_data[23:16], 16'h0}; // @[cache.scala 268:142]
-  wire [23:0] _part_2_T_21 = {_GEN_66[23:16], 16'h0}; // @[cache.scala 269:267]
-  wire [23:0] _part_2_T_22 = io_cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_21; // @[cache.scala 268:79]
-  wire [31:0] _part_3_T_2 = {io_cpu_request_data[31:24], 24'h0}; // @[cache.scala 268:142]
-  wire [31:0] _part_3_T_21 = {_GEN_66[31:24], 24'h0}; // @[cache.scala 269:267]
-  wire [31:0] _part_3_T_22 = io_cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_21; // @[cache.scala 268:79]
-  wire [39:0] _part_4_T_2 = {io_cpu_request_data[39:32], 32'h0}; // @[cache.scala 268:142]
-  wire [39:0] _part_4_T_21 = {_GEN_66[39:32], 32'h0}; // @[cache.scala 269:267]
-  wire [39:0] _part_4_T_22 = io_cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_21; // @[cache.scala 268:79]
-  wire [47:0] _part_5_T_2 = {io_cpu_request_data[47:40], 40'h0}; // @[cache.scala 268:142]
-  wire [47:0] _part_5_T_21 = {_GEN_66[47:40], 40'h0}; // @[cache.scala 269:267]
-  wire [47:0] _part_5_T_22 = io_cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_21; // @[cache.scala 268:79]
-  wire [55:0] _part_6_T_2 = {io_cpu_request_data[55:48], 48'h0}; // @[cache.scala 268:142]
-  wire [55:0] _part_6_T_21 = {_GEN_66[55:48], 48'h0}; // @[cache.scala 269:267]
-  wire [55:0] _part_6_T_22 = io_cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_21; // @[cache.scala 268:79]
-  wire [63:0] _part_7_T_2 = {io_cpu_request_data[63:56], 56'h0}; // @[cache.scala 268:142]
-  wire [63:0] _part_7_T_21 = {_GEN_66[63:56], 56'h0}; // @[cache.scala 269:267]
-  wire [63:0] part__7 = io_cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_21; // @[cache.scala 268:79]
-  wire [63:0] part__0 = {{56'd0}, _part_0_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] part__1 = {{48'd0}, _part_1_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T = part__0 | part__1; // @[cache.scala 276:83]
-  wire [63:0] part__2 = {{40'd0}, _part_2_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_1 = _result_T | part__2; // @[cache.scala 276:83]
-  wire [63:0] part__3 = {{32'd0}, _part_3_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_2 = _result_T_1 | part__3; // @[cache.scala 276:83]
-  wire [63:0] part__4 = {{24'd0}, _part_4_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_3 = _result_T_2 | part__4; // @[cache.scala 276:83]
-  wire [63:0] part__5 = {{16'd0}, _part_5_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_4 = _result_T_3 | part__5; // @[cache.scala 276:83]
-  wire [63:0] part__6 = {{8'd0}, _part_6_T_22}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_5 = _result_T_4 | part__6; // @[cache.scala 276:83]
-  wire [63:0] result = _result_T_5 | part__7; // @[cache.scala 276:83]
-  wire [63:0] cache_data__0 = 4'h0 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__1 = 4'h1 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[127:64]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__2 = 4'h2 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[191:128]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__3 = 4'h3 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[255:192]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__4 = 4'h4 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[319:256]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__5 = 4'h5 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[383:320]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__6 = 4'h6 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[447:384]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__7 = 4'h7 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[511:448]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__8 = 4'h8 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[575:512]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__9 = 4'h9 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[639:576]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__10 = 4'ha == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[703:640]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__11 = 4'hb == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[767:704]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__12 = 4'hc == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[831:768]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__13 = 4'hd == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[895:832]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__14 = 4'he == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[959:896]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data__15 = 4'hf == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[1023:960]; // @[cache.scala 278:{131,131} 277:94]
+  wire [7:0] _GEN_68 = is_match_0 ? 8'h0 : tag_mem_0_io_tag_read_visit; // @[cache.scala 195:41 306:58 308:79]
+  wire  _GEN_69 = is_match_0 | tag_mem_0_io_tag_read_valid; // @[cache.scala 195:41 306:58 309:79]
+  wire  _GEN_70 = tag_mem_0_io_tag_read_dirty; // @[cache.scala 195:41 306:58 310:79]
+  wire [22:0] _GEN_71 = tag_mem_0_io_tag_read_tag; // @[cache.scala 195:41 306:58 311:77]
+  wire [7:0] _GEN_73 = is_match_1 ? 8'h0 : tag_mem_1_io_tag_read_visit; // @[cache.scala 195:41 306:58 308:79]
+  wire  _GEN_74 = is_match_1 | tag_mem_1_io_tag_read_valid; // @[cache.scala 195:41 306:58 309:79]
+  wire  _GEN_75 = tag_mem_1_io_tag_read_dirty; // @[cache.scala 195:41 306:58 310:79]
+  wire [22:0] _GEN_76 = tag_mem_1_io_tag_read_tag; // @[cache.scala 195:41 306:58 311:77]
+  wire [7:0] _GEN_78 = is_match_2 ? 8'h0 : tag_mem_2_io_tag_read_visit; // @[cache.scala 195:41 306:58 308:79]
+  wire  _GEN_79 = is_match_2 | tag_mem_2_io_tag_read_valid; // @[cache.scala 195:41 306:58 309:79]
+  wire  _GEN_80 = tag_mem_2_io_tag_read_dirty; // @[cache.scala 195:41 306:58 310:79]
+  wire [22:0] _GEN_81 = tag_mem_2_io_tag_read_tag; // @[cache.scala 195:41 306:58 311:77]
+  wire [7:0] _GEN_83 = is_match_3 ? 8'h0 : tag_mem_3_io_tag_read_visit; // @[cache.scala 195:41 306:58 308:79]
+  wire  _GEN_84 = is_match_3 | tag_mem_3_io_tag_read_valid; // @[cache.scala 195:41 306:58 309:79]
+  wire  _GEN_85 = tag_mem_3_io_tag_read_dirty; // @[cache.scala 195:41 306:58 310:79]
+  wire [22:0] _GEN_86 = tag_mem_3_io_tag_read_tag; // @[cache.scala 195:41 306:58 311:77]
+  wire [7:0] _part_0_T_22 = cpu_request_mask[0] ? cpu_request_data[7:0] : _GEN_66[7:0]; // @[cache.scala 331:79]
+  wire [15:0] _part_1_T_2 = {cpu_request_data[15:8], 8'h0}; // @[cache.scala 331:136]
+  wire [15:0] _part_1_T_21 = {_GEN_66[15:8], 8'h0}; // @[cache.scala 332:267]
+  wire [15:0] _part_1_T_22 = cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_21; // @[cache.scala 331:79]
+  wire [23:0] _part_2_T_2 = {cpu_request_data[23:16], 16'h0}; // @[cache.scala 331:136]
+  wire [23:0] _part_2_T_21 = {_GEN_66[23:16], 16'h0}; // @[cache.scala 332:267]
+  wire [23:0] _part_2_T_22 = cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_21; // @[cache.scala 331:79]
+  wire [31:0] _part_3_T_2 = {cpu_request_data[31:24], 24'h0}; // @[cache.scala 331:136]
+  wire [31:0] _part_3_T_21 = {_GEN_66[31:24], 24'h0}; // @[cache.scala 332:267]
+  wire [31:0] _part_3_T_22 = cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_21; // @[cache.scala 331:79]
+  wire [39:0] _part_4_T_2 = {cpu_request_data[39:32], 32'h0}; // @[cache.scala 331:136]
+  wire [39:0] _part_4_T_21 = {_GEN_66[39:32], 32'h0}; // @[cache.scala 332:267]
+  wire [39:0] _part_4_T_22 = cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_21; // @[cache.scala 331:79]
+  wire [47:0] _part_5_T_2 = {cpu_request_data[47:40], 40'h0}; // @[cache.scala 331:136]
+  wire [47:0] _part_5_T_21 = {_GEN_66[47:40], 40'h0}; // @[cache.scala 332:267]
+  wire [47:0] _part_5_T_22 = cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_21; // @[cache.scala 331:79]
+  wire [55:0] _part_6_T_2 = {cpu_request_data[55:48], 48'h0}; // @[cache.scala 331:136]
+  wire [55:0] _part_6_T_21 = {_GEN_66[55:48], 48'h0}; // @[cache.scala 332:267]
+  wire [55:0] _part_6_T_22 = cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_21; // @[cache.scala 331:79]
+  wire [63:0] _part_7_T_2 = {cpu_request_data[63:56], 56'h0}; // @[cache.scala 331:136]
+  wire [63:0] _part_7_T_21 = {_GEN_66[63:56], 56'h0}; // @[cache.scala 332:267]
+  wire [63:0] part__7 = cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_21; // @[cache.scala 331:79]
+  wire [63:0] part__0 = {{56'd0}, _part_0_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] part__1 = {{48'd0}, _part_1_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T = part__0 | part__1; // @[cache.scala 339:83]
+  wire [63:0] part__2 = {{40'd0}, _part_2_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_1 = _result_T | part__2; // @[cache.scala 339:83]
+  wire [63:0] part__3 = {{32'd0}, _part_3_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_2 = _result_T_1 | part__3; // @[cache.scala 339:83]
+  wire [63:0] part__4 = {{24'd0}, _part_4_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_3 = _result_T_2 | part__4; // @[cache.scala 339:83]
+  wire [63:0] part__5 = {{16'd0}, _part_5_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_4 = _result_T_3 | part__5; // @[cache.scala 339:83]
+  wire [63:0] part__6 = {{8'd0}, _part_6_T_22}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_5 = _result_T_4 | part__6; // @[cache.scala 339:83]
+  wire [63:0] result = _result_T_5 | part__7; // @[cache.scala 339:83]
+  wire [63:0] cache_data__0 = 4'h0 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__1 = 4'h1 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[127:64]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__2 = 4'h2 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[191:128]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__3 = 4'h3 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[255:192]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__4 = 4'h4 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[319:256]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__5 = 4'h5 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[383:320]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__6 = 4'h6 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[447:384]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__7 = 4'h7 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[511:448]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__8 = 4'h8 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[575:512]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__9 = 4'h9 == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[639:576]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__10 = 4'ha == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[703:640]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__11 = 4'hb == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[767:704]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__12 = 4'hc == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[831:768]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__13 = 4'hd == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[895:832]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__14 = 4'he == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[959:896]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data__15 = 4'hf == cpu_request_addr_reg[6:3] ? result : data_mem_0_io_data_read_data[1023:960]; // @[cache.scala 341:{131,131} 340:94]
   wire [511:0] data_mem_0_io_data_write_data_lo = {cache_data__7,cache_data__6,cache_data__5,cache_data__4,cache_data__3
-    ,cache_data__2,cache_data__1,cache_data__0}; // @[cache.scala 279:102]
+    ,cache_data__2,cache_data__1,cache_data__0}; // @[cache.scala 342:102]
   wire [1023:0] _data_mem_0_io_data_write_data_T = {cache_data__15,cache_data__14,cache_data__13,cache_data__12,
-    cache_data__11,cache_data__10,cache_data__9,cache_data__8,data_mem_0_io_data_write_data_lo}; // @[cache.scala 279:102]
-  wire  _GEN_213 = is_match_0 | tag_mem_0_io_tag_read_valid; // @[cache.scala 162:41 256:66 260:87]
-  wire  _GEN_214 = is_match_0 | tag_mem_0_io_tag_read_dirty; // @[cache.scala 162:41 256:66 261:87]
-  wire [22:0] _GEN_215 = is_match_0 ? cpu_request_addr_tag : tag_mem_0_io_tag_read_tag; // @[cache.scala 162:41 256:66 262:85]
-  wire [1023:0] _GEN_216 = is_match_0 ? _data_mem_0_io_data_write_data_T : data_mem_0_io_data_read_data; // @[cache.scala 163:43 256:66 279:88]
-  wire [7:0] _part_0_T_45 = io_cpu_request_mask[0] ? io_cpu_request_data[7:0] : _GEN_50[7:0]; // @[cache.scala 268:79]
-  wire [15:0] _part_1_T_44 = {_GEN_50[15:8], 8'h0}; // @[cache.scala 269:267]
-  wire [15:0] _part_1_T_45 = io_cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_44; // @[cache.scala 268:79]
-  wire [23:0] _part_2_T_44 = {_GEN_50[23:16], 16'h0}; // @[cache.scala 269:267]
-  wire [23:0] _part_2_T_45 = io_cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_44; // @[cache.scala 268:79]
-  wire [31:0] _part_3_T_44 = {_GEN_50[31:24], 24'h0}; // @[cache.scala 269:267]
-  wire [31:0] _part_3_T_45 = io_cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_44; // @[cache.scala 268:79]
-  wire [39:0] _part_4_T_44 = {_GEN_50[39:32], 32'h0}; // @[cache.scala 269:267]
-  wire [39:0] _part_4_T_45 = io_cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_44; // @[cache.scala 268:79]
-  wire [47:0] _part_5_T_44 = {_GEN_50[47:40], 40'h0}; // @[cache.scala 269:267]
-  wire [47:0] _part_5_T_45 = io_cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_44; // @[cache.scala 268:79]
-  wire [55:0] _part_6_T_44 = {_GEN_50[55:48], 48'h0}; // @[cache.scala 269:267]
-  wire [55:0] _part_6_T_45 = io_cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_44; // @[cache.scala 268:79]
-  wire [63:0] _part_7_T_44 = {_GEN_50[63:56], 56'h0}; // @[cache.scala 269:267]
-  wire [63:0] part_1_7 = io_cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_44; // @[cache.scala 268:79]
-  wire [63:0] part_1_0 = {{56'd0}, _part_0_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] part_1_1 = {{48'd0}, _part_1_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_6 = part_1_0 | part_1_1; // @[cache.scala 276:83]
-  wire [63:0] part_1_2 = {{40'd0}, _part_2_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_7 = _result_T_6 | part_1_2; // @[cache.scala 276:83]
-  wire [63:0] part_1_3 = {{32'd0}, _part_3_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_8 = _result_T_7 | part_1_3; // @[cache.scala 276:83]
-  wire [63:0] part_1_4 = {{24'd0}, _part_4_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_9 = _result_T_8 | part_1_4; // @[cache.scala 276:83]
-  wire [63:0] part_1_5 = {{16'd0}, _part_5_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_10 = _result_T_9 | part_1_5; // @[cache.scala 276:83]
-  wire [63:0] part_1_6 = {{8'd0}, _part_6_T_45}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_11 = _result_T_10 | part_1_6; // @[cache.scala 276:83]
-  wire [63:0] result_1 = _result_T_11 | part_1_7; // @[cache.scala 276:83]
-  wire [63:0] cache_data_1_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[127:64]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[191:128]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[255:192]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[319:256]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[383:320]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[447:384]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[511:448]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[575:512]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[639:576]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[703:640]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[767:704]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[831:768]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[895:832]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_14 = 4'he == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[959:896]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_1_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[1023:960]; // @[cache.scala 278:{131,131} 277:94]
+    cache_data__11,cache_data__10,cache_data__9,cache_data__8,data_mem_0_io_data_write_data_lo}; // @[cache.scala 342:102]
+  wire  _GEN_232 = is_match_0 | _GEN_69; // @[cache.scala 319:66 323:87]
+  wire  _GEN_233 = is_match_0 | _GEN_70; // @[cache.scala 319:66 324:87]
+  wire [22:0] _GEN_234 = is_match_0 ? tag_mem_0_io_tag_read_tag : _GEN_71; // @[cache.scala 319:66 325:85]
+  wire [1023:0] _GEN_235 = is_match_0 ? _data_mem_0_io_data_write_data_T : data_mem_0_io_data_read_data; // @[cache.scala 196:43 319:66 342:88]
+  wire [7:0] _part_0_T_45 = cpu_request_mask[0] ? cpu_request_data[7:0] : _GEN_50[7:0]; // @[cache.scala 331:79]
+  wire [15:0] _part_1_T_44 = {_GEN_50[15:8], 8'h0}; // @[cache.scala 332:267]
+  wire [15:0] _part_1_T_45 = cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_44; // @[cache.scala 331:79]
+  wire [23:0] _part_2_T_44 = {_GEN_50[23:16], 16'h0}; // @[cache.scala 332:267]
+  wire [23:0] _part_2_T_45 = cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_44; // @[cache.scala 331:79]
+  wire [31:0] _part_3_T_44 = {_GEN_50[31:24], 24'h0}; // @[cache.scala 332:267]
+  wire [31:0] _part_3_T_45 = cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_44; // @[cache.scala 331:79]
+  wire [39:0] _part_4_T_44 = {_GEN_50[39:32], 32'h0}; // @[cache.scala 332:267]
+  wire [39:0] _part_4_T_45 = cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_44; // @[cache.scala 331:79]
+  wire [47:0] _part_5_T_44 = {_GEN_50[47:40], 40'h0}; // @[cache.scala 332:267]
+  wire [47:0] _part_5_T_45 = cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_44; // @[cache.scala 331:79]
+  wire [55:0] _part_6_T_44 = {_GEN_50[55:48], 48'h0}; // @[cache.scala 332:267]
+  wire [55:0] _part_6_T_45 = cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_44; // @[cache.scala 331:79]
+  wire [63:0] _part_7_T_44 = {_GEN_50[63:56], 56'h0}; // @[cache.scala 332:267]
+  wire [63:0] part_1_7 = cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_44; // @[cache.scala 331:79]
+  wire [63:0] part_1_0 = {{56'd0}, _part_0_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] part_1_1 = {{48'd0}, _part_1_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_6 = part_1_0 | part_1_1; // @[cache.scala 339:83]
+  wire [63:0] part_1_2 = {{40'd0}, _part_2_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_7 = _result_T_6 | part_1_2; // @[cache.scala 339:83]
+  wire [63:0] part_1_3 = {{32'd0}, _part_3_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_8 = _result_T_7 | part_1_3; // @[cache.scala 339:83]
+  wire [63:0] part_1_4 = {{24'd0}, _part_4_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_9 = _result_T_8 | part_1_4; // @[cache.scala 339:83]
+  wire [63:0] part_1_5 = {{16'd0}, _part_5_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_10 = _result_T_9 | part_1_5; // @[cache.scala 339:83]
+  wire [63:0] part_1_6 = {{8'd0}, _part_6_T_45}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_11 = _result_T_10 | part_1_6; // @[cache.scala 339:83]
+  wire [63:0] result_1 = _result_T_11 | part_1_7; // @[cache.scala 339:83]
+  wire [63:0] cache_data_1_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[127:64]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[191:128]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[255:192]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[319:256]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[383:320]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[447:384]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[511:448]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[575:512]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[639:576]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[703:640]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[767:704]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[831:768]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[895:832]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_14 = 4'he == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[959:896]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_1_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_1 : data_mem_1_io_data_read_data[1023:960]; // @[cache.scala 341:{131,131} 340:94]
   wire [511:0] data_mem_1_io_data_write_data_lo = {cache_data_1_7,cache_data_1_6,cache_data_1_5,cache_data_1_4,
-    cache_data_1_3,cache_data_1_2,cache_data_1_1,cache_data_1_0}; // @[cache.scala 279:102]
+    cache_data_1_3,cache_data_1_2,cache_data_1_1,cache_data_1_0}; // @[cache.scala 342:102]
   wire [1023:0] _data_mem_1_io_data_write_data_T = {cache_data_1_15,cache_data_1_14,cache_data_1_13,cache_data_1_12,
-    cache_data_1_11,cache_data_1_10,cache_data_1_9,cache_data_1_8,data_mem_1_io_data_write_data_lo}; // @[cache.scala 279:102]
-  wire  _GEN_363 = is_match_1 | tag_mem_1_io_tag_read_valid; // @[cache.scala 162:41 256:66 260:87]
-  wire  _GEN_364 = is_match_1 | tag_mem_1_io_tag_read_dirty; // @[cache.scala 162:41 256:66 261:87]
-  wire [22:0] _GEN_365 = is_match_1 ? cpu_request_addr_tag : tag_mem_1_io_tag_read_tag; // @[cache.scala 162:41 256:66 262:85]
-  wire [1023:0] _GEN_366 = is_match_1 ? _data_mem_1_io_data_write_data_T : data_mem_1_io_data_read_data; // @[cache.scala 163:43 256:66 279:88]
-  wire [7:0] _part_0_T_68 = io_cpu_request_mask[0] ? io_cpu_request_data[7:0] : _GEN_18[7:0]; // @[cache.scala 268:79]
-  wire [15:0] _part_1_T_67 = {_GEN_18[15:8], 8'h0}; // @[cache.scala 269:267]
-  wire [15:0] _part_1_T_68 = io_cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_67; // @[cache.scala 268:79]
-  wire [23:0] _part_2_T_67 = {_GEN_18[23:16], 16'h0}; // @[cache.scala 269:267]
-  wire [23:0] _part_2_T_68 = io_cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_67; // @[cache.scala 268:79]
-  wire [31:0] _part_3_T_67 = {_GEN_18[31:24], 24'h0}; // @[cache.scala 269:267]
-  wire [31:0] _part_3_T_68 = io_cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_67; // @[cache.scala 268:79]
-  wire [39:0] _part_4_T_67 = {_GEN_18[39:32], 32'h0}; // @[cache.scala 269:267]
-  wire [39:0] _part_4_T_68 = io_cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_67; // @[cache.scala 268:79]
-  wire [47:0] _part_5_T_67 = {_GEN_18[47:40], 40'h0}; // @[cache.scala 269:267]
-  wire [47:0] _part_5_T_68 = io_cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_67; // @[cache.scala 268:79]
-  wire [55:0] _part_6_T_67 = {_GEN_18[55:48], 48'h0}; // @[cache.scala 269:267]
-  wire [55:0] _part_6_T_68 = io_cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_67; // @[cache.scala 268:79]
-  wire [63:0] _part_7_T_67 = {_GEN_18[63:56], 56'h0}; // @[cache.scala 269:267]
-  wire [63:0] part_2_7 = io_cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_67; // @[cache.scala 268:79]
-  wire [63:0] part_2_0 = {{56'd0}, _part_0_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] part_2_1 = {{48'd0}, _part_1_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_12 = part_2_0 | part_2_1; // @[cache.scala 276:83]
-  wire [63:0] part_2_2 = {{40'd0}, _part_2_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_13 = _result_T_12 | part_2_2; // @[cache.scala 276:83]
-  wire [63:0] part_2_3 = {{32'd0}, _part_3_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_14 = _result_T_13 | part_2_3; // @[cache.scala 276:83]
-  wire [63:0] part_2_4 = {{24'd0}, _part_4_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_15 = _result_T_14 | part_2_4; // @[cache.scala 276:83]
-  wire [63:0] part_2_5 = {{16'd0}, _part_5_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_16 = _result_T_15 | part_2_5; // @[cache.scala 276:83]
-  wire [63:0] part_2_6 = {{8'd0}, _part_6_T_68}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_17 = _result_T_16 | part_2_6; // @[cache.scala 276:83]
-  wire [63:0] result_2 = _result_T_17 | part_2_7; // @[cache.scala 276:83]
-  wire [63:0] cache_data_2_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[127:64]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[191:128]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[255:192]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[319:256]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[383:320]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[447:384]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[511:448]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[575:512]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[639:576]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[703:640]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[767:704]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[831:768]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[895:832]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_14 = 4'he == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[959:896]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_2_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[1023:960]; // @[cache.scala 278:{131,131} 277:94]
+    cache_data_1_11,cache_data_1_10,cache_data_1_9,cache_data_1_8,data_mem_1_io_data_write_data_lo}; // @[cache.scala 342:102]
+  wire  _GEN_381 = is_match_1 | _GEN_74; // @[cache.scala 319:66 323:87]
+  wire  _GEN_382 = is_match_1 | _GEN_75; // @[cache.scala 319:66 324:87]
+  wire [22:0] _GEN_383 = is_match_1 ? tag_mem_1_io_tag_read_tag : _GEN_76; // @[cache.scala 319:66 325:85]
+  wire [1023:0] _GEN_384 = is_match_1 ? _data_mem_1_io_data_write_data_T : data_mem_1_io_data_read_data; // @[cache.scala 196:43 319:66 342:88]
+  wire [7:0] _part_0_T_68 = cpu_request_mask[0] ? cpu_request_data[7:0] : _GEN_18[7:0]; // @[cache.scala 331:79]
+  wire [15:0] _part_1_T_67 = {_GEN_18[15:8], 8'h0}; // @[cache.scala 332:267]
+  wire [15:0] _part_1_T_68 = cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_67; // @[cache.scala 331:79]
+  wire [23:0] _part_2_T_67 = {_GEN_18[23:16], 16'h0}; // @[cache.scala 332:267]
+  wire [23:0] _part_2_T_68 = cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_67; // @[cache.scala 331:79]
+  wire [31:0] _part_3_T_67 = {_GEN_18[31:24], 24'h0}; // @[cache.scala 332:267]
+  wire [31:0] _part_3_T_68 = cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_67; // @[cache.scala 331:79]
+  wire [39:0] _part_4_T_67 = {_GEN_18[39:32], 32'h0}; // @[cache.scala 332:267]
+  wire [39:0] _part_4_T_68 = cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_67; // @[cache.scala 331:79]
+  wire [47:0] _part_5_T_67 = {_GEN_18[47:40], 40'h0}; // @[cache.scala 332:267]
+  wire [47:0] _part_5_T_68 = cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_67; // @[cache.scala 331:79]
+  wire [55:0] _part_6_T_67 = {_GEN_18[55:48], 48'h0}; // @[cache.scala 332:267]
+  wire [55:0] _part_6_T_68 = cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_67; // @[cache.scala 331:79]
+  wire [63:0] _part_7_T_67 = {_GEN_18[63:56], 56'h0}; // @[cache.scala 332:267]
+  wire [63:0] part_2_7 = cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_67; // @[cache.scala 331:79]
+  wire [63:0] part_2_0 = {{56'd0}, _part_0_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] part_2_1 = {{48'd0}, _part_1_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_12 = part_2_0 | part_2_1; // @[cache.scala 339:83]
+  wire [63:0] part_2_2 = {{40'd0}, _part_2_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_13 = _result_T_12 | part_2_2; // @[cache.scala 339:83]
+  wire [63:0] part_2_3 = {{32'd0}, _part_3_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_14 = _result_T_13 | part_2_3; // @[cache.scala 339:83]
+  wire [63:0] part_2_4 = {{24'd0}, _part_4_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_15 = _result_T_14 | part_2_4; // @[cache.scala 339:83]
+  wire [63:0] part_2_5 = {{16'd0}, _part_5_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_16 = _result_T_15 | part_2_5; // @[cache.scala 339:83]
+  wire [63:0] part_2_6 = {{8'd0}, _part_6_T_68}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_17 = _result_T_16 | part_2_6; // @[cache.scala 339:83]
+  wire [63:0] result_2 = _result_T_17 | part_2_7; // @[cache.scala 339:83]
+  wire [63:0] cache_data_2_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[127:64]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[191:128]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[255:192]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[319:256]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[383:320]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[447:384]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[511:448]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[575:512]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[639:576]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[703:640]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[767:704]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[831:768]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[895:832]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_14 = 4'he == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[959:896]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_2_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_2 : data_mem_2_io_data_read_data[1023:960]; // @[cache.scala 341:{131,131} 340:94]
   wire [511:0] data_mem_2_io_data_write_data_lo = {cache_data_2_7,cache_data_2_6,cache_data_2_5,cache_data_2_4,
-    cache_data_2_3,cache_data_2_2,cache_data_2_1,cache_data_2_0}; // @[cache.scala 279:102]
+    cache_data_2_3,cache_data_2_2,cache_data_2_1,cache_data_2_0}; // @[cache.scala 342:102]
   wire [1023:0] _data_mem_2_io_data_write_data_T = {cache_data_2_15,cache_data_2_14,cache_data_2_13,cache_data_2_12,
-    cache_data_2_11,cache_data_2_10,cache_data_2_9,cache_data_2_8,data_mem_2_io_data_write_data_lo}; // @[cache.scala 279:102]
-  wire  _GEN_513 = is_match_2 | tag_mem_2_io_tag_read_valid; // @[cache.scala 162:41 256:66 260:87]
-  wire  _GEN_514 = is_match_2 | tag_mem_2_io_tag_read_dirty; // @[cache.scala 162:41 256:66 261:87]
-  wire [22:0] _GEN_515 = is_match_2 ? cpu_request_addr_tag : tag_mem_2_io_tag_read_tag; // @[cache.scala 162:41 256:66 262:85]
-  wire [1023:0] _GEN_516 = is_match_2 ? _data_mem_2_io_data_write_data_T : data_mem_2_io_data_read_data; // @[cache.scala 163:43 256:66 279:88]
-  wire [7:0] _part_0_T_91 = io_cpu_request_mask[0] ? io_cpu_request_data[7:0] : _GEN_34[7:0]; // @[cache.scala 268:79]
-  wire [15:0] _part_1_T_90 = {_GEN_34[15:8], 8'h0}; // @[cache.scala 269:267]
-  wire [15:0] _part_1_T_91 = io_cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_90; // @[cache.scala 268:79]
-  wire [23:0] _part_2_T_90 = {_GEN_34[23:16], 16'h0}; // @[cache.scala 269:267]
-  wire [23:0] _part_2_T_91 = io_cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_90; // @[cache.scala 268:79]
-  wire [31:0] _part_3_T_90 = {_GEN_34[31:24], 24'h0}; // @[cache.scala 269:267]
-  wire [31:0] _part_3_T_91 = io_cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_90; // @[cache.scala 268:79]
-  wire [39:0] _part_4_T_90 = {_GEN_34[39:32], 32'h0}; // @[cache.scala 269:267]
-  wire [39:0] _part_4_T_91 = io_cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_90; // @[cache.scala 268:79]
-  wire [47:0] _part_5_T_90 = {_GEN_34[47:40], 40'h0}; // @[cache.scala 269:267]
-  wire [47:0] _part_5_T_91 = io_cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_90; // @[cache.scala 268:79]
-  wire [55:0] _part_6_T_90 = {_GEN_34[55:48], 48'h0}; // @[cache.scala 269:267]
-  wire [55:0] _part_6_T_91 = io_cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_90; // @[cache.scala 268:79]
-  wire [63:0] _part_7_T_90 = {_GEN_34[63:56], 56'h0}; // @[cache.scala 269:267]
-  wire [63:0] part_3_7 = io_cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_90; // @[cache.scala 268:79]
-  wire [63:0] part_3_0 = {{56'd0}, _part_0_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] part_3_1 = {{48'd0}, _part_1_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_18 = part_3_0 | part_3_1; // @[cache.scala 276:83]
-  wire [63:0] part_3_2 = {{40'd0}, _part_2_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_19 = _result_T_18 | part_3_2; // @[cache.scala 276:83]
-  wire [63:0] part_3_3 = {{32'd0}, _part_3_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_20 = _result_T_19 | part_3_3; // @[cache.scala 276:83]
-  wire [63:0] part_3_4 = {{24'd0}, _part_4_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_21 = _result_T_20 | part_3_4; // @[cache.scala 276:83]
-  wire [63:0] part_3_5 = {{16'd0}, _part_5_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_22 = _result_T_21 | part_3_5; // @[cache.scala 276:83]
-  wire [63:0] part_3_6 = {{8'd0}, _part_6_T_91}; // @[cache.scala 264:72 268:73]
-  wire [63:0] _result_T_23 = _result_T_22 | part_3_6; // @[cache.scala 276:83]
-  wire [63:0] result_3 = _result_T_23 | part_3_7; // @[cache.scala 276:83]
-  wire [63:0] cache_data_3_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[127:64]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[191:128]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[255:192]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[319:256]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[383:320]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[447:384]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[511:448]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[575:512]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[639:576]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[703:640]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[767:704]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[831:768]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[895:832]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_14 = 4'he == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[959:896]; // @[cache.scala 278:{131,131} 277:94]
-  wire [63:0] cache_data_3_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[1023:960]; // @[cache.scala 278:{131,131} 277:94]
+    cache_data_2_11,cache_data_2_10,cache_data_2_9,cache_data_2_8,data_mem_2_io_data_write_data_lo}; // @[cache.scala 342:102]
+  wire  _GEN_530 = is_match_2 | _GEN_79; // @[cache.scala 319:66 323:87]
+  wire  _GEN_531 = is_match_2 | _GEN_80; // @[cache.scala 319:66 324:87]
+  wire [22:0] _GEN_532 = is_match_2 ? tag_mem_2_io_tag_read_tag : _GEN_81; // @[cache.scala 319:66 325:85]
+  wire [1023:0] _GEN_533 = is_match_2 ? _data_mem_2_io_data_write_data_T : data_mem_2_io_data_read_data; // @[cache.scala 196:43 319:66 342:88]
+  wire [7:0] _part_0_T_91 = cpu_request_mask[0] ? cpu_request_data[7:0] : _GEN_34[7:0]; // @[cache.scala 331:79]
+  wire [15:0] _part_1_T_90 = {_GEN_34[15:8], 8'h0}; // @[cache.scala 332:267]
+  wire [15:0] _part_1_T_91 = cpu_request_mask[1] ? _part_1_T_2 : _part_1_T_90; // @[cache.scala 331:79]
+  wire [23:0] _part_2_T_90 = {_GEN_34[23:16], 16'h0}; // @[cache.scala 332:267]
+  wire [23:0] _part_2_T_91 = cpu_request_mask[2] ? _part_2_T_2 : _part_2_T_90; // @[cache.scala 331:79]
+  wire [31:0] _part_3_T_90 = {_GEN_34[31:24], 24'h0}; // @[cache.scala 332:267]
+  wire [31:0] _part_3_T_91 = cpu_request_mask[3] ? _part_3_T_2 : _part_3_T_90; // @[cache.scala 331:79]
+  wire [39:0] _part_4_T_90 = {_GEN_34[39:32], 32'h0}; // @[cache.scala 332:267]
+  wire [39:0] _part_4_T_91 = cpu_request_mask[4] ? _part_4_T_2 : _part_4_T_90; // @[cache.scala 331:79]
+  wire [47:0] _part_5_T_90 = {_GEN_34[47:40], 40'h0}; // @[cache.scala 332:267]
+  wire [47:0] _part_5_T_91 = cpu_request_mask[5] ? _part_5_T_2 : _part_5_T_90; // @[cache.scala 331:79]
+  wire [55:0] _part_6_T_90 = {_GEN_34[55:48], 48'h0}; // @[cache.scala 332:267]
+  wire [55:0] _part_6_T_91 = cpu_request_mask[6] ? _part_6_T_2 : _part_6_T_90; // @[cache.scala 331:79]
+  wire [63:0] _part_7_T_90 = {_GEN_34[63:56], 56'h0}; // @[cache.scala 332:267]
+  wire [63:0] part_3_7 = cpu_request_mask[7] ? _part_7_T_2 : _part_7_T_90; // @[cache.scala 331:79]
+  wire [63:0] part_3_0 = {{56'd0}, _part_0_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] part_3_1 = {{48'd0}, _part_1_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_18 = part_3_0 | part_3_1; // @[cache.scala 339:83]
+  wire [63:0] part_3_2 = {{40'd0}, _part_2_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_19 = _result_T_18 | part_3_2; // @[cache.scala 339:83]
+  wire [63:0] part_3_3 = {{32'd0}, _part_3_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_20 = _result_T_19 | part_3_3; // @[cache.scala 339:83]
+  wire [63:0] part_3_4 = {{24'd0}, _part_4_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_21 = _result_T_20 | part_3_4; // @[cache.scala 339:83]
+  wire [63:0] part_3_5 = {{16'd0}, _part_5_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_22 = _result_T_21 | part_3_5; // @[cache.scala 339:83]
+  wire [63:0] part_3_6 = {{8'd0}, _part_6_T_91}; // @[cache.scala 327:72 331:73]
+  wire [63:0] _result_T_23 = _result_T_22 | part_3_6; // @[cache.scala 339:83]
+  wire [63:0] result_3 = _result_T_23 | part_3_7; // @[cache.scala 339:83]
+  wire [63:0] cache_data_3_0 = 4'h0 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_1 = 4'h1 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[127:64]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_2 = 4'h2 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[191:128]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_3 = 4'h3 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[255:192]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_4 = 4'h4 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[319:256]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_5 = 4'h5 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[383:320]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_6 = 4'h6 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[447:384]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_7 = 4'h7 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[511:448]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_8 = 4'h8 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[575:512]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_9 = 4'h9 == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[639:576]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_10 = 4'ha == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[703:640]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_11 = 4'hb == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[767:704]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_12 = 4'hc == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[831:768]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_13 = 4'hd == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[895:832]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_14 = 4'he == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[959:896]; // @[cache.scala 341:{131,131} 340:94]
+  wire [63:0] cache_data_3_15 = 4'hf == cpu_request_addr_reg[6:3] ? result_3 : data_mem_3_io_data_read_data[1023:960]; // @[cache.scala 341:{131,131} 340:94]
   wire [511:0] data_mem_3_io_data_write_data_lo = {cache_data_3_7,cache_data_3_6,cache_data_3_5,cache_data_3_4,
-    cache_data_3_3,cache_data_3_2,cache_data_3_1,cache_data_3_0}; // @[cache.scala 279:102]
+    cache_data_3_3,cache_data_3_2,cache_data_3_1,cache_data_3_0}; // @[cache.scala 342:102]
   wire [1023:0] _data_mem_3_io_data_write_data_T = {cache_data_3_15,cache_data_3_14,cache_data_3_13,cache_data_3_12,
-    cache_data_3_11,cache_data_3_10,cache_data_3_9,cache_data_3_8,data_mem_3_io_data_write_data_lo}; // @[cache.scala 279:102]
-  wire  _GEN_663 = is_match_3 | tag_mem_3_io_tag_read_valid; // @[cache.scala 162:41 256:66 260:87]
-  wire  _GEN_664 = is_match_3 | tag_mem_3_io_tag_read_dirty; // @[cache.scala 162:41 256:66 261:87]
-  wire [22:0] _GEN_665 = is_match_3 ? cpu_request_addr_tag : tag_mem_3_io_tag_read_tag; // @[cache.scala 162:41 256:66 262:85]
-  wire [1023:0] _GEN_666 = is_match_3 ? _data_mem_3_io_data_write_data_T : data_mem_3_io_data_read_data; // @[cache.scala 163:43 256:66 279:88]
-  wire  _GEN_667 = io_cpu_request_rw & is_match_0; // @[cache.scala 161:45 254:56]
-  wire  _GEN_669 = io_cpu_request_rw ? _GEN_213 : tag_mem_0_io_tag_read_valid; // @[cache.scala 162:41 254:56]
-  wire  _GEN_670 = io_cpu_request_rw ? _GEN_214 : tag_mem_0_io_tag_read_dirty; // @[cache.scala 162:41 254:56]
-  wire [22:0] _GEN_671 = io_cpu_request_rw ? _GEN_215 : tag_mem_0_io_tag_read_tag; // @[cache.scala 162:41 254:56]
-  wire [1023:0] _GEN_672 = io_cpu_request_rw ? _GEN_216 : data_mem_0_io_data_read_data; // @[cache.scala 163:43 254:56]
-  wire  _GEN_673 = io_cpu_request_rw & is_match_1; // @[cache.scala 161:45 254:56]
-  wire  _GEN_675 = io_cpu_request_rw ? _GEN_363 : tag_mem_1_io_tag_read_valid; // @[cache.scala 162:41 254:56]
-  wire  _GEN_676 = io_cpu_request_rw ? _GEN_364 : tag_mem_1_io_tag_read_dirty; // @[cache.scala 162:41 254:56]
-  wire [22:0] _GEN_677 = io_cpu_request_rw ? _GEN_365 : tag_mem_1_io_tag_read_tag; // @[cache.scala 162:41 254:56]
-  wire [1023:0] _GEN_678 = io_cpu_request_rw ? _GEN_366 : data_mem_1_io_data_read_data; // @[cache.scala 163:43 254:56]
-  wire  _GEN_679 = io_cpu_request_rw & is_match_2; // @[cache.scala 161:45 254:56]
-  wire  _GEN_681 = io_cpu_request_rw ? _GEN_513 : tag_mem_2_io_tag_read_valid; // @[cache.scala 162:41 254:56]
-  wire  _GEN_682 = io_cpu_request_rw ? _GEN_514 : tag_mem_2_io_tag_read_dirty; // @[cache.scala 162:41 254:56]
-  wire [22:0] _GEN_683 = io_cpu_request_rw ? _GEN_515 : tag_mem_2_io_tag_read_tag; // @[cache.scala 162:41 254:56]
-  wire [1023:0] _GEN_684 = io_cpu_request_rw ? _GEN_516 : data_mem_2_io_data_read_data; // @[cache.scala 163:43 254:56]
-  wire  _GEN_685 = io_cpu_request_rw & is_match_3; // @[cache.scala 161:45 254:56]
-  wire  _GEN_687 = io_cpu_request_rw ? _GEN_663 : tag_mem_3_io_tag_read_valid; // @[cache.scala 162:41 254:56]
-  wire  _GEN_688 = io_cpu_request_rw ? _GEN_664 : tag_mem_3_io_tag_read_dirty; // @[cache.scala 162:41 254:56]
-  wire [22:0] _GEN_689 = io_cpu_request_rw ? _GEN_665 : tag_mem_3_io_tag_read_tag; // @[cache.scala 162:41 254:56]
-  wire [1023:0] _GEN_690 = io_cpu_request_rw ? _GEN_666 : data_mem_3_io_data_read_data; // @[cache.scala 163:43 254:56]
-  wire  compare_1_0 = tag_mem_1_io_tag_read_visit > tag_mem_0_io_tag_read_visit; // @[cache.scala 291:68]
-  wire  compare_2_3 = tag_mem_3_io_tag_read_visit > tag_mem_2_io_tag_read_visit; // @[cache.scala 292:68]
-  wire [7:0] _max_01_or_23_T = compare_2_3 ? tag_mem_3_io_tag_read_visit : tag_mem_2_io_tag_read_visit; // @[cache.scala 293:63]
-  wire [7:0] _max_01_or_23_T_1 = compare_1_0 ? tag_mem_1_io_tag_read_visit : tag_mem_0_io_tag_read_visit; // @[cache.scala 293:102]
-  wire  max_01_or_23 = _max_01_or_23_T > _max_01_or_23_T_1; // @[cache.scala 293:97]
-  wire  _max_T = max_01_or_23 ? compare_2_3 : compare_1_0; // @[cache.scala 294:69]
+    cache_data_3_11,cache_data_3_10,cache_data_3_9,cache_data_3_8,data_mem_3_io_data_write_data_lo}; // @[cache.scala 342:102]
+  wire  _GEN_679 = is_match_3 | _GEN_84; // @[cache.scala 319:66 323:87]
+  wire  _GEN_680 = is_match_3 | _GEN_85; // @[cache.scala 319:66 324:87]
+  wire [22:0] _GEN_681 = is_match_3 ? tag_mem_3_io_tag_read_tag : _GEN_86; // @[cache.scala 319:66 325:85]
+  wire [1023:0] _GEN_682 = is_match_3 ? _data_mem_3_io_data_write_data_T : data_mem_3_io_data_read_data; // @[cache.scala 196:43 319:66 342:88]
+  wire  _GEN_683 = cpu_request_rw & is_match_0; // @[cache.scala 194:45 317:53]
+  wire  _GEN_685 = cpu_request_rw ? _GEN_232 : _GEN_69; // @[cache.scala 317:53]
+  wire  _GEN_686 = cpu_request_rw ? _GEN_233 : _GEN_70; // @[cache.scala 317:53]
+  wire [22:0] _GEN_687 = cpu_request_rw ? _GEN_234 : _GEN_71; // @[cache.scala 317:53]
+  wire [1023:0] _GEN_688 = cpu_request_rw ? _GEN_235 : data_mem_0_io_data_read_data; // @[cache.scala 196:43 317:53]
+  wire  _GEN_689 = cpu_request_rw & is_match_1; // @[cache.scala 194:45 317:53]
+  wire  _GEN_691 = cpu_request_rw ? _GEN_381 : _GEN_74; // @[cache.scala 317:53]
+  wire  _GEN_692 = cpu_request_rw ? _GEN_382 : _GEN_75; // @[cache.scala 317:53]
+  wire [22:0] _GEN_693 = cpu_request_rw ? _GEN_383 : _GEN_76; // @[cache.scala 317:53]
+  wire [1023:0] _GEN_694 = cpu_request_rw ? _GEN_384 : data_mem_1_io_data_read_data; // @[cache.scala 196:43 317:53]
+  wire  _GEN_695 = cpu_request_rw & is_match_2; // @[cache.scala 194:45 317:53]
+  wire  _GEN_697 = cpu_request_rw ? _GEN_530 : _GEN_79; // @[cache.scala 317:53]
+  wire  _GEN_698 = cpu_request_rw ? _GEN_531 : _GEN_80; // @[cache.scala 317:53]
+  wire [22:0] _GEN_699 = cpu_request_rw ? _GEN_532 : _GEN_81; // @[cache.scala 317:53]
+  wire [1023:0] _GEN_700 = cpu_request_rw ? _GEN_533 : data_mem_2_io_data_read_data; // @[cache.scala 196:43 317:53]
+  wire  _GEN_701 = cpu_request_rw & is_match_3; // @[cache.scala 194:45 317:53]
+  wire  _GEN_703 = cpu_request_rw ? _GEN_679 : _GEN_84; // @[cache.scala 317:53]
+  wire  _GEN_704 = cpu_request_rw ? _GEN_680 : _GEN_85; // @[cache.scala 317:53]
+  wire [22:0] _GEN_705 = cpu_request_rw ? _GEN_681 : _GEN_86; // @[cache.scala 317:53]
+  wire [1023:0] _GEN_706 = cpu_request_rw ? _GEN_682 : data_mem_3_io_data_read_data; // @[cache.scala 196:43 317:53]
+  wire  compare_1_0 = tag_mem_1_io_tag_read_visit > tag_mem_0_io_tag_read_visit; // @[cache.scala 364:68]
+  wire  compare_2_3 = tag_mem_3_io_tag_read_visit > tag_mem_2_io_tag_read_visit; // @[cache.scala 365:68]
+  wire [7:0] _max_01_or_23_T = compare_2_3 ? tag_mem_3_io_tag_read_visit : tag_mem_2_io_tag_read_visit; // @[cache.scala 366:63]
+  wire [7:0] _max_01_or_23_T_1 = compare_1_0 ? tag_mem_1_io_tag_read_visit : tag_mem_0_io_tag_read_visit; // @[cache.scala 366:102]
+  wire  max_01_or_23 = _max_01_or_23_T > _max_01_or_23_T_1; // @[cache.scala 366:97]
+  wire  _max_T = max_01_or_23 ? compare_2_3 : compare_1_0; // @[cache.scala 367:69]
   wire [1:0] _max_T_1 = {max_01_or_23,_max_T}; // @[Cat.scala 31:58]
-  wire  _max_T_2 = ~tag_mem_1_io_tag_read_valid; // @[cache.scala 299:97]
-  wire  _max_T_3 = ~tag_mem_2_io_tag_read_valid; // @[cache.scala 299:144]
-  wire  _max_T_4 = ~tag_mem_3_io_tag_read_valid; // @[cache.scala 299:191]
+  wire  _max_T_2 = ~tag_mem_1_io_tag_read_valid; // @[cache.scala 372:97]
+  wire  _max_T_3 = ~tag_mem_2_io_tag_read_valid; // @[cache.scala 372:144]
+  wire  _max_T_4 = ~tag_mem_3_io_tag_read_valid; // @[cache.scala 372:191]
   wire [1:0] _max_T_5 = _max_T_4 ? 2'h3 : 2'h0; // @[Mux.scala 101:16]
   wire [1:0] _max_T_6 = _max_T_3 ? 2'h2 : _max_T_5; // @[Mux.scala 101:16]
   wire [1:0] _max_T_7 = _max_T_2 ? 2'h1 : _max_T_6; // @[Mux.scala 101:16]
   wire [1:0] max = tag_mem_0_io_tag_read_valid & tag_mem_1_io_tag_read_valid & tag_mem_2_io_tag_read_valid &
-    tag_mem_3_io_tag_read_valid ? _max_T_1 : _max_T_7; // @[cache.scala 288:92 294:45 299:45]
-  wire  _T_28 = 2'h0 == max; // @[cache.scala 307:50]
-  wire [2:0] _GEN_693 = tag_mem_0_io_tag_read_valid | ~tag_mem_0_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 321:118 322:68 328:68]
-  wire  _GEN_696 = 2'h0 == max | tag_mem_0_io_tag_read_valid; // @[cache.scala 162:41 307:58 310:79]
-  wire  _GEN_697 = 2'h0 == max ? io_cpu_request_rw : tag_mem_0_io_tag_read_dirty; // @[cache.scala 162:41 307:58 311:79]
-  wire [22:0] _GEN_698 = 2'h0 == max ? cpu_request_addr_tag : tag_mem_0_io_tag_read_tag; // @[cache.scala 162:41 307:58 312:77]
-  wire [7:0] _GEN_699 = 2'h0 == max ? 8'h0 : tag_mem_0_io_tag_read_visit; // @[cache.scala 162:41 307:58 316:79]
-  wire [2:0] _GEN_701 = 2'h0 == max ? _GEN_693 : 3'h0; // @[cache.scala 307:58]
-  wire  _T_31 = 2'h1 == max; // @[cache.scala 307:50]
-  wire [2:0] _GEN_703 = tag_mem_1_io_tag_read_valid | ~tag_mem_1_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 321:118 322:68 328:68]
-  wire  _GEN_706 = 2'h1 == max | tag_mem_1_io_tag_read_valid; // @[cache.scala 162:41 307:58 310:79]
-  wire  _GEN_707 = 2'h1 == max ? io_cpu_request_rw : tag_mem_1_io_tag_read_dirty; // @[cache.scala 162:41 307:58 311:79]
-  wire [22:0] _GEN_708 = 2'h1 == max ? cpu_request_addr_tag : tag_mem_1_io_tag_read_tag; // @[cache.scala 162:41 307:58 312:77]
-  wire [7:0] _GEN_709 = 2'h1 == max ? 8'h0 : tag_mem_1_io_tag_read_visit; // @[cache.scala 162:41 307:58 316:79]
-  wire [2:0] _GEN_711 = 2'h1 == max ? _GEN_703 : _GEN_701; // @[cache.scala 307:58]
-  wire  _T_34 = 2'h2 == max; // @[cache.scala 307:50]
-  wire [2:0] _GEN_713 = tag_mem_2_io_tag_read_valid | ~tag_mem_2_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 321:118 322:68 328:68]
-  wire  _GEN_716 = 2'h2 == max | tag_mem_2_io_tag_read_valid; // @[cache.scala 162:41 307:58 310:79]
-  wire  _GEN_717 = 2'h2 == max ? io_cpu_request_rw : tag_mem_2_io_tag_read_dirty; // @[cache.scala 162:41 307:58 311:79]
-  wire [22:0] _GEN_718 = 2'h2 == max ? cpu_request_addr_tag : tag_mem_2_io_tag_read_tag; // @[cache.scala 162:41 307:58 312:77]
-  wire [7:0] _GEN_719 = 2'h2 == max ? 8'h0 : tag_mem_2_io_tag_read_visit; // @[cache.scala 162:41 307:58 316:79]
-  wire [2:0] _GEN_721 = 2'h2 == max ? _GEN_713 : _GEN_711; // @[cache.scala 307:58]
-  wire  _T_37 = 2'h3 == max; // @[cache.scala 307:50]
-  wire [2:0] _GEN_723 = tag_mem_3_io_tag_read_valid | ~tag_mem_3_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 321:118 322:68 328:68]
-  wire  _GEN_726 = 2'h3 == max | tag_mem_3_io_tag_read_valid; // @[cache.scala 162:41 307:58 310:79]
-  wire  _GEN_727 = 2'h3 == max ? io_cpu_request_rw : tag_mem_3_io_tag_read_dirty; // @[cache.scala 162:41 307:58 311:79]
-  wire [22:0] _GEN_728 = 2'h3 == max ? cpu_request_addr_tag : tag_mem_3_io_tag_read_tag; // @[cache.scala 162:41 307:58 312:77]
-  wire [7:0] _GEN_729 = 2'h3 == max ? 8'h0 : tag_mem_3_io_tag_read_visit; // @[cache.scala 162:41 307:58 316:79]
-  wire [2:0] _GEN_731 = 2'h3 == max ? _GEN_723 : _GEN_721; // @[cache.scala 307:58]
-  wire [63:0] _GEN_734 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _io_cpu_response_data_T_70 : 64'h0; // @[cache.scala 182:30 228:55 232:54]
-  wire  _GEN_735 = is_match_0 | is_match_1 | is_match_2 | is_match_3 | _T_28; // @[cache.scala 228:55]
-  wire [7:0] _GEN_736 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? 8'h0 : _GEN_699; // @[cache.scala 228:55 249:71]
-  wire  _GEN_737 = is_match_0 | is_match_1 | is_match_2 | is_match_3 | _T_31; // @[cache.scala 228:55]
-  wire [7:0] _GEN_738 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? 8'h0 : _GEN_709; // @[cache.scala 228:55 249:71]
-  wire  _GEN_739 = is_match_0 | is_match_1 | is_match_2 | is_match_3 | _T_34; // @[cache.scala 228:55]
-  wire [7:0] _GEN_740 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? 8'h0 : _GEN_719; // @[cache.scala 228:55 249:71]
-  wire  _GEN_741 = is_match_0 | is_match_1 | is_match_2 | is_match_3 | _T_37; // @[cache.scala 228:55]
-  wire [7:0] _GEN_742 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? 8'h0 : _GEN_729; // @[cache.scala 228:55 249:71]
-  wire  _GEN_743 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_667; // @[cache.scala 161:45 228:55]
-  wire  _GEN_744 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_669 : _GEN_696; // @[cache.scala 228:55]
-  wire  _GEN_745 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_670 : _GEN_697; // @[cache.scala 228:55]
-  wire [22:0] _GEN_746 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_671 : _GEN_698; // @[cache.scala 228:55]
-  wire [1023:0] _GEN_747 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_672 : data_mem_0_io_data_read_data; // @[cache.scala 163:43 228:55]
-  wire  _GEN_748 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_673; // @[cache.scala 161:45 228:55]
-  wire  _GEN_749 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_675 : _GEN_706; // @[cache.scala 228:55]
-  wire  _GEN_750 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_676 : _GEN_707; // @[cache.scala 228:55]
-  wire [22:0] _GEN_751 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_677 : _GEN_708; // @[cache.scala 228:55]
-  wire [1023:0] _GEN_752 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_678 : data_mem_1_io_data_read_data; // @[cache.scala 163:43 228:55]
-  wire  _GEN_753 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_679; // @[cache.scala 161:45 228:55]
-  wire  _GEN_754 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_681 : _GEN_716; // @[cache.scala 228:55]
-  wire  _GEN_755 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_682 : _GEN_717; // @[cache.scala 228:55]
-  wire [22:0] _GEN_756 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_683 : _GEN_718; // @[cache.scala 228:55]
-  wire [1023:0] _GEN_757 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_684 : data_mem_2_io_data_read_data; // @[cache.scala 163:43 228:55]
-  wire  _GEN_758 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_685; // @[cache.scala 161:45 228:55]
-  wire  _GEN_759 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_687 : _GEN_726; // @[cache.scala 228:55]
-  wire  _GEN_760 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_688 : _GEN_727; // @[cache.scala 228:55]
-  wire [22:0] _GEN_761 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_689 : _GEN_728; // @[cache.scala 228:55]
-  wire [1023:0] _GEN_762 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_690 : data_mem_3_io_data_read_data; // @[cache.scala 163:43 228:55]
-  wire [7:0] _tag_mem_0_io_tag_write_visit_T = ~tag_mem_0_io_tag_read_visit; // @[cache.scala 338:79]
-  wire [7:0] _tag_mem_0_io_tag_write_visit_T_3 = tag_mem_0_io_tag_read_visit + 8'h1; // @[cache.scala 338:178]
+    tag_mem_3_io_tag_read_valid ? _max_T_1 : _max_T_7; // @[cache.scala 361:92 367:45 372:45]
+  wire  _T_22 = 2'h0 == max; // @[cache.scala 380:50]
+  wire [31:0] _refill_addr_T_1 = {cpu_request_addr_reg[31:7],7'h0}; // @[Cat.scala 31:58]
+  wire [31:0] _writeback_addr_T = {tag_mem_0_io_tag_read_tag,max,7'h0}; // @[Cat.scala 31:58]
+  wire [2:0] _GEN_709 = ~tag_mem_0_io_tag_read_valid | ~tag_mem_0_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 393:119 394:68 400:68]
+  wire [31:0] _GEN_710 = ~tag_mem_0_io_tag_read_valid | ~tag_mem_0_io_tag_read_dirty ? writeback_addr :
+    _writeback_addr_T; // @[cache.scala 393:119 162:37 399:72]
+  wire  _GEN_712 = 2'h0 == max | tag_mem_0_io_tag_read_valid; // @[cache.scala 195:41 380:58 383:79]
+  wire  _GEN_713 = 2'h0 == max ? cpu_request_rw : tag_mem_0_io_tag_read_dirty; // @[cache.scala 195:41 380:58 384:79]
+  wire [22:0] _GEN_714 = 2'h0 == max ? cpu_request_addr_tag : tag_mem_0_io_tag_read_tag; // @[cache.scala 195:41 380:58 385:77]
+  wire [7:0] _GEN_715 = 2'h0 == max ? 8'h0 : tag_mem_0_io_tag_read_visit; // @[cache.scala 195:41 380:58 388:79]
+  wire [31:0] _GEN_716 = 2'h0 == max ? _refill_addr_T_1 : refill_addr; // @[cache.scala 161:34 380:58 392:61]
+  wire [2:0] _GEN_717 = 2'h0 == max ? _GEN_709 : 3'h0; // @[cache.scala 380:58]
+  wire [31:0] _GEN_718 = 2'h0 == max ? _GEN_710 : writeback_addr; // @[cache.scala 162:37 380:58]
+  wire  _T_26 = 2'h1 == max; // @[cache.scala 380:50]
+  wire [31:0] _writeback_addr_T_1 = {tag_mem_1_io_tag_read_tag,max,7'h0}; // @[Cat.scala 31:58]
+  wire [2:0] _GEN_719 = _max_T_2 | ~tag_mem_1_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 393:119 394:68 400:68]
+  wire [31:0] _GEN_720 = _max_T_2 | ~tag_mem_1_io_tag_read_dirty ? _GEN_718 : _writeback_addr_T_1; // @[cache.scala 393:119 399:72]
+  wire  _GEN_722 = 2'h1 == max | tag_mem_1_io_tag_read_valid; // @[cache.scala 195:41 380:58 383:79]
+  wire  _GEN_723 = 2'h1 == max ? cpu_request_rw : tag_mem_1_io_tag_read_dirty; // @[cache.scala 195:41 380:58 384:79]
+  wire [22:0] _GEN_724 = 2'h1 == max ? cpu_request_addr_tag : tag_mem_1_io_tag_read_tag; // @[cache.scala 195:41 380:58 385:77]
+  wire [7:0] _GEN_725 = 2'h1 == max ? 8'h0 : tag_mem_1_io_tag_read_visit; // @[cache.scala 195:41 380:58 388:79]
+  wire [31:0] _GEN_726 = 2'h1 == max ? _refill_addr_T_1 : _GEN_716; // @[cache.scala 380:58 392:61]
+  wire [2:0] _GEN_727 = 2'h1 == max ? _GEN_719 : _GEN_717; // @[cache.scala 380:58]
+  wire [31:0] _GEN_728 = 2'h1 == max ? _GEN_720 : _GEN_718; // @[cache.scala 380:58]
+  wire  _T_30 = 2'h2 == max; // @[cache.scala 380:50]
+  wire [31:0] _writeback_addr_T_2 = {tag_mem_2_io_tag_read_tag,max,7'h0}; // @[Cat.scala 31:58]
+  wire [2:0] _GEN_729 = _max_T_3 | ~tag_mem_2_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 393:119 394:68 400:68]
+  wire [31:0] _GEN_730 = _max_T_3 | ~tag_mem_2_io_tag_read_dirty ? _GEN_728 : _writeback_addr_T_2; // @[cache.scala 393:119 399:72]
+  wire  _GEN_732 = 2'h2 == max | tag_mem_2_io_tag_read_valid; // @[cache.scala 195:41 380:58 383:79]
+  wire  _GEN_733 = 2'h2 == max ? cpu_request_rw : tag_mem_2_io_tag_read_dirty; // @[cache.scala 195:41 380:58 384:79]
+  wire [22:0] _GEN_734 = 2'h2 == max ? cpu_request_addr_tag : tag_mem_2_io_tag_read_tag; // @[cache.scala 195:41 380:58 385:77]
+  wire [7:0] _GEN_735 = 2'h2 == max ? 8'h0 : tag_mem_2_io_tag_read_visit; // @[cache.scala 195:41 380:58 388:79]
+  wire [31:0] _GEN_736 = 2'h2 == max ? _refill_addr_T_1 : _GEN_726; // @[cache.scala 380:58 392:61]
+  wire [2:0] _GEN_737 = 2'h2 == max ? _GEN_729 : _GEN_727; // @[cache.scala 380:58]
+  wire [31:0] _GEN_738 = 2'h2 == max ? _GEN_730 : _GEN_728; // @[cache.scala 380:58]
+  wire  _T_34 = 2'h3 == max; // @[cache.scala 380:50]
+  wire [31:0] _writeback_addr_T_3 = {tag_mem_3_io_tag_read_tag,max,7'h0}; // @[Cat.scala 31:58]
+  wire [2:0] _GEN_739 = _max_T_4 | ~tag_mem_3_io_tag_read_dirty ? 3'h4 : 3'h5; // @[cache.scala 393:119 394:68 400:68]
+  wire [31:0] _GEN_740 = _max_T_4 | ~tag_mem_3_io_tag_read_dirty ? _GEN_738 : _writeback_addr_T_3; // @[cache.scala 393:119 399:72]
+  wire  _GEN_742 = 2'h3 == max | tag_mem_3_io_tag_read_valid; // @[cache.scala 195:41 380:58 383:79]
+  wire  _GEN_743 = 2'h3 == max ? cpu_request_rw : tag_mem_3_io_tag_read_dirty; // @[cache.scala 195:41 380:58 384:79]
+  wire [22:0] _GEN_744 = 2'h3 == max ? cpu_request_addr_tag : tag_mem_3_io_tag_read_tag; // @[cache.scala 195:41 380:58 385:77]
+  wire [7:0] _GEN_745 = 2'h3 == max ? 8'h0 : tag_mem_3_io_tag_read_visit; // @[cache.scala 195:41 380:58 388:79]
+  wire [31:0] _GEN_746 = 2'h3 == max ? _refill_addr_T_1 : _GEN_736; // @[cache.scala 380:58 392:61]
+  wire [2:0] _GEN_747 = 2'h3 == max ? _GEN_739 : _GEN_737; // @[cache.scala 380:58]
+  wire [31:0] _GEN_748 = 2'h3 == max ? _GEN_740 : _GEN_738; // @[cache.scala 380:58]
+  wire [63:0] _GEN_750 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _io_cpu_response_data_T_70 : 64'h0; // @[cache.scala 215:30 280:51 286:54]
+  wire  _GEN_751 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? is_match_0 : _T_22; // @[cache.scala 280:51]
+  wire [7:0] _GEN_752 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_68 : _GEN_715; // @[cache.scala 280:51]
+  wire  _GEN_753 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_685 : _GEN_712; // @[cache.scala 280:51]
+  wire  _GEN_754 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_686 : _GEN_713; // @[cache.scala 280:51]
+  wire [22:0] _GEN_755 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_687 : _GEN_714; // @[cache.scala 280:51]
+  wire  _GEN_756 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? is_match_1 : _T_26; // @[cache.scala 280:51]
+  wire [7:0] _GEN_757 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_73 : _GEN_725; // @[cache.scala 280:51]
+  wire  _GEN_758 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_691 : _GEN_722; // @[cache.scala 280:51]
+  wire  _GEN_759 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_692 : _GEN_723; // @[cache.scala 280:51]
+  wire [22:0] _GEN_760 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_693 : _GEN_724; // @[cache.scala 280:51]
+  wire  _GEN_761 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? is_match_2 : _T_30; // @[cache.scala 280:51]
+  wire [7:0] _GEN_762 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_78 : _GEN_735; // @[cache.scala 280:51]
+  wire  _GEN_763 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_697 : _GEN_732; // @[cache.scala 280:51]
+  wire  _GEN_764 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_698 : _GEN_733; // @[cache.scala 280:51]
+  wire [22:0] _GEN_765 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_699 : _GEN_734; // @[cache.scala 280:51]
+  wire  _GEN_766 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? is_match_3 : _T_34; // @[cache.scala 280:51]
+  wire [7:0] _GEN_767 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_83 : _GEN_745; // @[cache.scala 280:51]
+  wire  _GEN_768 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_703 : _GEN_742; // @[cache.scala 280:51]
+  wire  _GEN_769 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_704 : _GEN_743; // @[cache.scala 280:51]
+  wire [22:0] _GEN_770 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_705 : _GEN_744; // @[cache.scala 280:51]
+  wire  _GEN_771 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_683; // @[cache.scala 194:45 280:51]
+  wire [1023:0] _GEN_772 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_688 : data_mem_0_io_data_read_data; // @[cache.scala 196:43 280:51]
+  wire  _GEN_773 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_689; // @[cache.scala 194:45 280:51]
+  wire [1023:0] _GEN_774 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_694 : data_mem_1_io_data_read_data; // @[cache.scala 196:43 280:51]
+  wire  _GEN_775 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_695; // @[cache.scala 194:45 280:51]
+  wire [1023:0] _GEN_776 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_700 : data_mem_2_io_data_read_data; // @[cache.scala 196:43 280:51]
+  wire  _GEN_777 = (is_match_0 | is_match_1 | is_match_2 | is_match_3) & _GEN_701; // @[cache.scala 194:45 280:51]
+  wire [1023:0] _GEN_778 = is_match_0 | is_match_1 | is_match_2 | is_match_3 ? _GEN_706 : data_mem_3_io_data_read_data; // @[cache.scala 196:43 280:51]
+  wire [7:0] _tag_mem_0_io_tag_write_visit_T = ~tag_mem_0_io_tag_read_visit; // @[cache.scala 411:79]
+  wire [7:0] _tag_mem_0_io_tag_write_visit_T_3 = tag_mem_0_io_tag_read_visit + 8'h1; // @[cache.scala 411:178]
   wire [7:0] _tag_mem_0_io_tag_write_visit_T_4 = _tag_mem_0_io_tag_write_visit_T == 8'h0 ? tag_mem_0_io_tag_read_visit
-     : _tag_mem_0_io_tag_write_visit_T_3; // @[cache.scala 338:77]
-  wire  _GEN_767 = ~is_match_0 & tag_mem_0_io_tag_read_valid | _GEN_744; // @[cache.scala 335:85 336:71]
-  wire  _GEN_768 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? tag_mem_0_io_tag_read_dirty : _GEN_745; // @[cache.scala 335:85 337:71]
-  wire [7:0] _GEN_769 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? _tag_mem_0_io_tag_write_visit_T_4 : _GEN_736; // @[cache.scala 335:85 338:71]
-  wire [22:0] _GEN_770 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? tag_mem_0_io_tag_read_tag : _GEN_746; // @[cache.scala 335:85 339:69]
-  wire [7:0] _tag_mem_1_io_tag_write_visit_T = ~tag_mem_1_io_tag_read_visit; // @[cache.scala 338:79]
-  wire [7:0] _tag_mem_1_io_tag_write_visit_T_3 = tag_mem_1_io_tag_read_visit + 8'h1; // @[cache.scala 338:178]
+     : _tag_mem_0_io_tag_write_visit_T_3; // @[cache.scala 411:77]
+  wire  _GEN_783 = ~is_match_0 & tag_mem_0_io_tag_read_valid | _GEN_753; // @[cache.scala 407:85 409:71]
+  wire  _GEN_784 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? tag_mem_0_io_tag_read_dirty : _GEN_754; // @[cache.scala 407:85 410:71]
+  wire [7:0] _GEN_785 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? _tag_mem_0_io_tag_write_visit_T_4 : _GEN_752; // @[cache.scala 407:85 411:71]
+  wire [22:0] _GEN_786 = ~is_match_0 & tag_mem_0_io_tag_read_valid ? tag_mem_0_io_tag_read_tag : _GEN_755; // @[cache.scala 407:85 412:69]
+  wire [7:0] _tag_mem_1_io_tag_write_visit_T = ~tag_mem_1_io_tag_read_visit; // @[cache.scala 411:79]
+  wire [7:0] _tag_mem_1_io_tag_write_visit_T_3 = tag_mem_1_io_tag_read_visit + 8'h1; // @[cache.scala 411:178]
   wire [7:0] _tag_mem_1_io_tag_write_visit_T_4 = _tag_mem_1_io_tag_write_visit_T == 8'h0 ? tag_mem_1_io_tag_read_visit
-     : _tag_mem_1_io_tag_write_visit_T_3; // @[cache.scala 338:77]
-  wire  _GEN_771 = ~is_match_1 & tag_mem_1_io_tag_read_valid | _GEN_749; // @[cache.scala 335:85 336:71]
-  wire  _GEN_772 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? tag_mem_1_io_tag_read_dirty : _GEN_750; // @[cache.scala 335:85 337:71]
-  wire [7:0] _GEN_773 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? _tag_mem_1_io_tag_write_visit_T_4 : _GEN_738; // @[cache.scala 335:85 338:71]
-  wire [22:0] _GEN_774 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? tag_mem_1_io_tag_read_tag : _GEN_751; // @[cache.scala 335:85 339:69]
-  wire [7:0] _tag_mem_2_io_tag_write_visit_T = ~tag_mem_2_io_tag_read_visit; // @[cache.scala 338:79]
-  wire [7:0] _tag_mem_2_io_tag_write_visit_T_3 = tag_mem_2_io_tag_read_visit + 8'h1; // @[cache.scala 338:178]
+     : _tag_mem_1_io_tag_write_visit_T_3; // @[cache.scala 411:77]
+  wire  _GEN_787 = ~is_match_1 & tag_mem_1_io_tag_read_valid | _GEN_758; // @[cache.scala 407:85 409:71]
+  wire  _GEN_788 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? tag_mem_1_io_tag_read_dirty : _GEN_759; // @[cache.scala 407:85 410:71]
+  wire [7:0] _GEN_789 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? _tag_mem_1_io_tag_write_visit_T_4 : _GEN_757; // @[cache.scala 407:85 411:71]
+  wire [22:0] _GEN_790 = ~is_match_1 & tag_mem_1_io_tag_read_valid ? tag_mem_1_io_tag_read_tag : _GEN_760; // @[cache.scala 407:85 412:69]
+  wire [7:0] _tag_mem_2_io_tag_write_visit_T = ~tag_mem_2_io_tag_read_visit; // @[cache.scala 411:79]
+  wire [7:0] _tag_mem_2_io_tag_write_visit_T_3 = tag_mem_2_io_tag_read_visit + 8'h1; // @[cache.scala 411:178]
   wire [7:0] _tag_mem_2_io_tag_write_visit_T_4 = _tag_mem_2_io_tag_write_visit_T == 8'h0 ? tag_mem_2_io_tag_read_visit
-     : _tag_mem_2_io_tag_write_visit_T_3; // @[cache.scala 338:77]
-  wire  _GEN_775 = ~is_match_2 & tag_mem_2_io_tag_read_valid | _GEN_754; // @[cache.scala 335:85 336:71]
-  wire  _GEN_776 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? tag_mem_2_io_tag_read_dirty : _GEN_755; // @[cache.scala 335:85 337:71]
-  wire [7:0] _GEN_777 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? _tag_mem_2_io_tag_write_visit_T_4 : _GEN_740; // @[cache.scala 335:85 338:71]
-  wire [22:0] _GEN_778 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? tag_mem_2_io_tag_read_tag : _GEN_756; // @[cache.scala 335:85 339:69]
-  wire [7:0] _tag_mem_3_io_tag_write_visit_T = ~tag_mem_3_io_tag_read_visit; // @[cache.scala 338:79]
-  wire [7:0] _tag_mem_3_io_tag_write_visit_T_3 = tag_mem_3_io_tag_read_visit + 8'h1; // @[cache.scala 338:178]
+     : _tag_mem_2_io_tag_write_visit_T_3; // @[cache.scala 411:77]
+  wire  _GEN_791 = ~is_match_2 & tag_mem_2_io_tag_read_valid | _GEN_763; // @[cache.scala 407:85 409:71]
+  wire  _GEN_792 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? tag_mem_2_io_tag_read_dirty : _GEN_764; // @[cache.scala 407:85 410:71]
+  wire [7:0] _GEN_793 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? _tag_mem_2_io_tag_write_visit_T_4 : _GEN_762; // @[cache.scala 407:85 411:71]
+  wire [22:0] _GEN_794 = ~is_match_2 & tag_mem_2_io_tag_read_valid ? tag_mem_2_io_tag_read_tag : _GEN_765; // @[cache.scala 407:85 412:69]
+  wire [7:0] _tag_mem_3_io_tag_write_visit_T = ~tag_mem_3_io_tag_read_visit; // @[cache.scala 411:79]
+  wire [7:0] _tag_mem_3_io_tag_write_visit_T_3 = tag_mem_3_io_tag_read_visit + 8'h1; // @[cache.scala 411:178]
   wire [7:0] _tag_mem_3_io_tag_write_visit_T_4 = _tag_mem_3_io_tag_write_visit_T == 8'h0 ? tag_mem_3_io_tag_read_visit
-     : _tag_mem_3_io_tag_write_visit_T_3; // @[cache.scala 338:77]
-  wire  _GEN_779 = ~is_match_3 & tag_mem_3_io_tag_read_valid | _GEN_759; // @[cache.scala 335:85 336:71]
-  wire  _GEN_780 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? tag_mem_3_io_tag_read_dirty : _GEN_760; // @[cache.scala 335:85 337:71]
-  wire [7:0] _GEN_781 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? _tag_mem_3_io_tag_write_visit_T_4 : _GEN_742; // @[cache.scala 335:85 338:71]
-  wire [22:0] _GEN_782 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? tag_mem_3_io_tag_read_tag : _GEN_761; // @[cache.scala 335:85 339:69]
-  wire [2:0] _GEN_783 = io_mem_io_ar_ready ? 3'h3 : 3'h4; // @[cache.scala 346:36 347:49 348:44]
-  wire  _T_54 = 2'h0 == replace; // @[cache.scala 361:50]
-  wire [63:0] cache_data_4_0 = 4'h0 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_1 = 4'h1 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[127:64]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_2 = 4'h2 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[191:128]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_3 = 4'h3 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[255:192]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_4 = 4'h4 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[319:256]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_5 = 4'h5 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[383:320]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_6 = 4'h6 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[447:384]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_7 = 4'h7 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[511:448]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_8 = 4'h8 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[575:512]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_9 = 4'h9 == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[639:576]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_10 = 4'ha == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[703:640]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_11 = 4'hb == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[767:704]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_12 = 4'hc == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[831:768]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_13 = 4'hd == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[895:832]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_14 = 4'he == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[959:896]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_4_15 = 4'hf == index_reg ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[1023:960]; // @[cache.scala 366:{71,71} 363:86]
+     : _tag_mem_3_io_tag_write_visit_T_3; // @[cache.scala 411:77]
+  wire  _GEN_795 = ~is_match_3 & tag_mem_3_io_tag_read_valid | _GEN_768; // @[cache.scala 407:85 409:71]
+  wire  _GEN_796 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? tag_mem_3_io_tag_read_dirty : _GEN_769; // @[cache.scala 407:85 410:71]
+  wire [7:0] _GEN_797 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? _tag_mem_3_io_tag_write_visit_T_4 : _GEN_767; // @[cache.scala 407:85 411:71]
+  wire [22:0] _GEN_798 = ~is_match_3 & tag_mem_3_io_tag_read_valid ? tag_mem_3_io_tag_read_tag : _GEN_770; // @[cache.scala 407:85 412:69]
+  wire [2:0] _GEN_799 = io_mem_io_ar_ready ? 3'h3 : 3'h4; // @[cache.scala 419:36 424:49 425:44]
+  wire  _T_54 = 2'h0 == replace; // @[cache.scala 438:50]
+  wire [63:0] cache_data_4_0 = 4'h0 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_1 = 4'h1 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[127:64]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_2 = 4'h2 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[191:128]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_3 = 4'h3 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[255:192]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_4 = 4'h4 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[319:256]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_5 = 4'h5 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[383:320]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_6 = 4'h6 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[447:384]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_7 = 4'h7 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[511:448]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_8 = 4'h8 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[575:512]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_9 = 4'h9 == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[639:576]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_10 = 4'ha == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[703:640]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_11 = 4'hb == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[767:704]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_12 = 4'hc == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[831:768]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_13 = 4'hd == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[895:832]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_14 = 4'he == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[959:896]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_4_15 = 4'hf == index ? io_mem_io_r_bits_data : data_mem_0_io_data_read_data[1023:960]; // @[cache.scala 447:{67,67} 441:86]
   wire [511:0] data_mem_0_io_data_write_data_lo_1 = {cache_data_4_7,cache_data_4_6,cache_data_4_5,cache_data_4_4,
-    cache_data_4_3,cache_data_4_2,cache_data_4_1,cache_data_4_0}; // @[cache.scala 373:94]
+    cache_data_4_3,cache_data_4_2,cache_data_4_1,cache_data_4_0}; // @[cache.scala 459:94]
   wire [1023:0] _data_mem_0_io_data_write_data_T_1 = {cache_data_4_15,cache_data_4_14,cache_data_4_13,cache_data_4_12,
-    cache_data_4_11,cache_data_4_10,cache_data_4_9,cache_data_4_8,data_mem_0_io_data_write_data_lo_1}; // @[cache.scala 373:94]
-  wire [1023:0] _GEN_800 = _T_54 ? _data_mem_0_io_data_write_data_T_1 : data_mem_0_io_data_read_data; // @[cache.scala 362:41 163:43 373:80]
-  wire  _T_57 = 2'h1 == replace; // @[cache.scala 361:50]
-  wire [63:0] cache_data_5_0 = 4'h0 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_1 = 4'h1 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[127:64]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_2 = 4'h2 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[191:128]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_3 = 4'h3 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[255:192]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_4 = 4'h4 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[319:256]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_5 = 4'h5 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[383:320]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_6 = 4'h6 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[447:384]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_7 = 4'h7 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[511:448]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_8 = 4'h8 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[575:512]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_9 = 4'h9 == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[639:576]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_10 = 4'ha == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[703:640]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_11 = 4'hb == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[767:704]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_12 = 4'hc == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[831:768]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_13 = 4'hd == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[895:832]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_14 = 4'he == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[959:896]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_5_15 = 4'hf == index_reg ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[1023:960]; // @[cache.scala 366:{71,71} 363:86]
+    cache_data_4_11,cache_data_4_10,cache_data_4_9,cache_data_4_8,data_mem_0_io_data_write_data_lo_1}; // @[cache.scala 459:94]
+  wire [1023:0] _GEN_816 = _T_54 ? _data_mem_0_io_data_write_data_T_1 : data_mem_0_io_data_read_data; // @[cache.scala 439:41 196:43 459:80]
+  wire  _T_87 = 2'h1 == replace; // @[cache.scala 438:50]
+  wire [63:0] cache_data_5_0 = 4'h0 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_1 = 4'h1 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[127:64]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_2 = 4'h2 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[191:128]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_3 = 4'h3 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[255:192]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_4 = 4'h4 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[319:256]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_5 = 4'h5 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[383:320]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_6 = 4'h6 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[447:384]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_7 = 4'h7 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[511:448]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_8 = 4'h8 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[575:512]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_9 = 4'h9 == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[639:576]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_10 = 4'ha == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[703:640]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_11 = 4'hb == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[767:704]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_12 = 4'hc == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[831:768]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_13 = 4'hd == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[895:832]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_14 = 4'he == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[959:896]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_5_15 = 4'hf == index ? io_mem_io_r_bits_data : data_mem_1_io_data_read_data[1023:960]; // @[cache.scala 447:{67,67} 441:86]
   wire [511:0] data_mem_1_io_data_write_data_lo_1 = {cache_data_5_7,cache_data_5_6,cache_data_5_5,cache_data_5_4,
-    cache_data_5_3,cache_data_5_2,cache_data_5_1,cache_data_5_0}; // @[cache.scala 373:94]
+    cache_data_5_3,cache_data_5_2,cache_data_5_1,cache_data_5_0}; // @[cache.scala 459:94]
   wire [1023:0] _data_mem_1_io_data_write_data_T_1 = {cache_data_5_15,cache_data_5_14,cache_data_5_13,cache_data_5_12,
-    cache_data_5_11,cache_data_5_10,cache_data_5_9,cache_data_5_8,data_mem_1_io_data_write_data_lo_1}; // @[cache.scala 373:94]
-  wire [1023:0] _GEN_818 = _T_57 ? _data_mem_1_io_data_write_data_T_1 : data_mem_1_io_data_read_data; // @[cache.scala 362:41 163:43 373:80]
-  wire  _T_60 = 2'h2 == replace; // @[cache.scala 361:50]
-  wire [63:0] cache_data_6_0 = 4'h0 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_1 = 4'h1 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[127:64]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_2 = 4'h2 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[191:128]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_3 = 4'h3 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[255:192]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_4 = 4'h4 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[319:256]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_5 = 4'h5 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[383:320]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_6 = 4'h6 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[447:384]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_7 = 4'h7 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[511:448]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_8 = 4'h8 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[575:512]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_9 = 4'h9 == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[639:576]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_10 = 4'ha == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[703:640]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_11 = 4'hb == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[767:704]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_12 = 4'hc == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[831:768]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_13 = 4'hd == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[895:832]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_14 = 4'he == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[959:896]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_6_15 = 4'hf == index_reg ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[1023:960]; // @[cache.scala 366:{71,71} 363:86]
+    cache_data_5_11,cache_data_5_10,cache_data_5_9,cache_data_5_8,data_mem_1_io_data_write_data_lo_1}; // @[cache.scala 459:94]
+  wire [1023:0] _GEN_834 = _T_87 ? _data_mem_1_io_data_write_data_T_1 : data_mem_1_io_data_read_data; // @[cache.scala 439:41 196:43 459:80]
+  wire  _T_120 = 2'h2 == replace; // @[cache.scala 438:50]
+  wire [63:0] cache_data_6_0 = 4'h0 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_1 = 4'h1 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[127:64]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_2 = 4'h2 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[191:128]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_3 = 4'h3 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[255:192]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_4 = 4'h4 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[319:256]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_5 = 4'h5 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[383:320]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_6 = 4'h6 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[447:384]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_7 = 4'h7 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[511:448]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_8 = 4'h8 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[575:512]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_9 = 4'h9 == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[639:576]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_10 = 4'ha == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[703:640]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_11 = 4'hb == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[767:704]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_12 = 4'hc == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[831:768]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_13 = 4'hd == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[895:832]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_14 = 4'he == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[959:896]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_6_15 = 4'hf == index ? io_mem_io_r_bits_data : data_mem_2_io_data_read_data[1023:960]; // @[cache.scala 447:{67,67} 441:86]
   wire [511:0] data_mem_2_io_data_write_data_lo_1 = {cache_data_6_7,cache_data_6_6,cache_data_6_5,cache_data_6_4,
-    cache_data_6_3,cache_data_6_2,cache_data_6_1,cache_data_6_0}; // @[cache.scala 373:94]
+    cache_data_6_3,cache_data_6_2,cache_data_6_1,cache_data_6_0}; // @[cache.scala 459:94]
   wire [1023:0] _data_mem_2_io_data_write_data_T_1 = {cache_data_6_15,cache_data_6_14,cache_data_6_13,cache_data_6_12,
-    cache_data_6_11,cache_data_6_10,cache_data_6_9,cache_data_6_8,data_mem_2_io_data_write_data_lo_1}; // @[cache.scala 373:94]
-  wire [1023:0] _GEN_836 = _T_60 ? _data_mem_2_io_data_write_data_T_1 : data_mem_2_io_data_read_data; // @[cache.scala 362:41 163:43 373:80]
-  wire  _T_63 = 2'h3 == replace; // @[cache.scala 361:50]
-  wire [63:0] cache_data_7_0 = 4'h0 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_1 = 4'h1 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[127:64]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_2 = 4'h2 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[191:128]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_3 = 4'h3 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[255:192]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_4 = 4'h4 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[319:256]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_5 = 4'h5 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[383:320]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_6 = 4'h6 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[447:384]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_7 = 4'h7 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[511:448]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_8 = 4'h8 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[575:512]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_9 = 4'h9 == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[639:576]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_10 = 4'ha == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[703:640]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_11 = 4'hb == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[767:704]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_12 = 4'hc == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[831:768]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_13 = 4'hd == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[895:832]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_14 = 4'he == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[959:896]; // @[cache.scala 366:{71,71} 363:86]
-  wire [63:0] cache_data_7_15 = 4'hf == index_reg ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[1023:960]; // @[cache.scala 366:{71,71} 363:86]
+    cache_data_6_11,cache_data_6_10,cache_data_6_9,cache_data_6_8,data_mem_2_io_data_write_data_lo_1}; // @[cache.scala 459:94]
+  wire [1023:0] _GEN_852 = _T_120 ? _data_mem_2_io_data_write_data_T_1 : data_mem_2_io_data_read_data; // @[cache.scala 439:41 196:43 459:80]
+  wire  _T_153 = 2'h3 == replace; // @[cache.scala 438:50]
+  wire [63:0] cache_data_7_0 = 4'h0 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_1 = 4'h1 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[127:64]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_2 = 4'h2 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[191:128]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_3 = 4'h3 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[255:192]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_4 = 4'h4 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[319:256]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_5 = 4'h5 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[383:320]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_6 = 4'h6 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[447:384]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_7 = 4'h7 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[511:448]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_8 = 4'h8 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[575:512]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_9 = 4'h9 == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[639:576]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_10 = 4'ha == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[703:640]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_11 = 4'hb == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[767:704]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_12 = 4'hc == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[831:768]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_13 = 4'hd == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[895:832]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_14 = 4'he == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[959:896]; // @[cache.scala 447:{67,67} 441:86]
+  wire [63:0] cache_data_7_15 = 4'hf == index ? io_mem_io_r_bits_data : data_mem_3_io_data_read_data[1023:960]; // @[cache.scala 447:{67,67} 441:86]
   wire [511:0] data_mem_3_io_data_write_data_lo_1 = {cache_data_7_7,cache_data_7_6,cache_data_7_5,cache_data_7_4,
-    cache_data_7_3,cache_data_7_2,cache_data_7_1,cache_data_7_0}; // @[cache.scala 373:94]
+    cache_data_7_3,cache_data_7_2,cache_data_7_1,cache_data_7_0}; // @[cache.scala 459:94]
   wire [1023:0] _data_mem_3_io_data_write_data_T_1 = {cache_data_7_15,cache_data_7_14,cache_data_7_13,cache_data_7_12,
-    cache_data_7_11,cache_data_7_10,cache_data_7_9,cache_data_7_8,data_mem_3_io_data_write_data_lo_1}; // @[cache.scala 373:94]
-  wire [1023:0] _GEN_854 = _T_63 ? _data_mem_3_io_data_write_data_T_1 : data_mem_3_io_data_read_data; // @[cache.scala 362:41 163:43 373:80]
-  wire [1:0] _GEN_857 = io_mem_io_r_valid ? 2'h3 : 2'h0; // @[cache.scala 356:48 358:44]
-  wire [1023:0] _GEN_858 = io_mem_io_r_valid ? _GEN_800 : data_mem_0_io_data_read_data; // @[cache.scala 163:43 356:48]
-  wire  _GEN_859 = io_mem_io_r_valid & _T_54; // @[cache.scala 161:45 356:48]
-  wire [1023:0] _GEN_860 = io_mem_io_r_valid ? _GEN_818 : data_mem_1_io_data_read_data; // @[cache.scala 163:43 356:48]
-  wire  _GEN_861 = io_mem_io_r_valid & _T_57; // @[cache.scala 161:45 356:48]
-  wire [1023:0] _GEN_862 = io_mem_io_r_valid ? _GEN_836 : data_mem_2_io_data_read_data; // @[cache.scala 163:43 356:48]
-  wire  _GEN_863 = io_mem_io_r_valid & _T_60; // @[cache.scala 161:45 356:48]
-  wire [1023:0] _GEN_864 = io_mem_io_r_valid ? _GEN_854 : data_mem_3_io_data_read_data; // @[cache.scala 163:43 356:48]
-  wire  _GEN_865 = io_mem_io_r_valid & _T_63; // @[cache.scala 161:45 356:48]
-  wire [1:0] _GEN_866 = io_mem_io_r_bits_last ? 2'h1 : _GEN_857; // @[cache.scala 389:52 390:44]
-  wire [2:0] _GEN_867 = io_mem_io_aw_ready ? 3'h2 : 3'h5; // @[cache.scala 416:36 417:49 418:44]
-  wire [63:0] _GEN_869 = 4'h1 == index_reg ? data_mem_0_io_data_read_data[127:64] : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_870 = 4'h2 == index_reg ? data_mem_0_io_data_read_data[191:128] : _GEN_869; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_871 = 4'h3 == index_reg ? data_mem_0_io_data_read_data[255:192] : _GEN_870; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_872 = 4'h4 == index_reg ? data_mem_0_io_data_read_data[319:256] : _GEN_871; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_873 = 4'h5 == index_reg ? data_mem_0_io_data_read_data[383:320] : _GEN_872; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_874 = 4'h6 == index_reg ? data_mem_0_io_data_read_data[447:384] : _GEN_873; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_875 = 4'h7 == index_reg ? data_mem_0_io_data_read_data[511:448] : _GEN_874; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_876 = 4'h8 == index_reg ? data_mem_0_io_data_read_data[575:512] : _GEN_875; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_877 = 4'h9 == index_reg ? data_mem_0_io_data_read_data[639:576] : _GEN_876; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_878 = 4'ha == index_reg ? data_mem_0_io_data_read_data[703:640] : _GEN_877; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_879 = 4'hb == index_reg ? data_mem_0_io_data_read_data[767:704] : _GEN_878; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_880 = 4'hc == index_reg ? data_mem_0_io_data_read_data[831:768] : _GEN_879; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_881 = 4'hd == index_reg ? data_mem_0_io_data_read_data[895:832] : _GEN_880; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_882 = 4'he == index_reg ? data_mem_0_io_data_read_data[959:896] : _GEN_881; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_883 = 4'hf == index_reg ? data_mem_0_io_data_read_data[1023:960] : _GEN_882; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_884 = _T_54 ? _GEN_883 : 64'h0; // @[cache.scala 204:31 440:54 442:63]
-  wire [63:0] _GEN_886 = 4'h1 == index_reg ? data_mem_1_io_data_read_data[127:64] : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_887 = 4'h2 == index_reg ? data_mem_1_io_data_read_data[191:128] : _GEN_886; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_888 = 4'h3 == index_reg ? data_mem_1_io_data_read_data[255:192] : _GEN_887; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_889 = 4'h4 == index_reg ? data_mem_1_io_data_read_data[319:256] : _GEN_888; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_890 = 4'h5 == index_reg ? data_mem_1_io_data_read_data[383:320] : _GEN_889; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_891 = 4'h6 == index_reg ? data_mem_1_io_data_read_data[447:384] : _GEN_890; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_892 = 4'h7 == index_reg ? data_mem_1_io_data_read_data[511:448] : _GEN_891; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_893 = 4'h8 == index_reg ? data_mem_1_io_data_read_data[575:512] : _GEN_892; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_894 = 4'h9 == index_reg ? data_mem_1_io_data_read_data[639:576] : _GEN_893; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_895 = 4'ha == index_reg ? data_mem_1_io_data_read_data[703:640] : _GEN_894; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_896 = 4'hb == index_reg ? data_mem_1_io_data_read_data[767:704] : _GEN_895; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_897 = 4'hc == index_reg ? data_mem_1_io_data_read_data[831:768] : _GEN_896; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_898 = 4'hd == index_reg ? data_mem_1_io_data_read_data[895:832] : _GEN_897; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_899 = 4'he == index_reg ? data_mem_1_io_data_read_data[959:896] : _GEN_898; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_900 = 4'hf == index_reg ? data_mem_1_io_data_read_data[1023:960] : _GEN_899; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_901 = _T_57 ? _GEN_900 : _GEN_884; // @[cache.scala 440:54 442:63]
-  wire [63:0] _GEN_903 = 4'h1 == index_reg ? data_mem_2_io_data_read_data[127:64] : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_904 = 4'h2 == index_reg ? data_mem_2_io_data_read_data[191:128] : _GEN_903; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_905 = 4'h3 == index_reg ? data_mem_2_io_data_read_data[255:192] : _GEN_904; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_906 = 4'h4 == index_reg ? data_mem_2_io_data_read_data[319:256] : _GEN_905; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_907 = 4'h5 == index_reg ? data_mem_2_io_data_read_data[383:320] : _GEN_906; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_908 = 4'h6 == index_reg ? data_mem_2_io_data_read_data[447:384] : _GEN_907; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_909 = 4'h7 == index_reg ? data_mem_2_io_data_read_data[511:448] : _GEN_908; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_910 = 4'h8 == index_reg ? data_mem_2_io_data_read_data[575:512] : _GEN_909; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_911 = 4'h9 == index_reg ? data_mem_2_io_data_read_data[639:576] : _GEN_910; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_912 = 4'ha == index_reg ? data_mem_2_io_data_read_data[703:640] : _GEN_911; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_913 = 4'hb == index_reg ? data_mem_2_io_data_read_data[767:704] : _GEN_912; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_914 = 4'hc == index_reg ? data_mem_2_io_data_read_data[831:768] : _GEN_913; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_915 = 4'hd == index_reg ? data_mem_2_io_data_read_data[895:832] : _GEN_914; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_916 = 4'he == index_reg ? data_mem_2_io_data_read_data[959:896] : _GEN_915; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_917 = 4'hf == index_reg ? data_mem_2_io_data_read_data[1023:960] : _GEN_916; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_918 = _T_60 ? _GEN_917 : _GEN_901; // @[cache.scala 440:54 442:63]
-  wire [63:0] _GEN_920 = 4'h1 == index_reg ? data_mem_3_io_data_read_data[127:64] : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_921 = 4'h2 == index_reg ? data_mem_3_io_data_read_data[191:128] : _GEN_920; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_922 = 4'h3 == index_reg ? data_mem_3_io_data_read_data[255:192] : _GEN_921; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_923 = 4'h4 == index_reg ? data_mem_3_io_data_read_data[319:256] : _GEN_922; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_924 = 4'h5 == index_reg ? data_mem_3_io_data_read_data[383:320] : _GEN_923; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_925 = 4'h6 == index_reg ? data_mem_3_io_data_read_data[447:384] : _GEN_924; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_926 = 4'h7 == index_reg ? data_mem_3_io_data_read_data[511:448] : _GEN_925; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_927 = 4'h8 == index_reg ? data_mem_3_io_data_read_data[575:512] : _GEN_926; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_928 = 4'h9 == index_reg ? data_mem_3_io_data_read_data[639:576] : _GEN_927; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_929 = 4'ha == index_reg ? data_mem_3_io_data_read_data[703:640] : _GEN_928; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_930 = 4'hb == index_reg ? data_mem_3_io_data_read_data[767:704] : _GEN_929; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_931 = 4'hc == index_reg ? data_mem_3_io_data_read_data[831:768] : _GEN_930; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_932 = 4'hd == index_reg ? data_mem_3_io_data_read_data[895:832] : _GEN_931; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_933 = 4'he == index_reg ? data_mem_3_io_data_read_data[959:896] : _GEN_932; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_934 = 4'hf == index_reg ? data_mem_3_io_data_read_data[1023:960] : _GEN_933; // @[cache.scala 442:{63,63}]
-  wire [63:0] _GEN_935 = _T_63 ? _GEN_934 : _GEN_918; // @[cache.scala 440:54 442:63]
-  wire [2:0] _GEN_936 = last ? 3'h6 : 3'h0; // @[cache.scala 449:25 450:44]
-  wire [2:0] _GEN_938 = io_mem_io_b_valid ? 3'h4 : 3'h0; // @[cache.scala 455:48 457:44]
-  wire [2:0] _GEN_940 = 3'h6 == cache_state ? _GEN_938 : 3'h0; // @[cache.scala 218:28]
-  wire [3:0] _GEN_941 = 3'h2 == cache_state ? index : index_reg; // @[cache.scala 218:28 139:32 422:35]
-  wire [63:0] _GEN_945 = 3'h2 == cache_state ? _GEN_935 : 64'h0; // @[cache.scala 218:28 204:31]
-  wire [2:0] _GEN_946 = 3'h2 == cache_state ? _GEN_936 : _GEN_940; // @[cache.scala 218:28]
-  wire  _GEN_947 = 3'h2 == cache_state ? 1'h0 : 3'h6 == cache_state & io_mem_io_b_valid; // @[cache.scala 209:27 218:28]
-  wire [2:0] _GEN_950 = 3'h5 == cache_state ? _GEN_867 : _GEN_946; // @[cache.scala 218:28]
-  wire [3:0] _GEN_951 = 3'h5 == cache_state ? index_reg : _GEN_941; // @[cache.scala 218:28 139:32]
-  wire  _GEN_954 = 3'h5 == cache_state ? 1'h0 : 3'h2 == cache_state; // @[cache.scala 202:27 218:28]
-  wire [63:0] _GEN_955 = 3'h5 == cache_state ? 64'h0 : _GEN_945; // @[cache.scala 218:28 204:31]
-  wire  _GEN_956 = 3'h5 == cache_state ? 1'h0 : _GEN_947; // @[cache.scala 209:27 218:28]
-  wire [3:0] _GEN_957 = 3'h3 == cache_state ? index : _GEN_951; // @[cache.scala 218:28 355:35]
-  wire [2:0] _GEN_959 = 3'h3 == cache_state ? {{1'd0}, _GEN_866} : _GEN_950; // @[cache.scala 218:28]
-  wire [1023:0] _GEN_960 = 3'h3 == cache_state ? _GEN_858 : data_mem_0_io_data_read_data; // @[cache.scala 218:28 163:43]
-  wire [1023:0] _GEN_962 = 3'h3 == cache_state ? _GEN_860 : data_mem_1_io_data_read_data; // @[cache.scala 218:28 163:43]
-  wire [1023:0] _GEN_964 = 3'h3 == cache_state ? _GEN_862 : data_mem_2_io_data_read_data; // @[cache.scala 218:28 163:43]
-  wire [1023:0] _GEN_966 = 3'h3 == cache_state ? _GEN_864 : data_mem_3_io_data_read_data; // @[cache.scala 218:28 163:43]
-  wire  _GEN_969 = 3'h3 == cache_state ? 1'h0 : 3'h5 == cache_state; // @[cache.scala 188:28 218:28]
-  wire  _GEN_972 = 3'h3 == cache_state ? 1'h0 : _GEN_954; // @[cache.scala 202:27 218:28]
-  wire [63:0] _GEN_973 = 3'h3 == cache_state ? 64'h0 : _GEN_955; // @[cache.scala 218:28 204:31]
-  wire  _GEN_974 = 3'h3 == cache_state ? 1'h0 : _GEN_956; // @[cache.scala 209:27 218:28]
-  wire  _GEN_979 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & io_mem_io_r_valid; // @[cache.scala 207:27 218:28]
-  wire [1023:0] _GEN_980 = 3'h4 == cache_state ? data_mem_0_io_data_read_data : _GEN_960; // @[cache.scala 218:28 163:43]
-  wire  _GEN_981 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_859; // @[cache.scala 218:28 161:45]
-  wire [1023:0] _GEN_982 = 3'h4 == cache_state ? data_mem_1_io_data_read_data : _GEN_962; // @[cache.scala 218:28 163:43]
-  wire  _GEN_983 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_861; // @[cache.scala 218:28 161:45]
-  wire [1023:0] _GEN_984 = 3'h4 == cache_state ? data_mem_2_io_data_read_data : _GEN_964; // @[cache.scala 218:28 163:43]
-  wire  _GEN_985 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_863; // @[cache.scala 218:28 161:45]
-  wire [1023:0] _GEN_986 = 3'h4 == cache_state ? data_mem_3_io_data_read_data : _GEN_966; // @[cache.scala 218:28 163:43]
-  wire  _GEN_987 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_865; // @[cache.scala 218:28 161:45]
-  wire  _GEN_989 = 3'h4 == cache_state ? 1'h0 : _GEN_969; // @[cache.scala 188:28 218:28]
-  wire  _GEN_992 = 3'h4 == cache_state ? 1'h0 : _GEN_972; // @[cache.scala 202:27 218:28]
-  wire [63:0] _GEN_993 = 3'h4 == cache_state ? 64'h0 : _GEN_973; // @[cache.scala 218:28 204:31]
-  wire  _GEN_994 = 3'h4 == cache_state ? 1'h0 : _GEN_974; // @[cache.scala 209:27 218:28]
-  wire [63:0] _GEN_996 = 3'h1 == cache_state ? _GEN_734 : 64'h0; // @[cache.scala 218:28 182:30]
-  wire [7:0] _GEN_998 = 3'h1 == cache_state ? _GEN_769 : tag_mem_0_io_tag_read_visit; // @[cache.scala 218:28 162:41]
-  wire [7:0] _GEN_1000 = 3'h1 == cache_state ? _GEN_773 : tag_mem_1_io_tag_read_visit; // @[cache.scala 218:28 162:41]
-  wire [7:0] _GEN_1002 = 3'h1 == cache_state ? _GEN_777 : tag_mem_2_io_tag_read_visit; // @[cache.scala 218:28 162:41]
-  wire [7:0] _GEN_1004 = 3'h1 == cache_state ? _GEN_781 : tag_mem_3_io_tag_read_visit; // @[cache.scala 218:28 162:41]
-  wire  _GEN_1005 = 3'h1 == cache_state ? _GEN_743 : _GEN_981; // @[cache.scala 218:28]
-  wire  _GEN_1006 = 3'h1 == cache_state ? _GEN_767 : tag_mem_0_io_tag_read_valid; // @[cache.scala 218:28 162:41]
-  wire  _GEN_1007 = 3'h1 == cache_state ? _GEN_768 : tag_mem_0_io_tag_read_dirty; // @[cache.scala 218:28 162:41]
-  wire [22:0] _GEN_1008 = 3'h1 == cache_state ? _GEN_770 : tag_mem_0_io_tag_read_tag; // @[cache.scala 218:28 162:41]
-  wire [1023:0] _GEN_1009 = 3'h1 == cache_state ? _GEN_747 : _GEN_980; // @[cache.scala 218:28]
-  wire  _GEN_1010 = 3'h1 == cache_state ? _GEN_748 : _GEN_983; // @[cache.scala 218:28]
-  wire  _GEN_1011 = 3'h1 == cache_state ? _GEN_771 : tag_mem_1_io_tag_read_valid; // @[cache.scala 218:28 162:41]
-  wire  _GEN_1012 = 3'h1 == cache_state ? _GEN_772 : tag_mem_1_io_tag_read_dirty; // @[cache.scala 218:28 162:41]
-  wire [22:0] _GEN_1013 = 3'h1 == cache_state ? _GEN_774 : tag_mem_1_io_tag_read_tag; // @[cache.scala 218:28 162:41]
-  wire [1023:0] _GEN_1014 = 3'h1 == cache_state ? _GEN_752 : _GEN_982; // @[cache.scala 218:28]
-  wire  _GEN_1015 = 3'h1 == cache_state ? _GEN_753 : _GEN_985; // @[cache.scala 218:28]
-  wire  _GEN_1016 = 3'h1 == cache_state ? _GEN_775 : tag_mem_2_io_tag_read_valid; // @[cache.scala 218:28 162:41]
-  wire  _GEN_1017 = 3'h1 == cache_state ? _GEN_776 : tag_mem_2_io_tag_read_dirty; // @[cache.scala 218:28 162:41]
-  wire [22:0] _GEN_1018 = 3'h1 == cache_state ? _GEN_778 : tag_mem_2_io_tag_read_tag; // @[cache.scala 218:28 162:41]
-  wire [1023:0] _GEN_1019 = 3'h1 == cache_state ? _GEN_757 : _GEN_984; // @[cache.scala 218:28]
-  wire  _GEN_1020 = 3'h1 == cache_state ? _GEN_758 : _GEN_987; // @[cache.scala 218:28]
-  wire  _GEN_1021 = 3'h1 == cache_state ? _GEN_779 : tag_mem_3_io_tag_read_valid; // @[cache.scala 218:28 162:41]
-  wire  _GEN_1022 = 3'h1 == cache_state ? _GEN_780 : tag_mem_3_io_tag_read_dirty; // @[cache.scala 218:28 162:41]
-  wire [22:0] _GEN_1023 = 3'h1 == cache_state ? _GEN_782 : tag_mem_3_io_tag_read_tag; // @[cache.scala 218:28 162:41]
-  wire [1023:0] _GEN_1024 = 3'h1 == cache_state ? _GEN_762 : _GEN_986; // @[cache.scala 218:28]
-  wire  _GEN_1029 = 3'h1 == cache_state ? 1'h0 : 3'h4 == cache_state; // @[cache.scala 195:28 218:28]
-  wire  _GEN_1032 = 3'h1 == cache_state ? 1'h0 : _GEN_979; // @[cache.scala 207:27 218:28]
-  wire  _GEN_1034 = 3'h1 == cache_state ? 1'h0 : _GEN_989; // @[cache.scala 188:28 218:28]
-  wire  _GEN_1037 = 3'h1 == cache_state ? 1'h0 : _GEN_992; // @[cache.scala 202:27 218:28]
-  wire [63:0] _GEN_1038 = 3'h1 == cache_state ? 64'h0 : _GEN_993; // @[cache.scala 218:28 204:31]
-  wire  _GEN_1039 = 3'h1 == cache_state ? 1'h0 : _GEN_994; // @[cache.scala 209:27 218:28]
-  tag_cache tag_mem_0 ( // @[cache.scala 133:45]
+    cache_data_7_11,cache_data_7_10,cache_data_7_9,cache_data_7_8,data_mem_3_io_data_write_data_lo_1}; // @[cache.scala 459:94]
+  wire [1023:0] _GEN_870 = _T_153 ? _data_mem_3_io_data_write_data_T_1 : data_mem_3_io_data_read_data; // @[cache.scala 439:41 196:43 459:80]
+  wire [1:0] _GEN_872 = io_mem_io_r_valid ? 2'h3 : 2'h0; // @[cache.scala 434:48 435:44]
+  wire [1023:0] _GEN_873 = io_mem_io_r_valid ? _GEN_816 : data_mem_0_io_data_read_data; // @[cache.scala 196:43 434:48]
+  wire  _GEN_874 = io_mem_io_r_valid & _T_54; // @[cache.scala 194:45 434:48]
+  wire [1023:0] _GEN_875 = io_mem_io_r_valid ? _GEN_834 : data_mem_1_io_data_read_data; // @[cache.scala 196:43 434:48]
+  wire  _GEN_876 = io_mem_io_r_valid & _T_87; // @[cache.scala 194:45 434:48]
+  wire [1023:0] _GEN_877 = io_mem_io_r_valid ? _GEN_852 : data_mem_2_io_data_read_data; // @[cache.scala 196:43 434:48]
+  wire  _GEN_878 = io_mem_io_r_valid & _T_120; // @[cache.scala 194:45 434:48]
+  wire [1023:0] _GEN_879 = io_mem_io_r_valid ? _GEN_870 : data_mem_3_io_data_read_data; // @[cache.scala 196:43 434:48]
+  wire  _GEN_880 = io_mem_io_r_valid & _T_153; // @[cache.scala 194:45 434:48]
+  wire [1:0] _GEN_881 = io_mem_io_r_bits_last ? 2'h1 : _GEN_872; // @[cache.scala 475:52 476:44]
+  wire [2:0] _GEN_882 = io_mem_io_aw_ready ? 3'h2 : 3'h5; // @[cache.scala 502:36 504:49 505:44]
+  wire [63:0] _GEN_884 = 4'h1 == index ? data_mem_0_io_data_read_data[127:64] : data_mem_0_io_data_read_data[63:0]; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_885 = 4'h2 == index ? data_mem_0_io_data_read_data[191:128] : _GEN_884; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_886 = 4'h3 == index ? data_mem_0_io_data_read_data[255:192] : _GEN_885; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_887 = 4'h4 == index ? data_mem_0_io_data_read_data[319:256] : _GEN_886; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_888 = 4'h5 == index ? data_mem_0_io_data_read_data[383:320] : _GEN_887; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_889 = 4'h6 == index ? data_mem_0_io_data_read_data[447:384] : _GEN_888; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_890 = 4'h7 == index ? data_mem_0_io_data_read_data[511:448] : _GEN_889; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_891 = 4'h8 == index ? data_mem_0_io_data_read_data[575:512] : _GEN_890; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_892 = 4'h9 == index ? data_mem_0_io_data_read_data[639:576] : _GEN_891; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_893 = 4'ha == index ? data_mem_0_io_data_read_data[703:640] : _GEN_892; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_894 = 4'hb == index ? data_mem_0_io_data_read_data[767:704] : _GEN_893; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_895 = 4'hc == index ? data_mem_0_io_data_read_data[831:768] : _GEN_894; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_896 = 4'hd == index ? data_mem_0_io_data_read_data[895:832] : _GEN_895; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_897 = 4'he == index ? data_mem_0_io_data_read_data[959:896] : _GEN_896; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_898 = 4'hf == index ? data_mem_0_io_data_read_data[1023:960] : _GEN_897; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_899 = _T_54 ? _GEN_898 : 64'h0; // @[cache.scala 237:31 527:54 529:63]
+  wire [63:0] _GEN_901 = 4'h1 == index ? data_mem_1_io_data_read_data[127:64] : data_mem_1_io_data_read_data[63:0]; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_902 = 4'h2 == index ? data_mem_1_io_data_read_data[191:128] : _GEN_901; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_903 = 4'h3 == index ? data_mem_1_io_data_read_data[255:192] : _GEN_902; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_904 = 4'h4 == index ? data_mem_1_io_data_read_data[319:256] : _GEN_903; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_905 = 4'h5 == index ? data_mem_1_io_data_read_data[383:320] : _GEN_904; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_906 = 4'h6 == index ? data_mem_1_io_data_read_data[447:384] : _GEN_905; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_907 = 4'h7 == index ? data_mem_1_io_data_read_data[511:448] : _GEN_906; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_908 = 4'h8 == index ? data_mem_1_io_data_read_data[575:512] : _GEN_907; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_909 = 4'h9 == index ? data_mem_1_io_data_read_data[639:576] : _GEN_908; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_910 = 4'ha == index ? data_mem_1_io_data_read_data[703:640] : _GEN_909; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_911 = 4'hb == index ? data_mem_1_io_data_read_data[767:704] : _GEN_910; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_912 = 4'hc == index ? data_mem_1_io_data_read_data[831:768] : _GEN_911; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_913 = 4'hd == index ? data_mem_1_io_data_read_data[895:832] : _GEN_912; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_914 = 4'he == index ? data_mem_1_io_data_read_data[959:896] : _GEN_913; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_915 = 4'hf == index ? data_mem_1_io_data_read_data[1023:960] : _GEN_914; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_916 = _T_87 ? _GEN_915 : _GEN_899; // @[cache.scala 527:54 529:63]
+  wire [63:0] _GEN_918 = 4'h1 == index ? data_mem_2_io_data_read_data[127:64] : data_mem_2_io_data_read_data[63:0]; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_919 = 4'h2 == index ? data_mem_2_io_data_read_data[191:128] : _GEN_918; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_920 = 4'h3 == index ? data_mem_2_io_data_read_data[255:192] : _GEN_919; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_921 = 4'h4 == index ? data_mem_2_io_data_read_data[319:256] : _GEN_920; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_922 = 4'h5 == index ? data_mem_2_io_data_read_data[383:320] : _GEN_921; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_923 = 4'h6 == index ? data_mem_2_io_data_read_data[447:384] : _GEN_922; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_924 = 4'h7 == index ? data_mem_2_io_data_read_data[511:448] : _GEN_923; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_925 = 4'h8 == index ? data_mem_2_io_data_read_data[575:512] : _GEN_924; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_926 = 4'h9 == index ? data_mem_2_io_data_read_data[639:576] : _GEN_925; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_927 = 4'ha == index ? data_mem_2_io_data_read_data[703:640] : _GEN_926; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_928 = 4'hb == index ? data_mem_2_io_data_read_data[767:704] : _GEN_927; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_929 = 4'hc == index ? data_mem_2_io_data_read_data[831:768] : _GEN_928; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_930 = 4'hd == index ? data_mem_2_io_data_read_data[895:832] : _GEN_929; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_931 = 4'he == index ? data_mem_2_io_data_read_data[959:896] : _GEN_930; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_932 = 4'hf == index ? data_mem_2_io_data_read_data[1023:960] : _GEN_931; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_933 = _T_120 ? _GEN_932 : _GEN_916; // @[cache.scala 527:54 529:63]
+  wire [63:0] _GEN_935 = 4'h1 == index ? data_mem_3_io_data_read_data[127:64] : data_mem_3_io_data_read_data[63:0]; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_936 = 4'h2 == index ? data_mem_3_io_data_read_data[191:128] : _GEN_935; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_937 = 4'h3 == index ? data_mem_3_io_data_read_data[255:192] : _GEN_936; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_938 = 4'h4 == index ? data_mem_3_io_data_read_data[319:256] : _GEN_937; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_939 = 4'h5 == index ? data_mem_3_io_data_read_data[383:320] : _GEN_938; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_940 = 4'h6 == index ? data_mem_3_io_data_read_data[447:384] : _GEN_939; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_941 = 4'h7 == index ? data_mem_3_io_data_read_data[511:448] : _GEN_940; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_942 = 4'h8 == index ? data_mem_3_io_data_read_data[575:512] : _GEN_941; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_943 = 4'h9 == index ? data_mem_3_io_data_read_data[639:576] : _GEN_942; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_944 = 4'ha == index ? data_mem_3_io_data_read_data[703:640] : _GEN_943; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_945 = 4'hb == index ? data_mem_3_io_data_read_data[767:704] : _GEN_944; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_946 = 4'hc == index ? data_mem_3_io_data_read_data[831:768] : _GEN_945; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_947 = 4'hd == index ? data_mem_3_io_data_read_data[895:832] : _GEN_946; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_948 = 4'he == index ? data_mem_3_io_data_read_data[959:896] : _GEN_947; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_949 = 4'hf == index ? data_mem_3_io_data_read_data[1023:960] : _GEN_948; // @[cache.scala 529:{63,63}]
+  wire [63:0] _GEN_950 = _T_153 ? _GEN_949 : _GEN_933; // @[cache.scala 527:54 529:63]
+  wire [2:0] _GEN_951 = last ? 3'h6 : 3'h0; // @[cache.scala 536:25 537:44]
+  wire [3:0] _GEN_952 = last ? 4'h0 : _GEN_0; // @[cache.scala 536:25 538:39]
+  wire [2:0] _GEN_954 = io_mem_io_b_valid ? 3'h4 : 3'h0; // @[cache.scala 542:48 544:44]
+  wire [2:0] _GEN_956 = 3'h6 == cache_state ? _GEN_954 : 3'h0; // @[cache.scala 256:28]
+  wire [63:0] _GEN_961 = 3'h2 == cache_state ? _GEN_950 : 64'h0; // @[cache.scala 256:28 237:31]
+  wire [2:0] _GEN_962 = 3'h2 == cache_state ? _GEN_951 : _GEN_956; // @[cache.scala 256:28]
+  wire [3:0] _GEN_963 = 3'h2 == cache_state ? _GEN_952 : _GEN_0; // @[cache.scala 256:28]
+  wire  _GEN_964 = 3'h2 == cache_state ? 1'h0 : 3'h6 == cache_state & io_mem_io_b_valid; // @[cache.scala 242:27 256:28]
+  wire [2:0] _GEN_967 = 3'h5 == cache_state ? _GEN_882 : _GEN_962; // @[cache.scala 256:28]
+  wire [31:0] _GEN_968 = 3'h5 == cache_state ? writeback_addr : cpu_request_addr_reg; // @[cache.scala 256:28 229:32 503:48]
+  wire  _GEN_972 = 3'h5 == cache_state ? 1'h0 : 3'h2 == cache_state; // @[cache.scala 235:27 256:28]
+  wire [63:0] _GEN_973 = 3'h5 == cache_state ? 64'h0 : _GEN_961; // @[cache.scala 256:28 237:31]
+  wire [3:0] _GEN_974 = 3'h5 == cache_state ? _GEN_0 : _GEN_963; // @[cache.scala 256:28]
+  wire  _GEN_975 = 3'h5 == cache_state ? 1'h0 : _GEN_964; // @[cache.scala 242:27 256:28]
+  wire [2:0] _GEN_978 = 3'h3 == cache_state ? {{1'd0}, _GEN_881} : _GEN_967; // @[cache.scala 256:28]
+  wire [1023:0] _GEN_979 = 3'h3 == cache_state ? _GEN_873 : data_mem_0_io_data_read_data; // @[cache.scala 256:28 196:43]
+  wire [1023:0] _GEN_981 = 3'h3 == cache_state ? _GEN_875 : data_mem_1_io_data_read_data; // @[cache.scala 256:28 196:43]
+  wire [1023:0] _GEN_983 = 3'h3 == cache_state ? _GEN_877 : data_mem_2_io_data_read_data; // @[cache.scala 256:28 196:43]
+  wire [1023:0] _GEN_985 = 3'h3 == cache_state ? _GEN_879 : data_mem_3_io_data_read_data; // @[cache.scala 256:28 196:43]
+  wire  _GEN_988 = 3'h3 == cache_state ? 1'h0 : 3'h5 == cache_state; // @[cache.scala 221:28 256:28]
+  wire [31:0] _GEN_990 = 3'h3 == cache_state ? cpu_request_addr_reg : _GEN_968; // @[cache.scala 256:28 229:32]
+  wire  _GEN_992 = 3'h3 == cache_state ? 1'h0 : _GEN_972; // @[cache.scala 235:27 256:28]
+  wire [63:0] _GEN_993 = 3'h3 == cache_state ? 64'h0 : _GEN_973; // @[cache.scala 256:28 237:31]
+  wire [3:0] _GEN_994 = 3'h3 == cache_state ? _GEN_0 : _GEN_974; // @[cache.scala 256:28]
+  wire  _GEN_995 = 3'h3 == cache_state ? 1'h0 : _GEN_975; // @[cache.scala 242:27 256:28]
+  wire [31:0] _GEN_999 = 3'h4 == cache_state ? refill_addr : _GEN_990; // @[cache.scala 256:28 420:48]
+  wire  _GEN_1001 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state; // @[cache.scala 240:27 256:28]
+  wire [1023:0] _GEN_1002 = 3'h4 == cache_state ? data_mem_0_io_data_read_data : _GEN_979; // @[cache.scala 256:28 196:43]
+  wire  _GEN_1003 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_874; // @[cache.scala 256:28 194:45]
+  wire [1023:0] _GEN_1004 = 3'h4 == cache_state ? data_mem_1_io_data_read_data : _GEN_981; // @[cache.scala 256:28 196:43]
+  wire  _GEN_1005 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_876; // @[cache.scala 256:28 194:45]
+  wire [1023:0] _GEN_1006 = 3'h4 == cache_state ? data_mem_2_io_data_read_data : _GEN_983; // @[cache.scala 256:28 196:43]
+  wire  _GEN_1007 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_878; // @[cache.scala 256:28 194:45]
+  wire [1023:0] _GEN_1008 = 3'h4 == cache_state ? data_mem_3_io_data_read_data : _GEN_985; // @[cache.scala 256:28 196:43]
+  wire  _GEN_1009 = 3'h4 == cache_state ? 1'h0 : 3'h3 == cache_state & _GEN_880; // @[cache.scala 256:28 194:45]
+  wire  _GEN_1011 = 3'h4 == cache_state ? 1'h0 : _GEN_988; // @[cache.scala 221:28 256:28]
+  wire  _GEN_1014 = 3'h4 == cache_state ? 1'h0 : _GEN_992; // @[cache.scala 235:27 256:28]
+  wire [63:0] _GEN_1015 = 3'h4 == cache_state ? 64'h0 : _GEN_993; // @[cache.scala 256:28 237:31]
+  wire  _GEN_1017 = 3'h4 == cache_state ? 1'h0 : _GEN_995; // @[cache.scala 242:27 256:28]
+  wire [1:0] _GEN_1018 = 3'h1 == cache_state ? cpu_request_addr_index : 2'h0; // @[cache.scala 256:28 189:47 265:63]
+  wire [63:0] _GEN_1020 = 3'h1 == cache_state ? _GEN_750 : 64'h0; // @[cache.scala 256:28 215:30]
+  wire [7:0] _GEN_1022 = 3'h1 == cache_state ? _GEN_785 : tag_mem_0_io_tag_read_visit; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1023 = 3'h1 == cache_state ? _GEN_783 : tag_mem_0_io_tag_read_valid; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1024 = 3'h1 == cache_state ? _GEN_784 : tag_mem_0_io_tag_read_dirty; // @[cache.scala 256:28 195:41]
+  wire [22:0] _GEN_1025 = 3'h1 == cache_state ? _GEN_786 : tag_mem_0_io_tag_read_tag; // @[cache.scala 256:28 195:41]
+  wire [7:0] _GEN_1027 = 3'h1 == cache_state ? _GEN_789 : tag_mem_1_io_tag_read_visit; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1028 = 3'h1 == cache_state ? _GEN_787 : tag_mem_1_io_tag_read_valid; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1029 = 3'h1 == cache_state ? _GEN_788 : tag_mem_1_io_tag_read_dirty; // @[cache.scala 256:28 195:41]
+  wire [22:0] _GEN_1030 = 3'h1 == cache_state ? _GEN_790 : tag_mem_1_io_tag_read_tag; // @[cache.scala 256:28 195:41]
+  wire [7:0] _GEN_1032 = 3'h1 == cache_state ? _GEN_793 : tag_mem_2_io_tag_read_visit; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1033 = 3'h1 == cache_state ? _GEN_791 : tag_mem_2_io_tag_read_valid; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1034 = 3'h1 == cache_state ? _GEN_792 : tag_mem_2_io_tag_read_dirty; // @[cache.scala 256:28 195:41]
+  wire [22:0] _GEN_1035 = 3'h1 == cache_state ? _GEN_794 : tag_mem_2_io_tag_read_tag; // @[cache.scala 256:28 195:41]
+  wire [7:0] _GEN_1037 = 3'h1 == cache_state ? _GEN_797 : tag_mem_3_io_tag_read_visit; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1038 = 3'h1 == cache_state ? _GEN_795 : tag_mem_3_io_tag_read_valid; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1039 = 3'h1 == cache_state ? _GEN_796 : tag_mem_3_io_tag_read_dirty; // @[cache.scala 256:28 195:41]
+  wire [22:0] _GEN_1040 = 3'h1 == cache_state ? _GEN_798 : tag_mem_3_io_tag_read_tag; // @[cache.scala 256:28 195:41]
+  wire  _GEN_1041 = 3'h1 == cache_state ? _GEN_771 : _GEN_1003; // @[cache.scala 256:28]
+  wire [1023:0] _GEN_1042 = 3'h1 == cache_state ? _GEN_772 : _GEN_1002; // @[cache.scala 256:28]
+  wire  _GEN_1043 = 3'h1 == cache_state ? _GEN_773 : _GEN_1005; // @[cache.scala 256:28]
+  wire [1023:0] _GEN_1044 = 3'h1 == cache_state ? _GEN_774 : _GEN_1004; // @[cache.scala 256:28]
+  wire  _GEN_1045 = 3'h1 == cache_state ? _GEN_775 : _GEN_1007; // @[cache.scala 256:28]
+  wire [1023:0] _GEN_1046 = 3'h1 == cache_state ? _GEN_776 : _GEN_1006; // @[cache.scala 256:28]
+  wire  _GEN_1047 = 3'h1 == cache_state ? _GEN_777 : _GEN_1009; // @[cache.scala 256:28]
+  wire [1023:0] _GEN_1048 = 3'h1 == cache_state ? _GEN_778 : _GEN_1008; // @[cache.scala 256:28]
+  wire  _GEN_1053 = 3'h1 == cache_state ? 1'h0 : 3'h4 == cache_state; // @[cache.scala 228:28 256:28]
+  wire [31:0] _GEN_1055 = 3'h1 == cache_state ? cpu_request_addr_reg : _GEN_999; // @[cache.scala 256:28 229:32]
+  wire  _GEN_1057 = 3'h1 == cache_state ? 1'h0 : _GEN_1001; // @[cache.scala 240:27 256:28]
+  wire  _GEN_1059 = 3'h1 == cache_state ? 1'h0 : _GEN_1011; // @[cache.scala 221:28 256:28]
+  wire  _GEN_1062 = 3'h1 == cache_state ? 1'h0 : _GEN_1014; // @[cache.scala 235:27 256:28]
+  wire [63:0] _GEN_1063 = 3'h1 == cache_state ? 64'h0 : _GEN_1015; // @[cache.scala 256:28 237:31]
+  wire  _GEN_1065 = 3'h1 == cache_state ? 1'h0 : _GEN_1017; // @[cache.scala 242:27 256:28]
+  wire [1:0] _GEN_1067 = 3'h0 == cache_state ? 2'h0 : _GEN_1018; // @[cache.scala 256:28 189:47]
+  wire  _GEN_1114 = ~_T_2; // @[cache.scala 281:39]
+  wire  _GEN_1115 = ~_T_2 & _T_5; // @[cache.scala 281:39]
+  wire  _GEN_1120 = _GEN_1115 & ~_T_8; // @[cache.scala 356:39]
+  wire  _GEN_1127 = _GEN_1114 & ~_T_5; // @[cache.scala 421:31]
+  tag_cache tag_mem_0 ( // @[cache.scala 152:45]
     .clock(tag_mem_0_clock),
     .io_cache_req_index(tag_mem_0_io_cache_req_index),
     .io_cache_req_we(tag_mem_0_io_cache_req_we),
@@ -4700,7 +4966,7 @@ module Cache(
     .io_tag_read_visit(tag_mem_0_io_tag_read_visit),
     .io_tag_read_tag(tag_mem_0_io_tag_read_tag)
   );
-  tag_cache tag_mem_1 ( // @[cache.scala 133:45]
+  tag_cache tag_mem_1 ( // @[cache.scala 152:45]
     .clock(tag_mem_1_clock),
     .io_cache_req_index(tag_mem_1_io_cache_req_index),
     .io_cache_req_we(tag_mem_1_io_cache_req_we),
@@ -4713,7 +4979,7 @@ module Cache(
     .io_tag_read_visit(tag_mem_1_io_tag_read_visit),
     .io_tag_read_tag(tag_mem_1_io_tag_read_tag)
   );
-  tag_cache tag_mem_2 ( // @[cache.scala 133:45]
+  tag_cache tag_mem_2 ( // @[cache.scala 152:45]
     .clock(tag_mem_2_clock),
     .io_cache_req_index(tag_mem_2_io_cache_req_index),
     .io_cache_req_we(tag_mem_2_io_cache_req_we),
@@ -4726,7 +4992,7 @@ module Cache(
     .io_tag_read_visit(tag_mem_2_io_tag_read_visit),
     .io_tag_read_tag(tag_mem_2_io_tag_read_tag)
   );
-  tag_cache tag_mem_3 ( // @[cache.scala 133:45]
+  tag_cache tag_mem_3 ( // @[cache.scala 152:45]
     .clock(tag_mem_3_clock),
     .io_cache_req_index(tag_mem_3_io_cache_req_index),
     .io_cache_req_we(tag_mem_3_io_cache_req_we),
@@ -4739,138 +5005,173 @@ module Cache(
     .io_tag_read_visit(tag_mem_3_io_tag_read_visit),
     .io_tag_read_tag(tag_mem_3_io_tag_read_tag)
   );
-  data_cache data_mem_0 ( // @[cache.scala 134:46]
+  data_cache data_mem_0 ( // @[cache.scala 153:46]
     .clock(data_mem_0_clock),
     .io_cache_req_index(data_mem_0_io_cache_req_index),
     .io_cache_req_we(data_mem_0_io_cache_req_we),
     .io_data_write_data(data_mem_0_io_data_write_data),
     .io_data_read_data(data_mem_0_io_data_read_data)
   );
-  data_cache data_mem_1 ( // @[cache.scala 134:46]
+  data_cache data_mem_1 ( // @[cache.scala 153:46]
     .clock(data_mem_1_clock),
     .io_cache_req_index(data_mem_1_io_cache_req_index),
     .io_cache_req_we(data_mem_1_io_cache_req_we),
     .io_data_write_data(data_mem_1_io_data_write_data),
     .io_data_read_data(data_mem_1_io_data_read_data)
   );
-  data_cache data_mem_2 ( // @[cache.scala 134:46]
+  data_cache data_mem_2 ( // @[cache.scala 153:46]
     .clock(data_mem_2_clock),
     .io_cache_req_index(data_mem_2_io_cache_req_index),
     .io_cache_req_we(data_mem_2_io_cache_req_we),
     .io_data_write_data(data_mem_2_io_data_write_data),
     .io_data_read_data(data_mem_2_io_data_read_data)
   );
-  data_cache data_mem_3 ( // @[cache.scala 134:46]
+  data_cache data_mem_3 ( // @[cache.scala 153:46]
     .clock(data_mem_3_clock),
     .io_cache_req_index(data_mem_3_io_cache_req_index),
     .io_cache_req_we(data_mem_3_io_cache_req_we),
     .io_data_write_data(data_mem_3_io_data_write_data),
     .io_data_read_data(data_mem_3_io_data_read_data)
   );
-  assign io_cpu_response_data = 3'h0 == cache_state ? 64'h0 : _GEN_996; // @[cache.scala 218:28 182:30]
-  assign io_cpu_response_ready = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _T_18; // @[cache.scala 218:28 181:31]
-  assign io_mem_io_aw_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1034; // @[cache.scala 188:28 218:28]
-  assign io_mem_io_aw_bits_addr = io_cpu_request_addr; // @[cache.scala 189:54]
-  assign io_mem_io_w_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1037; // @[cache.scala 202:27 218:28]
-  assign io_mem_io_w_bits_data = 3'h0 == cache_state ? 64'h0 : _GEN_1038; // @[cache.scala 218:28 204:31]
-  assign io_mem_io_b_ready = 3'h0 == cache_state ? 1'h0 : _GEN_1039; // @[cache.scala 209:27 218:28]
-  assign io_mem_io_ar_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1029; // @[cache.scala 195:28 218:28]
-  assign io_mem_io_ar_bits_addr = io_cpu_request_addr; // @[cache.scala 196:54]
-  assign io_mem_io_r_ready = 3'h0 == cache_state ? 1'h0 : _GEN_1032; // @[cache.scala 207:27 218:28]
+  assign io_cpu_response_data = 3'h0 == cache_state ? 64'h0 : _GEN_1020; // @[cache.scala 256:28 215:30]
+  assign io_cpu_response_ready = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _T_8; // @[cache.scala 256:28 214:31]
+  assign io_mem_io_aw_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1059; // @[cache.scala 221:28 256:28]
+  assign io_mem_io_aw_bits_addr = cpu_request_addr_reg; // @[cache.scala 222:32]
+  assign io_mem_io_w_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1062; // @[cache.scala 235:27 256:28]
+  assign io_mem_io_w_bits_data = 3'h0 == cache_state ? 64'h0 : _GEN_1063; // @[cache.scala 256:28 237:31]
+  assign io_mem_io_b_ready = 3'h0 == cache_state ? 1'h0 : _GEN_1065; // @[cache.scala 242:27 256:28]
+  assign io_mem_io_ar_valid = 3'h0 == cache_state ? 1'h0 : _GEN_1053; // @[cache.scala 228:28 256:28]
+  assign io_mem_io_ar_bits_addr = 3'h0 == cache_state ? cpu_request_addr_reg : _GEN_1055; // @[cache.scala 256:28 229:32]
+  assign io_mem_io_r_ready = 3'h0 == cache_state ? 1'h0 : _GEN_1057; // @[cache.scala 240:27 256:28]
   assign tag_mem_0_clock = clock;
-  assign tag_mem_0_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 156:47]
-  assign tag_mem_0_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_735; // @[cache.scala 218:28 160:44]
-  assign tag_mem_0_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_0_io_tag_read_valid : _GEN_1006; // @[cache.scala 218:28 162:41]
-  assign tag_mem_0_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_0_io_tag_read_dirty : _GEN_1007; // @[cache.scala 218:28 162:41]
-  assign tag_mem_0_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_0_io_tag_read_visit : _GEN_998; // @[cache.scala 218:28 162:41]
-  assign tag_mem_0_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_0_io_tag_read_tag : _GEN_1008; // @[cache.scala 218:28 162:41]
+  assign tag_mem_0_io_cache_req_index = {{1'd0}, _GEN_1067};
+  assign tag_mem_0_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_751; // @[cache.scala 256:28 193:44]
+  assign tag_mem_0_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_0_io_tag_read_valid : _GEN_1023; // @[cache.scala 256:28 195:41]
+  assign tag_mem_0_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_0_io_tag_read_dirty : _GEN_1024; // @[cache.scala 256:28 195:41]
+  assign tag_mem_0_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_0_io_tag_read_visit : _GEN_1022; // @[cache.scala 256:28 195:41]
+  assign tag_mem_0_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_0_io_tag_read_tag : _GEN_1025; // @[cache.scala 256:28 195:41]
   assign tag_mem_1_clock = clock;
-  assign tag_mem_1_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 156:47]
-  assign tag_mem_1_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_737; // @[cache.scala 218:28 160:44]
-  assign tag_mem_1_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_1_io_tag_read_valid : _GEN_1011; // @[cache.scala 218:28 162:41]
-  assign tag_mem_1_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_1_io_tag_read_dirty : _GEN_1012; // @[cache.scala 218:28 162:41]
-  assign tag_mem_1_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_1_io_tag_read_visit : _GEN_1000; // @[cache.scala 218:28 162:41]
-  assign tag_mem_1_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_1_io_tag_read_tag : _GEN_1013; // @[cache.scala 218:28 162:41]
+  assign tag_mem_1_io_cache_req_index = {{1'd0}, _GEN_1067};
+  assign tag_mem_1_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_756; // @[cache.scala 256:28 193:44]
+  assign tag_mem_1_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_1_io_tag_read_valid : _GEN_1028; // @[cache.scala 256:28 195:41]
+  assign tag_mem_1_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_1_io_tag_read_dirty : _GEN_1029; // @[cache.scala 256:28 195:41]
+  assign tag_mem_1_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_1_io_tag_read_visit : _GEN_1027; // @[cache.scala 256:28 195:41]
+  assign tag_mem_1_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_1_io_tag_read_tag : _GEN_1030; // @[cache.scala 256:28 195:41]
   assign tag_mem_2_clock = clock;
-  assign tag_mem_2_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 156:47]
-  assign tag_mem_2_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_739; // @[cache.scala 218:28 160:44]
-  assign tag_mem_2_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_2_io_tag_read_valid : _GEN_1016; // @[cache.scala 218:28 162:41]
-  assign tag_mem_2_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_2_io_tag_read_dirty : _GEN_1017; // @[cache.scala 218:28 162:41]
-  assign tag_mem_2_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_2_io_tag_read_visit : _GEN_1002; // @[cache.scala 218:28 162:41]
-  assign tag_mem_2_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_2_io_tag_read_tag : _GEN_1018; // @[cache.scala 218:28 162:41]
+  assign tag_mem_2_io_cache_req_index = {{1'd0}, _GEN_1067};
+  assign tag_mem_2_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_761; // @[cache.scala 256:28 193:44]
+  assign tag_mem_2_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_2_io_tag_read_valid : _GEN_1033; // @[cache.scala 256:28 195:41]
+  assign tag_mem_2_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_2_io_tag_read_dirty : _GEN_1034; // @[cache.scala 256:28 195:41]
+  assign tag_mem_2_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_2_io_tag_read_visit : _GEN_1032; // @[cache.scala 256:28 195:41]
+  assign tag_mem_2_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_2_io_tag_read_tag : _GEN_1035; // @[cache.scala 256:28 195:41]
   assign tag_mem_3_clock = clock;
-  assign tag_mem_3_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 156:47]
-  assign tag_mem_3_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_741; // @[cache.scala 218:28 160:44]
-  assign tag_mem_3_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_3_io_tag_read_valid : _GEN_1021; // @[cache.scala 218:28 162:41]
-  assign tag_mem_3_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_3_io_tag_read_dirty : _GEN_1022; // @[cache.scala 218:28 162:41]
-  assign tag_mem_3_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_3_io_tag_read_visit : _GEN_1004; // @[cache.scala 218:28 162:41]
-  assign tag_mem_3_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_3_io_tag_read_tag : _GEN_1023; // @[cache.scala 218:28 162:41]
+  assign tag_mem_3_io_cache_req_index = {{1'd0}, _GEN_1067};
+  assign tag_mem_3_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : 3'h1 == cache_state & _GEN_766; // @[cache.scala 256:28 193:44]
+  assign tag_mem_3_io_tag_write_valid = 3'h0 == cache_state ? tag_mem_3_io_tag_read_valid : _GEN_1038; // @[cache.scala 256:28 195:41]
+  assign tag_mem_3_io_tag_write_dirty = 3'h0 == cache_state ? tag_mem_3_io_tag_read_dirty : _GEN_1039; // @[cache.scala 256:28 195:41]
+  assign tag_mem_3_io_tag_write_visit = 3'h0 == cache_state ? tag_mem_3_io_tag_read_visit : _GEN_1037; // @[cache.scala 256:28 195:41]
+  assign tag_mem_3_io_tag_write_tag = 3'h0 == cache_state ? tag_mem_3_io_tag_read_tag : _GEN_1040; // @[cache.scala 256:28 195:41]
   assign data_mem_0_clock = clock;
-  assign data_mem_0_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 157:48]
-  assign data_mem_0_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1005; // @[cache.scala 218:28 161:45]
-  assign data_mem_0_io_data_write_data = 3'h0 == cache_state ? data_mem_0_io_data_read_data : _GEN_1009; // @[cache.scala 218:28 163:43]
+  assign data_mem_0_io_cache_req_index = {{1'd0}, io_cpu_request_addr[8:7]}; // @[cache.scala 190:48]
+  assign data_mem_0_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1041; // @[cache.scala 256:28 194:45]
+  assign data_mem_0_io_data_write_data = 3'h0 == cache_state ? data_mem_0_io_data_read_data : _GEN_1042; // @[cache.scala 256:28 196:43]
   assign data_mem_1_clock = clock;
-  assign data_mem_1_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 157:48]
-  assign data_mem_1_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1010; // @[cache.scala 218:28 161:45]
-  assign data_mem_1_io_data_write_data = 3'h0 == cache_state ? data_mem_1_io_data_read_data : _GEN_1014; // @[cache.scala 218:28 163:43]
+  assign data_mem_1_io_cache_req_index = {{1'd0}, io_cpu_request_addr[8:7]}; // @[cache.scala 190:48]
+  assign data_mem_1_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1043; // @[cache.scala 256:28 194:45]
+  assign data_mem_1_io_data_write_data = 3'h0 == cache_state ? data_mem_1_io_data_read_data : _GEN_1044; // @[cache.scala 256:28 196:43]
   assign data_mem_2_clock = clock;
-  assign data_mem_2_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 157:48]
-  assign data_mem_2_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1015; // @[cache.scala 218:28 161:45]
-  assign data_mem_2_io_data_write_data = 3'h0 == cache_state ? data_mem_2_io_data_read_data : _GEN_1019; // @[cache.scala 218:28 163:43]
+  assign data_mem_2_io_cache_req_index = {{1'd0}, io_cpu_request_addr[8:7]}; // @[cache.scala 190:48]
+  assign data_mem_2_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1045; // @[cache.scala 256:28 194:45]
+  assign data_mem_2_io_data_write_data = 3'h0 == cache_state ? data_mem_2_io_data_read_data : _GEN_1046; // @[cache.scala 256:28 196:43]
   assign data_mem_3_clock = clock;
-  assign data_mem_3_io_cache_req_index = {{1'd0}, cpu_request_addr_index}; // @[cache.scala 157:48]
-  assign data_mem_3_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1020; // @[cache.scala 218:28 161:45]
-  assign data_mem_3_io_data_write_data = 3'h0 == cache_state ? data_mem_3_io_data_read_data : _GEN_1024; // @[cache.scala 218:28 163:43]
+  assign data_mem_3_io_cache_req_index = {{1'd0}, io_cpu_request_addr[8:7]}; // @[cache.scala 190:48]
+  assign data_mem_3_io_cache_req_we = 3'h0 == cache_state ? 1'h0 : _GEN_1047; // @[cache.scala 256:28 194:45]
+  assign data_mem_3_io_data_write_data = 3'h0 == cache_state ? data_mem_3_io_data_read_data : _GEN_1048; // @[cache.scala 256:28 196:43]
   always @(posedge clock) begin
-    if (reset) begin // @[cache.scala 131:34]
-      cache_state <= 3'h0; // @[cache.scala 131:34]
-    end else if (3'h0 == cache_state) begin // @[cache.scala 218:28]
-      cache_state <= {{2'd0}, io_cpu_request_valid};
-    end else if (3'h1 == cache_state) begin // @[cache.scala 218:28]
-      if (is_match_0 | is_match_1 | is_match_2 | is_match_3) begin // @[cache.scala 228:55]
-        cache_state <= 3'h0; // @[cache.scala 283:44]
+    if (reset) begin // @[cache.scala 150:34]
+      cache_state <= 3'h0; // @[cache.scala 150:34]
+    end else if (3'h0 == cache_state) begin // @[cache.scala 256:28]
+      cache_state <= {{2'd0}, cpu_request_valid};
+    end else if (3'h1 == cache_state) begin // @[cache.scala 256:28]
+      if (is_match_0 | is_match_1 | is_match_2 | is_match_3) begin // @[cache.scala 280:51]
+        cache_state <= {{2'd0}, cpu_request_valid};
       end else begin
-        cache_state <= _GEN_731;
+        cache_state <= _GEN_747;
       end
-    end else if (3'h4 == cache_state) begin // @[cache.scala 218:28]
-      cache_state <= _GEN_783;
+    end else if (3'h4 == cache_state) begin // @[cache.scala 256:28]
+      cache_state <= _GEN_799;
     end else begin
-      cache_state <= _GEN_959;
+      cache_state <= _GEN_978;
     end
     if (reset) begin // @[Counter.scala 62:40]
       index <= 4'h0; // @[Counter.scala 62:40]
-    end else if (fill_block_en) begin // @[Counter.scala 120:16]
-      index <= _wrap_value_T_1; // @[Counter.scala 78:15]
-    end
-    if (reset) begin // @[cache.scala 139:32]
-      index_reg <= 4'h0; // @[cache.scala 139:32]
-    end else if (!(3'h0 == cache_state)) begin // @[cache.scala 218:28]
-      if (!(3'h1 == cache_state)) begin // @[cache.scala 218:28]
-        if (!(3'h4 == cache_state)) begin // @[cache.scala 218:28]
-          index_reg <= _GEN_957;
+    end else if (3'h0 == cache_state) begin // @[cache.scala 256:28]
+      index <= _GEN_0;
+    end else if (3'h1 == cache_state) begin // @[cache.scala 256:28]
+      index <= _GEN_0;
+    end else if (3'h4 == cache_state) begin // @[cache.scala 256:28]
+      index <= _GEN_0;
+    end else begin
+      index <= _GEN_994;
+    end
+    if (reset) begin // @[cache.scala 160:30]
+      replace <= 2'h0; // @[cache.scala 160:30]
+    end else if (!(3'h0 == cache_state)) begin // @[cache.scala 256:28]
+      if (3'h1 == cache_state) begin // @[cache.scala 256:28]
+        if (!(is_match_0 | is_match_1 | is_match_2 | is_match_3)) begin // @[cache.scala 280:51]
+          replace <= max;
         end
       end
     end
-    if (reset) begin // @[cache.scala 141:30]
-      replace <= 2'h0; // @[cache.scala 141:30]
-    end else if (!(3'h0 == cache_state)) begin // @[cache.scala 218:28]
-      if (3'h1 == cache_state) begin // @[cache.scala 218:28]
-        if (!(is_match_0 | is_match_1 | is_match_2 | is_match_3)) begin // @[cache.scala 228:55]
-          replace <= max;
+    if (reset) begin // @[cache.scala 161:34]
+      refill_addr <= 32'h0; // @[cache.scala 161:34]
+    end else if (!(3'h0 == cache_state)) begin // @[cache.scala 256:28]
+      if (3'h1 == cache_state) begin // @[cache.scala 256:28]
+        if (!(is_match_0 | is_match_1 | is_match_2 | is_match_3)) begin // @[cache.scala 280:51]
+          refill_addr <= _GEN_746;
+        end
+      end
+    end
+    if (reset) begin // @[cache.scala 162:37]
+      writeback_addr <= 32'h0; // @[cache.scala 162:37]
+    end else if (!(3'h0 == cache_state)) begin // @[cache.scala 256:28]
+      if (3'h1 == cache_state) begin // @[cache.scala 256:28]
+        if (!(is_match_0 | is_match_1 | is_match_2 | is_match_3)) begin // @[cache.scala 280:51]
+          writeback_addr <= _GEN_748;
         end
       end
     end
-    if (reset) begin // @[cache.scala 147:43]
-      cpu_request_addr_reg <= 32'h0; // @[cache.scala 147:43]
+    if (reset) begin // @[cache.scala 166:43]
+      cpu_request_addr_reg <= 32'h0; // @[cache.scala 166:43]
+    end else begin
+      cpu_request_addr_reg <= io_cpu_request_addr; // @[cache.scala 172:30]
+    end
+    if (reset) begin // @[cache.scala 167:39]
+      cpu_request_data <= 64'h0; // @[cache.scala 167:39]
     end else begin
-      cpu_request_addr_reg <= io_cpu_request_addr; // @[cache.scala 148:30]
+      cpu_request_data <= io_cpu_request_data; // @[cache.scala 173:26]
+    end
+    if (reset) begin // @[cache.scala 168:39]
+      cpu_request_mask <= 8'h0; // @[cache.scala 168:39]
+    end else begin
+      cpu_request_mask <= io_cpu_request_mask; // @[cache.scala 174:26]
+    end
+    if (reset) begin // @[cache.scala 169:37]
+      cpu_request_rw <= 1'h0; // @[cache.scala 169:37]
+    end else begin
+      cpu_request_rw <= io_cpu_request_rw; // @[cache.scala 175:24]
+    end
+    if (reset) begin // @[cache.scala 170:40]
+      cpu_request_valid <= 1'h0; // @[cache.scala 170:40]
+    end else begin
+      cpu_request_valid <= io_cpu_request_valid; // @[cache.scala 176:27]
     end
     `ifndef SYNTHESIS
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
-        if (~reset) begin
-          $fwrite(32'h80000002,"State: cache_state\n"); // @[cache.scala 215:15]
+        if (~_T_2 & _T_5 & _T_8 & ~reset) begin
+          $fwrite(32'h80000002,"Match\n"); // @[cache.scala 281:39]
         end
     `ifdef PRINTF_COND
       end
@@ -4880,60 +5181,796 @@ module Cache(
     `ifdef PRINTF_COND
       if (`PRINTF_COND) begin
     `endif
-        if (~_T_4 & _T_7 & _T_18 & _T_1) begin
-          $fwrite(32'h80000002,"Match\n"); // @[cache.scala 229:39]
+        if (_GEN_1115 & ~_T_8 & _T_10) begin
+          $fwrite(32'h80000002,"unMatch\n\n\n"); // @[cache.scala 356:39]
         end
     `ifdef PRINTF_COND
       end
     `endif
     `endif // SYNTHESIS
-  end
-// Register and memory initialization
-`ifdef RANDOMIZE_GARBAGE_ASSIGN
-`define RANDOMIZE
-`endif
-`ifdef RANDOMIZE_INVALID_ASSIGN
-`define RANDOMIZE
-`endif
-`ifdef RANDOMIZE_REG_INIT
-`define RANDOMIZE
-`endif
-`ifdef RANDOMIZE_MEM_INIT
-`define RANDOMIZE
-`endif
-`ifndef RANDOM
-`define RANDOM $random
-`endif
-`ifdef RANDOMIZE_MEM_INIT
-  integer initvar;
-`endif
-`ifndef SYNTHESIS
-`ifdef FIRRTL_BEFORE_INITIAL
-`FIRRTL_BEFORE_INITIAL
-`endif
-initial begin
-  `ifdef RANDOMIZE
-    `ifdef INIT_RANDOM
-      `INIT_RANDOM
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
     `endif
-    `ifndef VERILATOR
-      `ifdef RANDOMIZE_DELAY
-        #`RANDOMIZE_DELAY begin end
-      `else
-        #0.002 begin end
-      `endif
+        if (_GEN_1120 & _T_10) begin
+          $fwrite(32'h80000002,"%x\n",cpu_request_addr_reg); // @[cache.scala 357:39]
+        end
+    `ifdef PRINTF_COND
+      end
     `endif
-`ifdef RANDOMIZE_REG_INIT
-  _RAND_0 = {1{`RANDOM}};
-  cache_state = _RAND_0[2:0];
-  _RAND_1 = {1{`RANDOM}};
-  index = _RAND_1[3:0];
-  _RAND_2 = {1{`RANDOM}};
-  index_reg = _RAND_2[3:0];
-  _RAND_3 = {1{`RANDOM}};
-  replace = _RAND_3[1:0];
-  _RAND_4 = {1{`RANDOM}};
-  cpu_request_addr_reg = _RAND_4[31:0];
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1114 & ~_T_5 & _T_48 & _T_10) begin
+          $fwrite(32'h80000002,"\n\nrefill_addr:%d\n\n",refill_addr); // @[cache.scala 421:31]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:0; cache_data:%x\n",cache_data_4_0); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:1; cache_data:%x\n",cache_data_4_1); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:2; cache_data:%x\n",cache_data_4_2); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:3; cache_data:%x\n",cache_data_4_3); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:4; cache_data:%x\n",cache_data_4_4); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:5; cache_data:%x\n",cache_data_4_5); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:6; cache_data:%x\n",cache_data_4_6); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:7; cache_data:%x\n",cache_data_4_7); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:8; cache_data:%x\n",cache_data_4_8); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:9; cache_data:%x\n",cache_data_4_9); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:10; cache_data:%x\n",cache_data_4_10); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:11; cache_data:%x\n",cache_data_4_11); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:12; cache_data:%x\n",cache_data_4_12); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:13; cache_data:%x\n",cache_data_4_13); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:14; cache_data:%x\n",cache_data_4_14); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_54 & _T_10) begin
+          $fwrite(32'h80000002,"num:15; cache_data:%x\n",cache_data_4_15); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:0; cache_data:%x\n",cache_data_5_0); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:1; cache_data:%x\n",cache_data_5_1); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:2; cache_data:%x\n",cache_data_5_2); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:3; cache_data:%x\n",cache_data_5_3); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:4; cache_data:%x\n",cache_data_5_4); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:5; cache_data:%x\n",cache_data_5_5); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:6; cache_data:%x\n",cache_data_5_6); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:7; cache_data:%x\n",cache_data_5_7); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:8; cache_data:%x\n",cache_data_5_8); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:9; cache_data:%x\n",cache_data_5_9); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:10; cache_data:%x\n",cache_data_5_10); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:11; cache_data:%x\n",cache_data_5_11); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:12; cache_data:%x\n",cache_data_5_12); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:13; cache_data:%x\n",cache_data_5_13); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:14; cache_data:%x\n",cache_data_5_14); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_87 & _T_10) begin
+          $fwrite(32'h80000002,"num:15; cache_data:%x\n",cache_data_5_15); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:0; cache_data:%x\n",cache_data_6_0); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:1; cache_data:%x\n",cache_data_6_1); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:2; cache_data:%x\n",cache_data_6_2); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:3; cache_data:%x\n",cache_data_6_3); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:4; cache_data:%x\n",cache_data_6_4); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:5; cache_data:%x\n",cache_data_6_5); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:6; cache_data:%x\n",cache_data_6_6); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:7; cache_data:%x\n",cache_data_6_7); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:8; cache_data:%x\n",cache_data_6_8); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:9; cache_data:%x\n",cache_data_6_9); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:10; cache_data:%x\n",cache_data_6_10); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:11; cache_data:%x\n",cache_data_6_11); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:12; cache_data:%x\n",cache_data_6_12); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:13; cache_data:%x\n",cache_data_6_13); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:14; cache_data:%x\n",cache_data_6_14); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_120 & _T_10) begin
+          $fwrite(32'h80000002,"num:15; cache_data:%x\n",cache_data_6_15); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:0; cache_data:%x\n",cache_data_7_0); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:1; cache_data:%x\n",cache_data_7_1); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:2; cache_data:%x\n",cache_data_7_2); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:3; cache_data:%x\n",cache_data_7_3); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:4; cache_data:%x\n",cache_data_7_4); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:5; cache_data:%x\n",cache_data_7_5); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:6; cache_data:%x\n",cache_data_7_6); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:7; cache_data:%x\n",cache_data_7_7); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:8; cache_data:%x\n",cache_data_7_8); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:9; cache_data:%x\n",cache_data_7_9); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:10; cache_data:%x\n",cache_data_7_10); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:11; cache_data:%x\n",cache_data_7_11); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:12; cache_data:%x\n",cache_data_7_12); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:13; cache_data:%x\n",cache_data_7_13); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:14; cache_data:%x\n",cache_data_7_14); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+    `ifndef SYNTHESIS
+    `ifdef PRINTF_COND
+      if (`PRINTF_COND) begin
+    `endif
+        if (_GEN_1127 & ~_T_48 & _T_53 & io_mem_io_r_valid & _T_153 & _T_10) begin
+          $fwrite(32'h80000002,"num:15; cache_data:%x\n",cache_data_7_15); // @[cache.scala 450:63]
+        end
+    `ifdef PRINTF_COND
+      end
+    `endif
+    `endif // SYNTHESIS
+  end
+// Register and memory initialization
+`ifdef RANDOMIZE_GARBAGE_ASSIGN
+`define RANDOMIZE
+`endif
+`ifdef RANDOMIZE_INVALID_ASSIGN
+`define RANDOMIZE
+`endif
+`ifdef RANDOMIZE_REG_INIT
+`define RANDOMIZE
+`endif
+`ifdef RANDOMIZE_MEM_INIT
+`define RANDOMIZE
+`endif
+`ifndef RANDOM
+`define RANDOM $random
+`endif
+`ifdef RANDOMIZE_MEM_INIT
+  integer initvar;
+`endif
+`ifndef SYNTHESIS
+`ifdef FIRRTL_BEFORE_INITIAL
+`FIRRTL_BEFORE_INITIAL
+`endif
+initial begin
+  `ifdef RANDOMIZE
+    `ifdef INIT_RANDOM
+      `INIT_RANDOM
+    `endif
+    `ifndef VERILATOR
+      `ifdef RANDOMIZE_DELAY
+        #`RANDOMIZE_DELAY begin end
+      `else
+        #0.002 begin end
+      `endif
+    `endif
+`ifdef RANDOMIZE_REG_INIT
+  _RAND_0 = {1{`RANDOM}};
+  cache_state = _RAND_0[2:0];
+  _RAND_1 = {1{`RANDOM}};
+  index = _RAND_1[3:0];
+  _RAND_2 = {1{`RANDOM}};
+  replace = _RAND_2[1:0];
+  _RAND_3 = {1{`RANDOM}};
+  refill_addr = _RAND_3[31:0];
+  _RAND_4 = {1{`RANDOM}};
+  writeback_addr = _RAND_4[31:0];
+  _RAND_5 = {1{`RANDOM}};
+  cpu_request_addr_reg = _RAND_5[31:0];
+  _RAND_6 = {2{`RANDOM}};
+  cpu_request_data = _RAND_6[63:0];
+  _RAND_7 = {1{`RANDOM}};
+  cpu_request_mask = _RAND_7[7:0];
+  _RAND_8 = {1{`RANDOM}};
+  cpu_request_rw = _RAND_8[0:0];
+  _RAND_9 = {1{`RANDOM}};
+  cpu_request_valid = _RAND_9[0:0];
 `endif // RANDOMIZE_REG_INIT
   `endif // RANDOMIZE
 end // initial
@@ -5132,141 +6169,141 @@ module myCPU(
   input         io_master_rlast,
   input  [3:0]  io_master_rid
 );
-  wire  datapath_clock; // @[datapath.scala 832:30]
-  wire  datapath_reset; // @[datapath.scala 832:30]
-  wire [31:0] datapath_io_ctrl_inst; // @[datapath.scala 832:30]
-  wire [1:0] datapath_io_ctrl_pc_sel; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_A_sel; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_B_sel; // @[datapath.scala 832:30]
-  wire [1:0] datapath_io_ctrl_wd_type; // @[datapath.scala 832:30]
-  wire [2:0] datapath_io_ctrl_imm_sel; // @[datapath.scala 832:30]
-  wire [2:0] datapath_io_ctrl_br_type; // @[datapath.scala 832:30]
-  wire [2:0] datapath_io_ctrl_st_type; // @[datapath.scala 832:30]
-  wire [2:0] datapath_io_ctrl_ld_type; // @[datapath.scala 832:30]
-  wire [1:0] datapath_io_ctrl_wb_sel; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_wb_en; // @[datapath.scala 832:30]
-  wire [3:0] datapath_io_ctrl_alu_op; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_prv; // @[datapath.scala 832:30]
-  wire [2:0] datapath_io_ctrl_csr_cmd; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_is_illegal; // @[datapath.scala 832:30]
-  wire  datapath_io_ctrl_is_kill; // @[datapath.scala 832:30]
-  wire [63:0] datapath_io_pc; // @[datapath.scala 832:30]
-  wire [31:0] datapath_io_inst; // @[datapath.scala 832:30]
-  wire  datapath_io_start; // @[datapath.scala 832:30]
-  wire [31:0] datapath_io_icache_cpu_request_addr; // @[datapath.scala 832:30]
-  wire [63:0] datapath_io_icache_cpu_response_data; // @[datapath.scala 832:30]
-  wire  datapath_io_icache_cpu_response_ready; // @[datapath.scala 832:30]
-  wire [31:0] datapath_io_dcache_cpu_request_addr; // @[datapath.scala 832:30]
-  wire [63:0] datapath_io_dcache_cpu_request_data; // @[datapath.scala 832:30]
-  wire [7:0] datapath_io_dcache_cpu_request_mask; // @[datapath.scala 832:30]
-  wire  datapath_io_dcache_cpu_request_rw; // @[datapath.scala 832:30]
-  wire  datapath_io_dcache_cpu_request_valid; // @[datapath.scala 832:30]
-  wire [63:0] datapath_io_dcache_cpu_response_data; // @[datapath.scala 832:30]
-  wire  datapath_io_dcache_cpu_response_ready; // @[datapath.scala 832:30]
-  wire [31:0] control_io_inst; // @[datapath.scala 833:29]
-  wire [1:0] control_io_pc_sel; // @[datapath.scala 833:29]
-  wire  control_io_A_sel; // @[datapath.scala 833:29]
-  wire  control_io_B_sel; // @[datapath.scala 833:29]
-  wire [1:0] control_io_wd_type; // @[datapath.scala 833:29]
-  wire [2:0] control_io_imm_sel; // @[datapath.scala 833:29]
-  wire [2:0] control_io_br_type; // @[datapath.scala 833:29]
-  wire [2:0] control_io_st_type; // @[datapath.scala 833:29]
-  wire [2:0] control_io_ld_type; // @[datapath.scala 833:29]
-  wire [1:0] control_io_wb_sel; // @[datapath.scala 833:29]
-  wire  control_io_wb_en; // @[datapath.scala 833:29]
-  wire [3:0] control_io_alu_op; // @[datapath.scala 833:29]
-  wire  control_io_prv; // @[datapath.scala 833:29]
-  wire [2:0] control_io_csr_cmd; // @[datapath.scala 833:29]
-  wire  control_io_is_illegal; // @[datapath.scala 833:29]
-  wire  control_io_is_kill; // @[datapath.scala 833:29]
-  wire  icache_clock; // @[datapath.scala 834:28]
-  wire  icache_reset; // @[datapath.scala 834:28]
-  wire [31:0] icache_io_cpu_request_addr; // @[datapath.scala 834:28]
-  wire [63:0] icache_io_cpu_request_data; // @[datapath.scala 834:28]
-  wire [7:0] icache_io_cpu_request_mask; // @[datapath.scala 834:28]
-  wire  icache_io_cpu_request_rw; // @[datapath.scala 834:28]
-  wire  icache_io_cpu_request_valid; // @[datapath.scala 834:28]
-  wire [63:0] icache_io_cpu_response_data; // @[datapath.scala 834:28]
-  wire  icache_io_cpu_response_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_aw_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_aw_valid; // @[datapath.scala 834:28]
-  wire [31:0] icache_io_mem_io_aw_bits_addr; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_w_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_w_valid; // @[datapath.scala 834:28]
-  wire [63:0] icache_io_mem_io_w_bits_data; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_b_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_b_valid; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_ar_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_ar_valid; // @[datapath.scala 834:28]
-  wire [31:0] icache_io_mem_io_ar_bits_addr; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_r_ready; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_r_valid; // @[datapath.scala 834:28]
-  wire [63:0] icache_io_mem_io_r_bits_data; // @[datapath.scala 834:28]
-  wire  icache_io_mem_io_r_bits_last; // @[datapath.scala 834:28]
-  wire  dcache_clock; // @[datapath.scala 835:28]
-  wire  dcache_reset; // @[datapath.scala 835:28]
-  wire [31:0] dcache_io_cpu_request_addr; // @[datapath.scala 835:28]
-  wire [63:0] dcache_io_cpu_request_data; // @[datapath.scala 835:28]
-  wire [7:0] dcache_io_cpu_request_mask; // @[datapath.scala 835:28]
-  wire  dcache_io_cpu_request_rw; // @[datapath.scala 835:28]
-  wire  dcache_io_cpu_request_valid; // @[datapath.scala 835:28]
-  wire [63:0] dcache_io_cpu_response_data; // @[datapath.scala 835:28]
-  wire  dcache_io_cpu_response_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_aw_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_aw_valid; // @[datapath.scala 835:28]
-  wire [31:0] dcache_io_mem_io_aw_bits_addr; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_w_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_w_valid; // @[datapath.scala 835:28]
-  wire [63:0] dcache_io_mem_io_w_bits_data; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_b_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_b_valid; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_ar_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_ar_valid; // @[datapath.scala 835:28]
-  wire [31:0] dcache_io_mem_io_ar_bits_addr; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_r_ready; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_r_valid; // @[datapath.scala 835:28]
-  wire [63:0] dcache_io_mem_io_r_bits_data; // @[datapath.scala 835:28]
-  wire  dcache_io_mem_io_r_bits_last; // @[datapath.scala 835:28]
-  wire  arb_clock; // @[datapath.scala 836:25]
-  wire  arb_reset; // @[datapath.scala 836:25]
-  wire  arb_io_icache_ar_ready; // @[datapath.scala 836:25]
-  wire  arb_io_icache_ar_valid; // @[datapath.scala 836:25]
-  wire [31:0] arb_io_icache_ar_bits_addr; // @[datapath.scala 836:25]
-  wire  arb_io_icache_r_ready; // @[datapath.scala 836:25]
-  wire  arb_io_icache_r_valid; // @[datapath.scala 836:25]
-  wire [63:0] arb_io_icache_r_bits_data; // @[datapath.scala 836:25]
-  wire  arb_io_icache_r_bits_last; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_aw_ready; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_aw_valid; // @[datapath.scala 836:25]
-  wire [31:0] arb_io_dcache_aw_bits_addr; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_w_ready; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_w_valid; // @[datapath.scala 836:25]
-  wire [63:0] arb_io_dcache_w_bits_data; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_b_ready; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_b_valid; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_ar_ready; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_ar_valid; // @[datapath.scala 836:25]
-  wire [31:0] arb_io_dcache_ar_bits_addr; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_r_ready; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_r_valid; // @[datapath.scala 836:25]
-  wire [63:0] arb_io_dcache_r_bits_data; // @[datapath.scala 836:25]
-  wire  arb_io_dcache_r_bits_last; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_aw_ready; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_aw_valid; // @[datapath.scala 836:25]
-  wire [31:0] arb_io_axi_out_aw_bits_addr; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_w_ready; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_w_valid; // @[datapath.scala 836:25]
-  wire [63:0] arb_io_axi_out_w_bits_data; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_b_ready; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_b_valid; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_ar_ready; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_ar_valid; // @[datapath.scala 836:25]
-  wire [31:0] arb_io_axi_out_ar_bits_addr; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_r_ready; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_r_valid; // @[datapath.scala 836:25]
-  wire [63:0] arb_io_axi_out_r_bits_data; // @[datapath.scala 836:25]
-  wire  arb_io_axi_out_r_bits_last; // @[datapath.scala 836:25]
-  Datapath datapath ( // @[datapath.scala 832:30]
+  wire  datapath_clock; // @[datapath.scala 853:30]
+  wire  datapath_reset; // @[datapath.scala 853:30]
+  wire [31:0] datapath_io_ctrl_inst; // @[datapath.scala 853:30]
+  wire [1:0] datapath_io_ctrl_pc_sel; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_A_sel; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_B_sel; // @[datapath.scala 853:30]
+  wire [1:0] datapath_io_ctrl_wd_type; // @[datapath.scala 853:30]
+  wire [2:0] datapath_io_ctrl_imm_sel; // @[datapath.scala 853:30]
+  wire [2:0] datapath_io_ctrl_br_type; // @[datapath.scala 853:30]
+  wire [2:0] datapath_io_ctrl_st_type; // @[datapath.scala 853:30]
+  wire [2:0] datapath_io_ctrl_ld_type; // @[datapath.scala 853:30]
+  wire [1:0] datapath_io_ctrl_wb_sel; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_wb_en; // @[datapath.scala 853:30]
+  wire [3:0] datapath_io_ctrl_alu_op; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_prv; // @[datapath.scala 853:30]
+  wire [2:0] datapath_io_ctrl_csr_cmd; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_is_illegal; // @[datapath.scala 853:30]
+  wire  datapath_io_ctrl_is_kill; // @[datapath.scala 853:30]
+  wire [63:0] datapath_io_pc; // @[datapath.scala 853:30]
+  wire [31:0] datapath_io_inst; // @[datapath.scala 853:30]
+  wire  datapath_io_start; // @[datapath.scala 853:30]
+  wire [31:0] datapath_io_icache_cpu_request_addr; // @[datapath.scala 853:30]
+  wire [63:0] datapath_io_icache_cpu_response_data; // @[datapath.scala 853:30]
+  wire  datapath_io_icache_cpu_response_ready; // @[datapath.scala 853:30]
+  wire [31:0] datapath_io_dcache_cpu_request_addr; // @[datapath.scala 853:30]
+  wire [63:0] datapath_io_dcache_cpu_request_data; // @[datapath.scala 853:30]
+  wire [7:0] datapath_io_dcache_cpu_request_mask; // @[datapath.scala 853:30]
+  wire  datapath_io_dcache_cpu_request_rw; // @[datapath.scala 853:30]
+  wire  datapath_io_dcache_cpu_request_valid; // @[datapath.scala 853:30]
+  wire [63:0] datapath_io_dcache_cpu_response_data; // @[datapath.scala 853:30]
+  wire  datapath_io_dcache_cpu_response_ready; // @[datapath.scala 853:30]
+  wire [31:0] control_io_inst; // @[datapath.scala 854:29]
+  wire [1:0] control_io_pc_sel; // @[datapath.scala 854:29]
+  wire  control_io_A_sel; // @[datapath.scala 854:29]
+  wire  control_io_B_sel; // @[datapath.scala 854:29]
+  wire [1:0] control_io_wd_type; // @[datapath.scala 854:29]
+  wire [2:0] control_io_imm_sel; // @[datapath.scala 854:29]
+  wire [2:0] control_io_br_type; // @[datapath.scala 854:29]
+  wire [2:0] control_io_st_type; // @[datapath.scala 854:29]
+  wire [2:0] control_io_ld_type; // @[datapath.scala 854:29]
+  wire [1:0] control_io_wb_sel; // @[datapath.scala 854:29]
+  wire  control_io_wb_en; // @[datapath.scala 854:29]
+  wire [3:0] control_io_alu_op; // @[datapath.scala 854:29]
+  wire  control_io_prv; // @[datapath.scala 854:29]
+  wire [2:0] control_io_csr_cmd; // @[datapath.scala 854:29]
+  wire  control_io_is_illegal; // @[datapath.scala 854:29]
+  wire  control_io_is_kill; // @[datapath.scala 854:29]
+  wire  icache_clock; // @[datapath.scala 855:28]
+  wire  icache_reset; // @[datapath.scala 855:28]
+  wire [31:0] icache_io_cpu_request_addr; // @[datapath.scala 855:28]
+  wire [63:0] icache_io_cpu_request_data; // @[datapath.scala 855:28]
+  wire [7:0] icache_io_cpu_request_mask; // @[datapath.scala 855:28]
+  wire  icache_io_cpu_request_rw; // @[datapath.scala 855:28]
+  wire  icache_io_cpu_request_valid; // @[datapath.scala 855:28]
+  wire [63:0] icache_io_cpu_response_data; // @[datapath.scala 855:28]
+  wire  icache_io_cpu_response_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_aw_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_aw_valid; // @[datapath.scala 855:28]
+  wire [31:0] icache_io_mem_io_aw_bits_addr; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_w_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_w_valid; // @[datapath.scala 855:28]
+  wire [63:0] icache_io_mem_io_w_bits_data; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_b_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_b_valid; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_ar_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_ar_valid; // @[datapath.scala 855:28]
+  wire [31:0] icache_io_mem_io_ar_bits_addr; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_r_ready; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_r_valid; // @[datapath.scala 855:28]
+  wire [63:0] icache_io_mem_io_r_bits_data; // @[datapath.scala 855:28]
+  wire  icache_io_mem_io_r_bits_last; // @[datapath.scala 855:28]
+  wire  dcache_clock; // @[datapath.scala 856:28]
+  wire  dcache_reset; // @[datapath.scala 856:28]
+  wire [31:0] dcache_io_cpu_request_addr; // @[datapath.scala 856:28]
+  wire [63:0] dcache_io_cpu_request_data; // @[datapath.scala 856:28]
+  wire [7:0] dcache_io_cpu_request_mask; // @[datapath.scala 856:28]
+  wire  dcache_io_cpu_request_rw; // @[datapath.scala 856:28]
+  wire  dcache_io_cpu_request_valid; // @[datapath.scala 856:28]
+  wire [63:0] dcache_io_cpu_response_data; // @[datapath.scala 856:28]
+  wire  dcache_io_cpu_response_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_aw_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_aw_valid; // @[datapath.scala 856:28]
+  wire [31:0] dcache_io_mem_io_aw_bits_addr; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_w_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_w_valid; // @[datapath.scala 856:28]
+  wire [63:0] dcache_io_mem_io_w_bits_data; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_b_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_b_valid; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_ar_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_ar_valid; // @[datapath.scala 856:28]
+  wire [31:0] dcache_io_mem_io_ar_bits_addr; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_r_ready; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_r_valid; // @[datapath.scala 856:28]
+  wire [63:0] dcache_io_mem_io_r_bits_data; // @[datapath.scala 856:28]
+  wire  dcache_io_mem_io_r_bits_last; // @[datapath.scala 856:28]
+  wire  arb_clock; // @[datapath.scala 857:25]
+  wire  arb_reset; // @[datapath.scala 857:25]
+  wire  arb_io_icache_ar_ready; // @[datapath.scala 857:25]
+  wire  arb_io_icache_ar_valid; // @[datapath.scala 857:25]
+  wire [31:0] arb_io_icache_ar_bits_addr; // @[datapath.scala 857:25]
+  wire  arb_io_icache_r_ready; // @[datapath.scala 857:25]
+  wire  arb_io_icache_r_valid; // @[datapath.scala 857:25]
+  wire [63:0] arb_io_icache_r_bits_data; // @[datapath.scala 857:25]
+  wire  arb_io_icache_r_bits_last; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_aw_ready; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_aw_valid; // @[datapath.scala 857:25]
+  wire [31:0] arb_io_dcache_aw_bits_addr; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_w_ready; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_w_valid; // @[datapath.scala 857:25]
+  wire [63:0] arb_io_dcache_w_bits_data; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_b_ready; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_b_valid; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_ar_ready; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_ar_valid; // @[datapath.scala 857:25]
+  wire [31:0] arb_io_dcache_ar_bits_addr; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_r_ready; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_r_valid; // @[datapath.scala 857:25]
+  wire [63:0] arb_io_dcache_r_bits_data; // @[datapath.scala 857:25]
+  wire  arb_io_dcache_r_bits_last; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_aw_ready; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_aw_valid; // @[datapath.scala 857:25]
+  wire [31:0] arb_io_axi_out_aw_bits_addr; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_w_ready; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_w_valid; // @[datapath.scala 857:25]
+  wire [63:0] arb_io_axi_out_w_bits_data; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_b_ready; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_b_valid; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_ar_ready; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_ar_valid; // @[datapath.scala 857:25]
+  wire [31:0] arb_io_axi_out_ar_bits_addr; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_r_ready; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_r_valid; // @[datapath.scala 857:25]
+  wire [63:0] arb_io_axi_out_r_bits_data; // @[datapath.scala 857:25]
+  wire  arb_io_axi_out_r_bits_last; // @[datapath.scala 857:25]
+  Datapath datapath ( // @[datapath.scala 853:30]
     .clock(datapath_clock),
     .reset(datapath_reset),
     .io_ctrl_inst(datapath_io_ctrl_inst),
@@ -5299,7 +6336,7 @@ module myCPU(
     .io_dcache_cpu_response_data(datapath_io_dcache_cpu_response_data),
     .io_dcache_cpu_response_ready(datapath_io_dcache_cpu_response_ready)
   );
-  Control control ( // @[datapath.scala 833:29]
+  Control control ( // @[datapath.scala 854:29]
     .io_inst(control_io_inst),
     .io_pc_sel(control_io_pc_sel),
     .io_A_sel(control_io_A_sel),
@@ -5317,7 +6354,7 @@ module myCPU(
     .io_is_illegal(control_io_is_illegal),
     .io_is_kill(control_io_is_kill)
   );
-  Cache icache ( // @[datapath.scala 834:28]
+  Cache icache ( // @[datapath.scala 855:28]
     .clock(icache_clock),
     .reset(icache_reset),
     .io_cpu_request_addr(icache_io_cpu_request_addr),
@@ -5343,7 +6380,7 @@ module myCPU(
     .io_mem_io_r_bits_data(icache_io_mem_io_r_bits_data),
     .io_mem_io_r_bits_last(icache_io_mem_io_r_bits_last)
   );
-  Cache dcache ( // @[datapath.scala 835:28]
+  Cache dcache ( // @[datapath.scala 856:28]
     .clock(dcache_clock),
     .reset(dcache_reset),
     .io_cpu_request_addr(dcache_io_cpu_request_addr),
@@ -5369,7 +6406,7 @@ module myCPU(
     .io_mem_io_r_bits_data(dcache_io_mem_io_r_bits_data),
     .io_mem_io_r_bits_last(dcache_io_mem_io_r_bits_last)
   );
-  CacheArbiter arb ( // @[datapath.scala 836:25]
+  CacheArbiter arb ( // @[datapath.scala 857:25]
     .clock(arb_clock),
     .reset(arb_reset),
     .io_icache_ar_ready(arb_io_icache_ar_ready),
@@ -5410,95 +6447,95 @@ module myCPU(
     .io_axi_out_r_bits_data(arb_io_axi_out_r_bits_data),
     .io_axi_out_r_bits_last(arb_io_axi_out_r_bits_last)
   );
-  assign io_pc_debug = datapath_io_pc; // @[datapath.scala 880:21]
-  assign io_inst = datapath_io_inst; // @[datapath.scala 879:17]
-  assign io_start = datapath_io_start; // @[datapath.scala 881:18]
-  assign io_master_awvalid = arb_io_axi_out_aw_valid; // @[datapath.scala 846:27]
-  assign io_master_awaddr = arb_io_axi_out_aw_bits_addr; // @[datapath.scala 847:26]
-  assign io_master_awid = 4'h0; // @[datapath.scala 848:24]
-  assign io_master_awlen = 8'hf; // @[datapath.scala 849:25]
-  assign io_master_awsize = 3'h6; // @[datapath.scala 850:26]
-  assign io_master_awburst = 2'h1; // @[datapath.scala 851:27]
-  assign io_master_wvalid = arb_io_axi_out_w_valid; // @[datapath.scala 854:26]
-  assign io_master_wdata = arb_io_axi_out_w_bits_data; // @[datapath.scala 855:25]
-  assign io_master_wstrb = 8'hff; // @[datapath.scala 856:25]
-  assign io_master_wlast = 1'h0; // @[datapath.scala 857:25]
-  assign io_master_bready = arb_io_axi_out_b_ready; // @[datapath.scala 859:26]
-  assign io_master_arvalid = arb_io_axi_out_ar_valid; // @[datapath.scala 865:27]
-  assign io_master_araddr = arb_io_axi_out_ar_bits_addr; // @[datapath.scala 866:26]
-  assign io_master_arid = 4'h0; // @[datapath.scala 867:24]
-  assign io_master_arlen = 8'hf; // @[datapath.scala 868:25]
-  assign io_master_arsize = 3'h6; // @[datapath.scala 869:26]
-  assign io_master_arburst = 2'h1; // @[datapath.scala 870:27]
-  assign io_master_rready = arb_io_axi_out_r_ready; // @[datapath.scala 872:26]
+  assign io_pc_debug = datapath_io_pc; // @[datapath.scala 901:21]
+  assign io_inst = datapath_io_inst; // @[datapath.scala 900:17]
+  assign io_start = datapath_io_start; // @[datapath.scala 902:18]
+  assign io_master_awvalid = arb_io_axi_out_aw_valid; // @[datapath.scala 867:27]
+  assign io_master_awaddr = arb_io_axi_out_aw_bits_addr; // @[datapath.scala 868:26]
+  assign io_master_awid = 4'h0; // @[datapath.scala 869:24]
+  assign io_master_awlen = 8'hf; // @[datapath.scala 870:25]
+  assign io_master_awsize = 3'h6; // @[datapath.scala 871:26]
+  assign io_master_awburst = 2'h1; // @[datapath.scala 872:27]
+  assign io_master_wvalid = arb_io_axi_out_w_valid; // @[datapath.scala 875:26]
+  assign io_master_wdata = arb_io_axi_out_w_bits_data; // @[datapath.scala 876:25]
+  assign io_master_wstrb = 8'hff; // @[datapath.scala 877:25]
+  assign io_master_wlast = 1'h0; // @[datapath.scala 878:25]
+  assign io_master_bready = arb_io_axi_out_b_ready; // @[datapath.scala 880:26]
+  assign io_master_arvalid = arb_io_axi_out_ar_valid; // @[datapath.scala 886:27]
+  assign io_master_araddr = arb_io_axi_out_ar_bits_addr; // @[datapath.scala 887:26]
+  assign io_master_arid = 4'h0; // @[datapath.scala 888:24]
+  assign io_master_arlen = 8'hf; // @[datapath.scala 889:25]
+  assign io_master_arsize = 3'h6; // @[datapath.scala 890:26]
+  assign io_master_arburst = 2'h1; // @[datapath.scala 891:27]
+  assign io_master_rready = arb_io_axi_out_r_ready; // @[datapath.scala 893:26]
   assign datapath_clock = clock;
   assign datapath_reset = reset;
-  assign datapath_io_ctrl_pc_sel = control_io_pc_sel; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_A_sel = control_io_A_sel; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_B_sel = control_io_B_sel; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_wd_type = control_io_wd_type; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_imm_sel = control_io_imm_sel; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_br_type = control_io_br_type; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_st_type = control_io_st_type; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_ld_type = control_io_ld_type; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_wb_sel = control_io_wb_sel; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_wb_en = control_io_wb_en; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_alu_op = control_io_alu_op; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_prv = control_io_prv; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_csr_cmd = control_io_csr_cmd; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_is_illegal = control_io_is_illegal; // @[datapath.scala 837:26]
-  assign datapath_io_ctrl_is_kill = control_io_is_kill; // @[datapath.scala 837:26]
-  assign datapath_io_icache_cpu_response_data = icache_io_cpu_response_data; // @[datapath.scala 840:41]
-  assign datapath_io_icache_cpu_response_ready = icache_io_cpu_response_ready; // @[datapath.scala 840:41]
-  assign datapath_io_dcache_cpu_response_data = dcache_io_cpu_response_data; // @[datapath.scala 841:41]
-  assign datapath_io_dcache_cpu_response_ready = dcache_io_cpu_response_ready; // @[datapath.scala 841:41]
-  assign control_io_inst = datapath_io_ctrl_inst; // @[datapath.scala 837:26]
+  assign datapath_io_ctrl_pc_sel = control_io_pc_sel; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_A_sel = control_io_A_sel; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_B_sel = control_io_B_sel; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_wd_type = control_io_wd_type; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_imm_sel = control_io_imm_sel; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_br_type = control_io_br_type; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_st_type = control_io_st_type; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_ld_type = control_io_ld_type; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_wb_sel = control_io_wb_sel; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_wb_en = control_io_wb_en; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_alu_op = control_io_alu_op; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_prv = control_io_prv; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_csr_cmd = control_io_csr_cmd; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_is_illegal = control_io_is_illegal; // @[datapath.scala 858:26]
+  assign datapath_io_ctrl_is_kill = control_io_is_kill; // @[datapath.scala 858:26]
+  assign datapath_io_icache_cpu_response_data = icache_io_cpu_response_data; // @[datapath.scala 861:41]
+  assign datapath_io_icache_cpu_response_ready = icache_io_cpu_response_ready; // @[datapath.scala 861:41]
+  assign datapath_io_dcache_cpu_response_data = dcache_io_cpu_response_data; // @[datapath.scala 862:41]
+  assign datapath_io_dcache_cpu_response_ready = dcache_io_cpu_response_ready; // @[datapath.scala 862:41]
+  assign control_io_inst = datapath_io_ctrl_inst; // @[datapath.scala 858:26]
   assign icache_clock = clock;
   assign icache_reset = reset;
-  assign icache_io_cpu_request_addr = datapath_io_icache_cpu_request_addr; // @[datapath.scala 838:40]
-  assign icache_io_cpu_request_data = 64'h0; // @[datapath.scala 838:40]
-  assign icache_io_cpu_request_mask = 8'h0; // @[datapath.scala 838:40]
-  assign icache_io_cpu_request_rw = 1'h0; // @[datapath.scala 838:40]
-  assign icache_io_cpu_request_valid = 1'h1; // @[datapath.scala 838:40]
-  assign icache_io_mem_io_aw_ready = 1'h0; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_w_ready = 1'h0; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_b_valid = 1'h0; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_ar_ready = arb_io_icache_ar_ready; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_r_valid = arb_io_icache_r_valid; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_r_bits_data = arb_io_icache_r_bits_data; // @[datapath.scala 842:26]
-  assign icache_io_mem_io_r_bits_last = arb_io_icache_r_bits_last; // @[datapath.scala 842:26]
+  assign icache_io_cpu_request_addr = datapath_io_icache_cpu_request_addr; // @[datapath.scala 859:40]
+  assign icache_io_cpu_request_data = 64'h0; // @[datapath.scala 859:40]
+  assign icache_io_cpu_request_mask = 8'h0; // @[datapath.scala 859:40]
+  assign icache_io_cpu_request_rw = 1'h0; // @[datapath.scala 859:40]
+  assign icache_io_cpu_request_valid = 1'h1; // @[datapath.scala 859:40]
+  assign icache_io_mem_io_aw_ready = 1'h0; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_w_ready = 1'h0; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_b_valid = 1'h0; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_ar_ready = arb_io_icache_ar_ready; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_r_valid = arb_io_icache_r_valid; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_r_bits_data = arb_io_icache_r_bits_data; // @[datapath.scala 863:26]
+  assign icache_io_mem_io_r_bits_last = arb_io_icache_r_bits_last; // @[datapath.scala 863:26]
   assign dcache_clock = clock;
   assign dcache_reset = reset;
-  assign dcache_io_cpu_request_addr = datapath_io_dcache_cpu_request_addr; // @[datapath.scala 839:40]
-  assign dcache_io_cpu_request_data = datapath_io_dcache_cpu_request_data; // @[datapath.scala 839:40]
-  assign dcache_io_cpu_request_mask = datapath_io_dcache_cpu_request_mask; // @[datapath.scala 839:40]
-  assign dcache_io_cpu_request_rw = datapath_io_dcache_cpu_request_rw; // @[datapath.scala 839:40]
-  assign dcache_io_cpu_request_valid = datapath_io_dcache_cpu_request_valid; // @[datapath.scala 839:40]
-  assign dcache_io_mem_io_aw_ready = arb_io_dcache_aw_ready; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_w_ready = arb_io_dcache_w_ready; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_b_valid = arb_io_dcache_b_valid; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_ar_ready = arb_io_dcache_ar_ready; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_r_valid = arb_io_dcache_r_valid; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_r_bits_data = arb_io_dcache_r_bits_data; // @[datapath.scala 843:26]
-  assign dcache_io_mem_io_r_bits_last = arb_io_dcache_r_bits_last; // @[datapath.scala 843:26]
+  assign dcache_io_cpu_request_addr = datapath_io_dcache_cpu_request_addr; // @[datapath.scala 860:40]
+  assign dcache_io_cpu_request_data = datapath_io_dcache_cpu_request_data; // @[datapath.scala 860:40]
+  assign dcache_io_cpu_request_mask = datapath_io_dcache_cpu_request_mask; // @[datapath.scala 860:40]
+  assign dcache_io_cpu_request_rw = datapath_io_dcache_cpu_request_rw; // @[datapath.scala 860:40]
+  assign dcache_io_cpu_request_valid = datapath_io_dcache_cpu_request_valid; // @[datapath.scala 860:40]
+  assign dcache_io_mem_io_aw_ready = arb_io_dcache_aw_ready; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_w_ready = arb_io_dcache_w_ready; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_b_valid = arb_io_dcache_b_valid; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_ar_ready = arb_io_dcache_ar_ready; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_r_valid = arb_io_dcache_r_valid; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_r_bits_data = arb_io_dcache_r_bits_data; // @[datapath.scala 864:26]
+  assign dcache_io_mem_io_r_bits_last = arb_io_dcache_r_bits_last; // @[datapath.scala 864:26]
   assign arb_clock = clock;
   assign arb_reset = reset;
-  assign arb_io_icache_ar_valid = icache_io_mem_io_ar_valid; // @[datapath.scala 842:26]
-  assign arb_io_icache_ar_bits_addr = icache_io_mem_io_ar_bits_addr; // @[datapath.scala 842:26]
-  assign arb_io_icache_r_ready = icache_io_mem_io_r_ready; // @[datapath.scala 842:26]
-  assign arb_io_dcache_aw_valid = dcache_io_mem_io_aw_valid; // @[datapath.scala 843:26]
-  assign arb_io_dcache_aw_bits_addr = dcache_io_mem_io_aw_bits_addr; // @[datapath.scala 843:26]
-  assign arb_io_dcache_w_valid = dcache_io_mem_io_w_valid; // @[datapath.scala 843:26]
-  assign arb_io_dcache_w_bits_data = dcache_io_mem_io_w_bits_data; // @[datapath.scala 843:26]
-  assign arb_io_dcache_b_ready = dcache_io_mem_io_b_ready; // @[datapath.scala 843:26]
-  assign arb_io_dcache_ar_valid = dcache_io_mem_io_ar_valid; // @[datapath.scala 843:26]
-  assign arb_io_dcache_ar_bits_addr = dcache_io_mem_io_ar_bits_addr; // @[datapath.scala 843:26]
-  assign arb_io_dcache_r_ready = dcache_io_mem_io_r_ready; // @[datapath.scala 843:26]
-  assign arb_io_axi_out_aw_ready = io_master_awready; // @[datapath.scala 845:33]
-  assign arb_io_axi_out_w_ready = io_master_wready; // @[datapath.scala 853:32]
-  assign arb_io_axi_out_b_valid = io_master_bvalid; // @[datapath.scala 860:32]
-  assign arb_io_axi_out_ar_ready = io_master_arready; // @[datapath.scala 864:33]
-  assign arb_io_axi_out_r_valid = io_master_rvalid; // @[datapath.scala 873:32]
-  assign arb_io_axi_out_r_bits_data = io_master_rdata; // @[datapath.scala 875:36]
-  assign arb_io_axi_out_r_bits_last = io_master_rlast; // @[datapath.scala 876:36]
+  assign arb_io_icache_ar_valid = icache_io_mem_io_ar_valid; // @[datapath.scala 863:26]
+  assign arb_io_icache_ar_bits_addr = icache_io_mem_io_ar_bits_addr; // @[datapath.scala 863:26]
+  assign arb_io_icache_r_ready = icache_io_mem_io_r_ready; // @[datapath.scala 863:26]
+  assign arb_io_dcache_aw_valid = dcache_io_mem_io_aw_valid; // @[datapath.scala 864:26]
+  assign arb_io_dcache_aw_bits_addr = dcache_io_mem_io_aw_bits_addr; // @[datapath.scala 864:26]
+  assign arb_io_dcache_w_valid = dcache_io_mem_io_w_valid; // @[datapath.scala 864:26]
+  assign arb_io_dcache_w_bits_data = dcache_io_mem_io_w_bits_data; // @[datapath.scala 864:26]
+  assign arb_io_dcache_b_ready = dcache_io_mem_io_b_ready; // @[datapath.scala 864:26]
+  assign arb_io_dcache_ar_valid = dcache_io_mem_io_ar_valid; // @[datapath.scala 864:26]
+  assign arb_io_dcache_ar_bits_addr = dcache_io_mem_io_ar_bits_addr; // @[datapath.scala 864:26]
+  assign arb_io_dcache_r_ready = dcache_io_mem_io_r_ready; // @[datapath.scala 864:26]
+  assign arb_io_axi_out_aw_ready = io_master_awready; // @[datapath.scala 866:33]
+  assign arb_io_axi_out_w_ready = io_master_wready; // @[datapath.scala 874:32]
+  assign arb_io_axi_out_b_valid = io_master_bvalid; // @[datapath.scala 881:32]
+  assign arb_io_axi_out_ar_ready = io_master_arready; // @[datapath.scala 885:33]
+  assign arb_io_axi_out_r_valid = io_master_rvalid; // @[datapath.scala 894:32]
+  assign arb_io_axi_out_r_bits_data = io_master_rdata; // @[datapath.scala 896:36]
+  assign arb_io_axi_out_r_bits_last = io_master_rlast; // @[datapath.scala 897:36]
 endmodule
diff --git a/src/main/scala/cache.scala b/src/main/scala/cache.scala
index dffb159..1fe18c2 100644
--- a/src/main/scala/cache.scala
+++ b/src/main/scala/cache.scala
@@ -85,10 +85,19 @@ class tag_cache extends Module{
 		val tag_read = Output(new CacheTag)
 	})
 
-	val tag_mem = SyncReadMem(8, new CacheTag)
+
+	//printf(p"tag_read_this_cycle_index: ${io.cache_req.index}\n")
+	val tag_mem = Reg(Vec(8, new CacheTag))
+	//io.tag_read := tag_mem(io.cache_req.index)
 	io.tag_read := tag_mem(io.cache_req.index)
+	//printf(p"tag_read_this_cycle_data: tag:${Hexadecimal(io.tag_read.tag)}; valid:${io.tag_read.valid}\n")
 	when(io.cache_req.we){
+		//printf(p"tag index: ${io.cache_req.index}\n")
 		tag_mem(io.cache_req.index) := io.tag_write
+		//for(i <- 0 until 8){
+		//	printf(p"${i};  tag:${tag_mem(i).tag}; valid:${tag_mem(i).valid}; visit:${tag_mem(i).visit}; \n")
+		//}
+
 	}
 }
 
@@ -100,10 +109,20 @@ class data_cache extends Module{
 	})
 
 	val data_mem = SyncReadMem(8, new CacheData)
-	io.data_read := data_mem(io.cache_req.index)
+	io.data_read := data_mem.read(io.cache_req.index, true.B)	
+	//io.data_read := data_mem(io.cache_req.index)
 	when(io.cache_req.we){
+		//printf(p"data index: ${io.cache_req.index}\n")
 		data_mem(io.cache_req.index) := io.data_write
+		/*for(i <- 0 until 8){
+			printf(p"${i}:\n")
+			for(j <- 0 until 16){
+				printf(p"${j}; data:${Hexadecimal(data_mem(i).data((j+1)*64 - 1, j*64))};\n")
+			}
+			printf("\n")
+		}*/
 	}
+	//printf("\n")
 }
 
 import CacheState._
@@ -117,47 +136,61 @@ class Cache extends Module{
 		val mem_io = new Axi
 	})
 
-	val bitWidth = 64
-	val addr_len = 32
-	val blockSize = 128 					//128Bytes
-	val word_len = 64
-	val nWays = 4
-	val nSets = 8
-	val groupId_len = log2Ceil(nWays)
-	val blockSize_len = log2Ceil(blockSize)
-	val tag_len = addr_len - groupId_len - blockSize_len
-	val data_beats = blockSize / (bitWidth/8)
-
-	val cache_state = RegInit(sIdle)
+	val bitWidth = 64							//总线上一次传输的宽度
+	val addr_len = 32							//地址的宽度
+	val blockSize = 128 						//128Bytes
+	val word_len = 64							//寄存器宽度
+	val nWays = 4								//一个cache组内有几个cache块
+	val nSets = 8								//每个set内共几个cacheline
+	val groupId_len = log2Ceil(nWays)			//组号要用几位进行表示
+	val blockSize_len = log2Ceil(blockSize)		//一个cache块用几位去表示
+	val tag_len = addr_len - groupId_len - blockSize_len	//tag长度	
+	val data_beats = blockSize / (bitWidth/8)	//一个cache块需要总线的几次传输
+
+	val cache_state = RegInit(sIdle)				//初始状态为Idle
 //	val block_buffer = RegInit(0.U(blockSize.W))	由于如果使用block_buffer，将在传输到cache模宽的数据再花费数个周期进行到sram的传输，所以放弃了使用 
-	val tag_mem = Seq.fill(nWays)(Module(new tag_cache))
-	val data_mem = Seq.fill(nWays)(Module(new data_cache))
+	val tag_mem = Seq.fill(nWays)(Module(new tag_cache))	//4个tag_mem, 每一个对应于1个data_mem
+	val data_mem = Seq.fill(nWays)(Module(new data_cache))	//4个data_mem, 每一个对应于1个tag_mem
 
-	val fill_block_en = WireInit(false.B)
-	val (index, last) = Counter(fill_block_en, data_beats)
+	val fill_block_en = WireInit(false.B)			//计数器使能
+	val (index, last) = Counter(fill_block_en, data_beats)	//计数器，index用于计数，last是计数完成的信号
 
-	val index_reg = RegInit(0.U)
-	val next_state = WireInit(sIdle)
-	val replace = RegInit(0.U(2.W))
-	val refill_addr = RegInit(0.U(32.W))
-	val writeback_addr = RegInit(0.U(32.W))
+	val index_reg = RegInit(0.U)					//用于index计数
+	val next_state = WireInit(sIdle)				//用于更新cache_state
+	val replace = RegInit(0.U(2.W))					//记录进行替换或者填入的cache块
+	val refill_addr = RegInit(0.U(32.W))			//进行填充的cache块的首地址
+	val writeback_addr = RegInit(0.U(32.W))			//进行写回的cache块的首地址
 
 	cache_state := next_state
 
 	val cpu_request_addr_reg = RegInit(0.U(addr_len.W))
-	cpu_request_addr_reg := io.cpu_request.addr
-	val cpu_request_addr_index = cpu_request_addr_reg(blockSize_len + groupId_len - 1, blockSize_len)//RegInit(0.U(groupId_len.W))		//寄存器暂存地址中的index,下面是一个tag，用于切断环路
-	val cpu_request_addr_tag = cpu_request_addr_reg(addr_len - 1, blockSize_len + groupId_len)//RegInit(0.U(tag_len.W))																	
+	val cpu_request_data = RegInit(0.U(64.W))
+	val cpu_request_mask = RegInit(0.U(8.W))
+	val cpu_request_rw = RegInit(false.B)
+	val cpu_request_valid = RegInit(false.B)
+
+	cpu_request_addr_reg := io.cpu_request.addr			//cpu访存地址
+	cpu_request_data := io.cpu_request.data
+	cpu_request_mask := io.cpu_request.mask
+	cpu_request_rw := io.cpu_request.rw
+	cpu_request_valid := io.cpu_request.valid
+
+	//printf(p"request_valid:${io.cpu_request.valid}\n")
+
+	val cpu_request_addr_index = cpu_request_addr_reg(blockSize_len + groupId_len - 1, blockSize_len)	//cache的index号                                  //RegInit(0.U(groupId_len.W))		//寄存器暂存地址中的index,下面是一个tag，用于切断环路
+	val cpu_request_addr_tag = cpu_request_addr_reg(addr_len - 1, blockSize_len + groupId_len)			//cache的tag                                      //RegInit(0.U(tag_len.W))																	
 	//cpu_request_addr_index := io.cpu_request.addr(blockSize_len + groupId_len - 1, blockSize_len)	
 	//cpu_request_addr_tag := io.cpu_request.addr(addr_len - 1, blockSize_len + groupId_len)			
 
-	//printf(p"addr_tag:${Hexadecimal(cpu_request_addr_tag)}")
+	//printf(p"addr_tag:${Hexadecimal(cpu_request_addr_tag)}; addr_index:${Hexadecimal(cpu_request_addr_index)}\n")
+	//printf(p"cpu_request_addr_reg: ${Hexadecimal(cpu_request_addr_reg)}; io.cpu_request_addr:${Hexadecimal(io.cpu_request.addr)}\n")
+
 	for(i <- 0 until nWays){
-		tag_mem(i).io.cache_req.index := cpu_request_addr_index															//每个周期输入地址index
-		data_mem(i).io.cache_req.index := cpu_request_addr_index														//每个周期输入地址index
+		tag_mem(i).io.cache_req.index := 0.U//io.cpu_request.addr(blockSize_len + groupId_len - 1, blockSize_len)															//每个周期输入地址index
+		data_mem(i).io.cache_req.index := io.cpu_request.addr(blockSize_len + groupId_len - 1, blockSize_len)														//每个周期输入地址index
 		//tag_mem(i).io.cache_req.index := io.cpu_request.addr(blockSize_len + groupId_len - 1, blockSize_len)			//输入要访问的cache块的tag号
 		//data_mem(i).io.cache_req.index := io.cpu_request.addr(blockSize_len + groupId_len - 1, blockSize_len)			
-		tag_mem(i).io.cache_req.we := false.B																			//tag每次都要更新，因为使用的是最近最少访问算法
+		tag_mem(i).io.cache_req.we := false.B																			//tag_mem, 因为使用的是最近最少访问算法，所以如果每一次命中至少会更新visit位   //tag每次都要更新，因为使用的是最近最少访问算法
 		data_mem(i).io.cache_req.we := false.B
 		tag_mem(i).io.tag_write := tag_mem(i).io.tag_read																//tag_write, 默认写的是原来的数据，即没有修改
 		data_mem(i).io.data_write := data_mem(i).io.data_read															//data_mem, 默认是不用进行修改
@@ -165,15 +198,15 @@ class Cache extends Module{
 	
 	//printf(p"addr_tag:${io.cpu_request}\n")
 	
-	/*
-	for(i <- 0 until nWays){
-			printf(p"tag:${tag_mem(i).io.tag_read.tag};")
-			printf(p"valid:${tag_mem(i).io.tag_read.valid};")
-			printf(p"dirty:${tag_mem(i).io.tag_read.dirty}")
-	}
+	
+	//for(i <- 0 until nWays){
+	//		printf(p"tag:${tag_mem(i).io.tag_read.tag};\n")
+	//		printf(p"valid:${tag_mem(i).io.tag_read.valid};\n")
+	//		printf(p"dirty:${tag_mem(i).io.tag_read.dirty}\n")
+	//}
 
-	printf("\n\n");
-	*/
+	//printf("\n\n");
+	
 
 	//val data_read = Mux(io.cpu_request.addr(blockSize_len - 1, 0), )
 	
@@ -185,15 +218,15 @@ class Cache extends Module{
 	//io.mem_request.addr := 0.U
 	//io.mem_request.data := 0.U
 
-	io.mem_io.aw.valid := false.B																		//
-	io.mem_io.aw.bits.addr := io.cpu_request.addr(31, 0)												//
-	io.mem_io.aw.bits.len := 15.U																		//
-	io.mem_io.aw.bits.size := 6.U																		//
-	io.mem_io.aw.bits.burst := 1.U 																		//
-	io.mem_io.aw.bits.id := 0.U																			//
+	io.mem_io.aw.valid := false.B																		//默认不进行访存
+	io.mem_io.aw.bits.addr := cpu_request_addr_reg //io.cpu_request.addr(31, 0)							//mem地址
+	io.mem_io.aw.bits.len := 15.U																		//突发传送长度为16
+	io.mem_io.aw.bits.size := 6.U																		//一次传输的宽度为64
+	io.mem_io.aw.bits.burst := 1.U 																		//incr burst模式
+	io.mem_io.aw.bits.id := 0.U																			//id，这里不使用
 
 	io.mem_io.ar.valid := false.B
-	io.mem_io.ar.bits.addr := io.cpu_request.addr(31, 0)
+	io.mem_io.ar.bits.addr := cpu_request_addr_reg //io.cpu_request.addr(31, 0)
 	io.mem_io.ar.bits.len := 15.U
 	io.mem_io.ar.bits.size := 6.U
 	io.mem_io.ar.bits.burst := 1.U
@@ -212,21 +245,42 @@ class Cache extends Module{
 	for(j <- 0 until 4){
 		printf(p"num:${j}; cache_data:${Hexadecimal(data_mem(j).io.data_read.data)}\n")
 	}*/
-	printf(p"State: ${cache_state}\n")
-
+	//printf(p"State: ${cache_state}\n")
+	//val is_match = RegInit(VecInit(Seq.fill(nWays)(false.B)))											
+	//is_match := tag_mem.map{k => ((k.io.tag_read.tag === cpu_request_addr_tag) && (k.io.tag_read.valid))}
+	//val tmp_tag_reg = RegNext(cpu_request_addr_tag)
+	//val cpu_response_ready = RegInit(false.B)
+	//io.cpu_response.ready := cpu_response_ready
+	//val 
 
 	switch(cache_state){
 		is(sIdle){
-			when(io.cpu_request.valid){
+			when(cpu_request_valid){
 				next_state := sMatch
+				//is_match := tag_mem.map{k => ((k.io.tag_read.tag === cpu_request_addr_tag) && (k.io.tag_read.valid))}
 			}
 		}
 		is(sMatch){
-			val is_match = VecInit(Seq.fill(nWays)(false.B))
+			for(i <- 0 until nWays){
+				tag_mem(i).io.cache_req.index := cpu_request_addr_index
+			}
+
+			val is_match = tag_mem.map{k => ((k.io.tag_read.tag === cpu_request_addr_tag)) && (k.io.tag_read.valid)}
+			//printf(p"cpu_request_addr_tag: ${cpu_request_addr_tag}\n")
+			//for(i <- 0 until 4){
+			//	printf(p"${tag_mem(i).io.tag_read}\n")
+			//}
 			//is_match := tag_mem.map{k => (k.io.tag_read.tag === io.cpu_request.addr(addr_len - 1, blockSize_len + groupId_len)) && (k.io.tag_read.valid)}
-			is_match := tag_mem.map{k => (k.io.tag_read.tag === cpu_request_addr_tag && (k.io.tag_read.valid))}
-			when(is_match.reduceLeft(_|_)){
+			//printf(p"index: ${cpu_request_addr_index}\n")
+			//for(i <- 0 until nWays){
+			//	printf(p"${Hexadecimal(tag_mem(i).io.tag_read.tag)};")
+			//	printf(p"${tag_mem(i).io.tag_read.valid}\n")
+			//}
+
+			when(is_match.reduce(_|_)){
 				printf("Match\n");
+				//val cpu_response_data = RegInit(0.U(64.W))
+				//io.cpu_response.data := cpu_response_data
 				io.cpu_response.ready := true.B
 				//io.cpu_response.data := MuxCase(data_mem(3).io.data_read.data, Array(is_match(0) -> data_mem(0).io.data_read.data, is_match(1) -> data_mem(1).io.data_read.data, is_match(2) -> data_mem(2).io.data_read.data))
 				io.cpu_response.data := MuxCase(VecInit.tabulate(16){k => data_mem(3).io.data_read.data((k+1)*word_len - 1, k*word_len)}(cpu_request_addr_reg(blockSize_len-1, log2Ceil(word_len/8))), 
@@ -235,23 +289,32 @@ class Cache extends Module{
 													is_match(2) -> VecInit.tabulate(16){k => data_mem(2).io.data_read.data((k+1)*word_len - 1, k*word_len)}(cpu_request_addr_reg(blockSize_len-1, log2Ceil(word_len/8)))
 													)
 												)
-				//for(i <- 0 until 4){
-				//	printf(p"is match ${i}: ${is_match(i)}\n")
-				//}
+
+				
+//				printf(p"index:${cpu_request_addr_index}\n")
+//				for(i <- 0 until 4){
+//					printf(p"is match ${i}: ${is_match(i)}; tag: ${Hexadecimal(tag_mem(i).io.tag_read.tag)}\n")
+//				}
 				//printf(p"response_data:${io.cpu_response.data}\n")
-				//printf(p"1 ${Hexadecimal(data_mem(1).io.data_read.data(63, 0))}\n")
-				//printf(p"2 ${Hexadecimal(data_mem(2).io.data_read.data(63,0))}\n")
-				//printf(p"3 ${Hexadecimal(data_mem(3).io.data_read.data(63,0))}\n")
-				//printf(p"0 ${Hexadecimal(data_mem(0).io.data_read.data(63,0))}\n")
+//				printf(p"1 ${Hexadecimal(data_mem(1).io.data_read.data(63, 0))}\n")
+//				printf(p"2 ${Hexadecimal(data_mem(2).io.data_read.data(63,0))}\n")
+//				printf(p"3 ${Hexadecimal(data_mem(3).io.data_read.data(63,0))}\n")
+//				printf(p"0 ${Hexadecimal(data_mem(0).io.data_read.data(63,0))}\n")
+				
 
 				for(i <- 0 until nWays){
-					tag_mem(i).io.cache_req.we := true.B				//写tag使能
-					tag_mem(i).io.tag_write.visit := 0.U 				//将visit重置
+					when(is_match(i)){
+						tag_mem(i).io.cache_req.we := true.B				//写tag使能
+						tag_mem(i).io.tag_write.visit := 0.U 				//将visit重置
+						tag_mem(i).io.tag_write.valid := true.B
+						tag_mem(i).io.tag_write.dirty := tag_mem(i).io.tag_read.dirty
+						tag_mem(i).io.tag_write.tag := tag_mem(i).io.tag_read.tag
+					}
 				}
 
 				//printf("Hit\n")
-
-				when(io.cpu_request.rw){
+				//printf("Here 2\n")
+				when(cpu_request_rw){
 					for(i <- 0 until nWays){
 						when(is_match(i)){
 							
@@ -259,13 +322,13 @@ class Cache extends Module{
 							tag_mem(i).io.cache_req.we := true.B
 							tag_mem(i).io.tag_write.valid := true.B					//tag的valid设置为1
 							tag_mem(i).io.tag_write.dirty := true.B					//tag的dirty设置为1
-							tag_mem(i).io.tag_write.tag := cpu_request_addr_tag		//io.cpu_request.addr(addr_len - 1, blockSize_len + groupId_len)	//写的tag在请求的地址位中
+							tag_mem(i).io.tag_write.tag := tag_mem(i).io.tag_read.tag		//io.cpu_request.addr(addr_len - 1, blockSize_len + groupId_len)	//写的tag在请求的地址位中
 
 							val part = Wire(Vec(8, UInt(64.W)))							
 							for(j <- 0 until 8){
 								//part(j) := Mux(io.cpu_request.mask(j), io.cpu_request.data((j+1)*8-1, j*8) << (j*8), data_mem(i).io.data_read.data((j+1)*8 - 1, j * 8) << (j * 8))
 								//(VecInit.tabulate(16){k => io.cpu_request.data((k+1)*word_len - 1, k*word_len)}(cpu_request_addr_reg(blockSize_len-1, log2Ceil(word_len/8))((j+1)*8-1, j*8)) << (j*8))
-								part(j) := Mux(io.cpu_request.mask(j), io.cpu_request.data((j+1)*8 - 1, j*8) << (j*8),
+								part(j) := Mux(cpu_request_mask(j), cpu_request_data((j+1)*8 - 1, j*8) << (j*8),
 												(VecInit.tabulate(16){k => data_mem(i).io.data_read.data((k+1)*word_len - 1, k*word_len)}(cpu_request_addr_reg(blockSize_len - 1, log2Ceil(word_len/8)))((j+1)*8-1, j*8)) << (j*8)
 											)
 							}
@@ -280,9 +343,19 @@ class Cache extends Module{
 						}
 					}
 				}
-				next_state := sIdle
+				
+				when(cpu_request_valid){
+					next_state := sMatch
+				}.otherwise{
+					next_state := sIdle
+				}
+				//printf("Here 3\n")
+
 			}.otherwise{
 				//下面使用使用LRU替换算法找出age最大的cacheline进行替换
+				printf("unMatch\n\n\n");
+				printf(p"${Hexadecimal(cpu_request_addr_reg)}\n")
+
 				val max = WireInit(0.U(2.W))
 
 				when(tag_mem.map{k => k.io.tag_read.valid}.reduceLeft(_&_)){
@@ -308,17 +381,16 @@ class Cache extends Module{
 						//printf(p"max:${i}\n")
 						tag_mem(i).io.cache_req.we := true.B
 						tag_mem(i).io.tag_write.valid := true.B
-						tag_mem(i).io.tag_write.dirty := io.cpu_request.rw
+						tag_mem(i).io.tag_write.dirty := cpu_request_rw
 						tag_mem(i).io.tag_write.tag := cpu_request_addr_tag//io.cpu_request.addr(addr_len - 1, blockSize_len + groupId_len)
 						//printf(p"cpu_request_addr_tag:${tag_mem(i).io.tag_write.tag}\n")
 
-						//printf(p"${cpu_request_addr_tag}\n")
 						tag_mem(i).io.tag_write.visit := 0.U
 
 						//io.mem_request.addr := io.cpu_request.addr
 						//io.mem_request.valid := true.B
-						refill_addr := io.cpu_request.addr & (~(blockSize - 1).U)
-						when(tag_mem(i).io.tag_read.valid || (!tag_mem(i).io.tag_read.dirty)){
+						refill_addr := Cat(cpu_request_addr_reg(addr_len - 1, blockSize_len), 0.U(blockSize_len.W)) 
+						when(!tag_mem(i).io.tag_read.valid || (!tag_mem(i).io.tag_read.dirty)){
 							next_state := sReadAddr//sRefill
 						}.otherwise{
 							//io.mem_request.addr := io.cpu_request.addr
@@ -333,6 +405,7 @@ class Cache extends Module{
 			//如果为命中需要进行清零操作，如果未命中需要进行加1操作
 			for(i <- 0 until nWays){
 				when((!is_match(i)) && tag_mem(i).io.tag_read.valid){
+					//printf("I am here")
 					tag_mem(i).io.tag_write.valid := true.B
 					tag_mem(i).io.tag_write.dirty := tag_mem(i).io.tag_read.dirty
 					tag_mem(i).io.tag_write.visit := Mux((~tag_mem(i).io.tag_read.visit) === 0.U, tag_mem(i).io.tag_read.visit, tag_mem(i).io.tag_read.visit + 1.U) 
@@ -344,6 +417,10 @@ class Cache extends Module{
 			io.mem_io.ar.valid := true.B
 			io.mem_io.ar.bits.len := 15.U
 			next_state := sReadAddr
+			io.mem_io.ar.bits.addr := refill_addr 
+			printf(p"\n\nrefill_addr:${refill_addr}\n\n")
+
+			//printf(p"refill_addr: ${refill_addr}\n")
 			when(io.mem_io.ar.ready){
 				next_state := sRefill
 			}
@@ -353,23 +430,32 @@ class Cache extends Module{
 			//index := 0.U
 			//fill_block_en : =true.B
 			index_reg := index
+			io.mem_io.r.ready := true.B
 			when(io.mem_io.r.valid){
-				io.mem_io.r.ready := true.B
 				next_state := sRefill
 				for(i <- 0 until nWays)
 				{
 					when(i.U === replace)
 					{
+						//printf(p"${i.U}\n")
 						val cache_data = VecInit.tabulate(16){k => data_mem(i).io.data_read.data((k+1)*word_len - 1, k*word_len)}
 						//printf(p"word_len:${word_len}; index:${index}\n")
-						
-						cache_data(index_reg) := io.mem_io.r.bits.data 
-						
 						//for(j <- 0 until 16){
-						//	printf(p"num:${j}; cache_data:${Hexadecimal(cache_data(j.U))}\n")
+						//	printf(p"cache_data${j}: ${Hexadecimal(cache_data(j.U))}\n")
 						//}
+						//printf("\n")
+						cache_data(index) := io.mem_io.r.bits.data 
 						
-						//printf(p"index:${index}; mem_response:${Hexadecimal(io.mem_io.r.bits.data)}; cache_data:${Hexadecimal(cache_data.asUInt)}; last:${io.mem_io.r.bits.last}\n")
+						for(j <- 0 until 16){
+							printf(p"num:${j}; cache_data:${Hexadecimal(cache_data(j.U))}\n")
+						}
+						//cache_data:${Hexadecimal(cache_data.asUInt)};
+						//printf(p"index:${index}; mem_response:${Hexadecimal(io.mem_io.r.bits.data)};  last:${io.mem_io.r.bits.last}\n")
+						//for(j <- 0 until 16){
+						//	printf(p"cache_data${j}: ${Hexadecimal(cache_data(j.U))}\n")
+						//}
+						//printf(p"io.data_read.data, ${Hexadecimal(data_mem(i).io.data_read.data)}\n")
+						//printf("\n")
 						data_mem(i).io.data_write.data := cache_data.asUInt//data_mem(i).io.data_read.data & (~((bitWidth - 1).U << (index << 6.U))) | (io.mem_io.r.bits.data << (index << 6.U))
 						data_mem(i).io.cache_req.we := true.B
 						//block_buffer := block_buffer & (~((blockSize - 1.U) << (index << 5.U))) | (io.mem_response.data << (index << 5.U))
@@ -383,7 +469,7 @@ class Cache extends Module{
 			//}
 
 			//printf("\n")
-
+ 
 			fill_block_en := io.mem_io.r.ready
 
 			when(io.mem_io.r.bits.last){
@@ -414,6 +500,7 @@ class Cache extends Module{
 			io.mem_io.aw.valid := true.B
 			io.mem_io.aw.bits.len := 15.U
 			next_state := sWriteAddr
+			io.mem_io.ar.bits.addr := writeback_addr 
 			when(io.mem_io.aw.ready){
 				next_state := sWriteback
 			}
@@ -439,7 +526,7 @@ class Cache extends Module{
 			{
 				when(i.U === replace){
 					val cache_data = VecInit.tabulate(16){k => data_mem(i).io.data_read.data((k+1)*word_len - 1, k*word_len)}
-					io.mem_io.w.bits.data := cache_data(index_reg)
+					io.mem_io.w.bits.data := cache_data(index)
 					//io.mem_io.w.bits.data := Mux(index === 0.U, data_mem(i).io.data_read.data(blockSize - 1, word_len), data_mem(i).io.data_read.data(word_len - 1, 0))
 				}
 			}
@@ -448,7 +535,7 @@ class Cache extends Module{
 			when(last)
 			{
 				next_state := sWriteAck
-				//index := 0.U
+				index := 0.U
 			}
 		}
 		is(sWriteAck){
diff --git a/src/main/scala/datapath.scala b/src/main/scala/datapath.scala
index b4939c2..7883a67 100644
--- a/src/main/scala/datapath.scala
+++ b/src/main/scala/datapath.scala
@@ -268,7 +268,9 @@ class Datapath extends Module{
 	//val dmem = Module(new Mem)							//数据mem
 	//val icache = Module(new Cache)
 	//val dcache = Module(new Cache)
-	val stall = !io.icache.cpu_response.ready || ( (em_pipe_reg.ld_type.orR || em_pipe_reg.st_type.orR) && em_pipe_reg.enable && !io.dcache.cpu_response.ready)		//stall暂时设置为false
+	val started = RegNext(reset.asBool)
+	val stall = !io.icache.cpu_response.ready || ( (em_pipe_reg.ld_type.orR || em_pipe_reg.st_type.orR) && em_pipe_reg.enable && (!io.dcache.cpu_response.ready))	//stall暂时设置为false
+	//val load_stall = em_pipe_reg.enable && em_pipe_reg.ld_type.orR && ((de_pipe_reg.src1_addr === em_pipe_reg.dest) || (de_pipe_reg.src2_addr === em_pipe_reg.dest))
 
 	val csr = Module(new CSR)							//csr寄存器文件，同时可以用于特权判断，中断和异常处理
 
@@ -313,14 +315,13 @@ class Datapath extends Module{
 							)
 						)
 
-	val flush_fd = csr.io.flush_mask(0) || br_flush || jmp_flush || csr_atomic_flush(0) 
-	val flush_de = csr.io.flush_mask(1)	|| br_flush	|| jmp_flush || csr_atomic_flush(1)
+	val flush_fd = csr.io.flush_mask(0) || (br_flush || jmp_flush) || csr_atomic_flush(0) 
+	val flush_de = csr.io.flush_mask(1)	|| ((br_flush || jmp_flush) && !stall) || csr_atomic_flush(1)
 	val flush_em = csr.io.flush_mask(2)	|| csr_atomic_flush(2)
 	val flush_mw = csr.io.flush_mask(3) || csr_atomic_flush(3)
 
 	/***** Fetch ******/
 	//第一个周期插入一个NOP，因为读内存要一个周期，为了之后流水线的每一个阶段只占用一个周期，采用第一个周期插入NOP的方法
-	val started = RegNext(reset.asBool)
 	val brCond_taken = WireInit(false.B)
 	val is_kill_inst = WireInit(false.B)
 	val jmp_occur = WireInit(false.B)
@@ -333,14 +334,15 @@ class Datapath extends Module{
 	//printf(p"${flush_fd}; ${flush_de}; ${flush_em}; ${flush_mw}\n")
 	//printf(p"csr.io.trap:${csr.io.trap};  csr_atomic:${csr_atomic};  io.ctrl.pc_sel:${io.ctrl.pc_sel};  brCond_taken:${brCond_taken}")
 	val pc = RegInit("h80000000".U(64.W) - 4.U)
+	//val next_pc = RegInit("h80000000".U)
 	val next_pc = MuxCase(
 		pc + 4.U,
 		IndexedSeq(
 		csr.io.trap -> csr.io.trapVec,
-		csr_atomic -> pc,
-		(!started && stall) -> pc,
+		csr_atomic -> (de_pipe_reg.pc + 4.U),																								//csr需要实现原子性
+		(((de_pipe_reg.pc_sel === PC_ALU) && de_pipe_reg.enable)|| brCond_taken) ->(jump_addr >> 1.U << 1.U),							//是否jmp和jmp的结果应该和branch一样放在执行阶段
+		(!started && (stall)) -> pc) // || load_stall
 //		(io.ctrl.pc_sel === PC_EPC) -> csr.io.trapVec,
-		(((de_pipe_reg.pc_sel === PC_ALU) && de_pipe_reg.enable)|| brCond_taken) ->(jump_addr >> 1.U << 1.U))							//是否jmp和jmp的结果应该和branch一样放在执行阶段
 	)
 //		(io.ctrl.pc_sel === PC_0) -> pc)
 	//printf(p"trap:${csr.io.trap}; next_pc:${Hexadecimal(next_pc)}; pc:${Hexadecimal(pc)}; imem.io.rdata:${Hexadecimal(imem.io.rdata)}\n")
@@ -350,10 +352,6 @@ class Datapath extends Module{
 	//val inst = Mux(started || is_kill_inst || brCond_taken || csr.io.trap, Instructions.NOP, Mux(pc(2).asBool, imem.io.rdata(63, 32) ,imem.io.rdata(31, 0)))//这里的br_taken要考虑信号是否有效, 同时kill信号也要判断是否有效
 	val	inst = Mux(started || is_kill_inst || brCond_taken || csr.io.trap, Instructions.NOP, Mux(pc(2).asBool, io.icache.cpu_response.data(63, 32), io.icache.cpu_response.data(31, 0))) 
 
-	printf(p"ready: ${Hexadecimal(io.icache.cpu_response.ready)}\n")
-	printf(p"pc: ${Hexadecimal(pc)}\n")
-	printf(p"next_pc: ${Hexadecimal(next_pc)}\n")
-	printf(p"inst: ${inst}\n")
 	//pc设置为next_pc, 存储的读取地址也设为next_pc
 	pc := next_pc 
 	//printf(p"next_pc:${Hexadecimal(next_pc)};  is_trap:${csr.io.trap};  pc_sel:${io.ctrl.pc_sel}\n")
@@ -379,19 +377,26 @@ class Datapath extends Module{
 	//icache.io.mem_response.ready := imem.io.ready
 
 	//如何解释enable为false
-	when(flush_fd){
+	when(flush_fd && (!stall)){
 		fd_pipe_reg.pc := "h80000000".U
 		fd_pipe_reg.inst := Instructions.NOP
 		fd_pipe_reg.enable := false.B
-	}.elsewhen(!stall){
+	}.elsewhen(!stall){				// && !load_stall
 		fd_pipe_reg.pc := pc
 		fd_pipe_reg.inst := inst
 		fd_pipe_reg.enable := true.B
 	}
 
+	/*
+	printf(p"ready: ${Hexadecimal(io.dcache.cpu_response.ready)}\n")
+	printf(p"pc: ${Hexadecimal(pc)}\n")
+	printf(p"next_pc: ${Hexadecimal(next_pc)}\n")
+	printf(p"inst: ${Hexadecimal(inst)}\n")
+	*/
+
 	//printf(p"pc:${Hexadecimal(fd_pipe_reg.pc)}; inst:${Hexadecimal(fd_pipe_reg.inst)}\n\n")
 
-	//printf(p"fetch-decode:\n pc: ${Hexadecimal(fd_pipe_reg.pc)}; fd_pipe_reg.inst: ${Hexadecimal(fd_pipe_reg.inst)}; fd_pipe_reg.enable: ${Hexadecimal(fd_pipe_reg.enable)}\n\n")
+	printf(p"fetch-decode:\n pc: ${Hexadecimal(fd_pipe_reg.pc)}; fd_pipe_reg.inst: ${Hexadecimal(fd_pipe_reg.inst)}; fd_pipe_reg.enable: ${Hexadecimal(fd_pipe_reg.enable)}\n\n")
 	/***** Decode ******/
 	//control模块输入指令
 	io.ctrl.inst := fd_pipe_reg.inst
@@ -454,7 +459,7 @@ class Datapath extends Module{
 
 
 	//printf(p"is_kill:${is_kill_inst}; illegal_inst:${csr.io.illegal_inst} fetch_misalign:${csr.io.fetch_misalign}\n")
-	when(flush_de){
+	when(flush_de && (!stall)){
 		de_pipe_reg.inst := Instructions.NOP
 		de_pipe_reg.alu_op := 0.U
 		de_pipe_reg.A_sel := A_XXX
@@ -479,7 +484,7 @@ class Datapath extends Module{
 		de_pipe_reg.wb_en := false.B
 		de_pipe_reg.is_kill	:= false.B
 		de_pipe_reg.enable := false.B
-	}.elsewhen(!stall){
+	}.elsewhen(!stall ){			//&& !load_stall
 		de_pipe_reg.inst := fd_pipe_reg.inst
 		de_pipe_reg.alu_op := io.ctrl.alu_op
 		de_pipe_reg.A_sel := io.ctrl.A_sel
@@ -512,19 +517,19 @@ class Datapath extends Module{
 		de_pipe_reg.enable := fd_pipe_reg.enable
 	}
 
-	/*
+	
 	printf(p"decode-execute: \ninst:${Hexadecimal(de_pipe_reg.inst)}; alu_op:${de_pipe_reg.alu_op}; A_sel:${de_pipe_reg.A_sel}; B_sel:${de_pipe_reg.B_sel}; csr_read_data: ${de_pipe_reg.csr_read_data}\n" +
   			p"write_op:${de_pipe_reg.csr_write_op}; write_data: ${Hexadecimal(de_pipe_reg.csr_write_data)} write_addr: ${Hexadecimal(de_pipe_reg.csr_write_addr)}; pc:${Hexadecimal(de_pipe_reg.pc)}\n" +
 			p"imm: ${Hexadecimal(de_pipe_reg.imm)}; rs1: ${Hexadecimal(de_pipe_reg.rs1)}; rs2:${Hexadecimal(de_pipe_reg.rs2)}; src1_addr:${Hexadecimal(de_pipe_reg.src1_addr)}; src2_addr:${Hexadecimal(de_pipe_reg.src2_addr)};" + 
 			p"dest: ${Hexadecimal(de_pipe_reg.dest)}; pc_sel: ${de_pipe_reg.pc_sel};  br_type:${de_pipe_reg.br_type}; st_type:${de_pipe_reg.st_type}; ld_type:${de_pipe_reg.ld_type}\n" + 
 			p"wd_type: ${de_pipe_reg.wd_type}; wb_sel: ${de_pipe_reg.wb_sel}; wb_en:${de_pipe_reg.wb_en}; is_kill:${de_pipe_reg.is_kill}; enable:${de_pipe_reg.enable}\n\n")
-	*/
-
+	
 	/****** Execute *****/
 	csr.io.de_enable := de_pipe_reg.enable
 	val src1_data = WireInit(0.U(64.W))
 	val src2_data = WireInit(0.U(64.W))
 	//val load_data_hazard = dmem.io.rdata >> ((em_pipe_reg.alu_out& "h07".U) << 3.U)
+	/*
 	val load_data_hazard = io.dcache.cpu_response.data >> ((em_pipe_reg.alu_out & "h07".U) << 3.U)
 	val load_data_ext_hazard = Mux(em_pipe_reg.ld_type === LD_LW, Cat(Mux(load_data_hazard(31).asBool, "hffffffff".U, 0.U(32.W)), load_data_hazard(31, 0)),
 								Mux(em_pipe_reg.ld_type === LD_LWU, Cat(Fill(32, 0.U), load_data_hazard(31, 0)),
@@ -537,13 +542,15 @@ class Datapath extends Module{
 									)
 								)
 							)
+	*/
 
-	when(em_pipe_reg.enable && em_pipe_reg.wb_en && (de_pipe_reg.src1_addr === em_pipe_reg.dest) && (de_pipe_reg.src1_addr =/= 0.U)){
+
+	when(em_pipe_reg.enable && em_pipe_reg.wb_en && (de_pipe_reg.src1_addr === em_pipe_reg.dest) && (de_pipe_reg.src1_addr =/= 0.U) && (em_pipe_reg.ld_type === 0.U)){
 		//printf("\n\n Hazard detect1\n\n")
 		when(de_pipe_reg.src1_addr === em_pipe_reg.dest){
 			src1_data := Mux(em_pipe_reg.wb_sel === WB_ALU, em_pipe_reg.alu_out,
-						Mux(em_pipe_reg.wb_sel === WB_PC4, em_pipe_reg.pc + 4.U, 
-							Mux(em_pipe_reg.wb_sel === WB_CSR, em_pipe_reg.csr_read_data, load_data_ext_hazard)))
+						Mux(em_pipe_reg.wb_sel === WB_PC4, em_pipe_reg.pc + 4.U, em_pipe_reg.csr_read_data))
+							//Mux(em_pipe_reg.wb_sel === WB_CSR, , load_data_ext_hazard)))
 		}
 	}.elsewhen(mw_pipe_reg.enable && mw_pipe_reg.wb_en &&(de_pipe_reg.src1_addr === mw_pipe_reg.dest) && (de_pipe_reg.src1_addr =/= 0.U)){
 		//printf("\n\n Hazard detect2\n\n")
@@ -556,12 +563,12 @@ class Datapath extends Module{
 		src1_data := de_pipe_reg.rs1
 	}
 
-	when(em_pipe_reg.enable && em_pipe_reg.wb_en && (de_pipe_reg.src2_addr === em_pipe_reg.dest) && (de_pipe_reg.src2_addr =/= 0.U)){
+	when(em_pipe_reg.enable && em_pipe_reg.wb_en && (de_pipe_reg.src2_addr === em_pipe_reg.dest) && (de_pipe_reg.src2_addr =/= 0.U) && (em_pipe_reg.ld_type === 0.U)){
 		//printf("\n\n Hazard detect1\n\n")
 		when(de_pipe_reg.src2_addr === em_pipe_reg.dest){
 			src2_data := Mux(em_pipe_reg.wb_sel === WB_ALU, em_pipe_reg.alu_out,
-						Mux(em_pipe_reg.wb_sel === WB_PC4, em_pipe_reg.pc + 4.U, 
-							Mux(em_pipe_reg.wb_sel === WB_CSR, em_pipe_reg.csr_read_data, load_data_ext_hazard)))
+						Mux(em_pipe_reg.wb_sel === WB_PC4, em_pipe_reg.pc + 4.U, em_pipe_reg.csr_read_data))
+							//Mux(em_pipe_reg.wb_sel === WB_CSR, em_pipe_reg.csr_read_data, load_data_ext_hazard)))
 		}
 	}.elsewhen(mw_pipe_reg.enable && mw_pipe_reg.wb_en &&(de_pipe_reg.src2_addr === mw_pipe_reg.dest) && (de_pipe_reg.src2_addr =/= 0.U)){
 		//printf("\n\n Hazard detect2\n\n")
@@ -631,7 +638,7 @@ class Datapath extends Module{
 	csr.io.load_misalign_addr := alu_sum
 	csr.io.store_misalign_addr := alu_sum
 
-	when(flush_em){
+	when((flush_em ) && !stall){			//|| load_stall
 		em_pipe_reg.inst := Instructions.NOP
 		em_pipe_reg.dest := 0.U
 		em_pipe_reg.alu_out := 0.U
@@ -671,27 +678,33 @@ class Datapath extends Module{
 		em_pipe_reg.enable := de_pipe_reg.enable
 	}
 
-	/*
+	
 	printf(p"execute_memory:\ninst: ${Hexadecimal(em_pipe_reg.inst)}; dest:${em_pipe_reg.dest}; alu_out:${Hexadecimal(em_pipe_reg.alu_out)} alu_sum:${Hexadecimal(em_pipe_reg.alu_sum)}\n" +
   			p"csr_read_data: ${Hexadecimal(em_pipe_reg.csr_read_data)}; csr_write_op: ${Hexadecimal(em_pipe_reg.csr_write_op)}; csr_write_addr: ${Hexadecimal(em_pipe_reg.csr_write_addr)}; csr_write_data: ${Hexadecimal(em_pipe_reg.csr_write_data)};\n " +
   			p"st_data: ${Hexadecimal(em_pipe_reg.st_data)}; st_type: ${em_pipe_reg.st_type}; ld_type: ${em_pipe_reg.ld_type}\n " +
   			p"wb_sel: ${em_pipe_reg.wb_sel}; wb_en:${em_pipe_reg.wb_en}; pc:${Hexadecimal(em_pipe_reg.pc)}; is_kill: ${em_pipe_reg.is_kill}; enable:${em_pipe_reg.enable}\n\n")
-	*/
+		
+
 	//printf(p"execute-mem:\n ")
 	/****** Mem *********/
 	csr.io.em_enable := em_pipe_reg.enable
-	io.dcache.cpu_request.valid := Mux(stall, (em_pipe_reg.ld_type.orR || em_pipe_reg.st_type.orR) && em_pipe_reg.enable, (de_pipe_reg.ld_type.orR || de_pipe_reg.st_type.orR) && de_pipe_reg.enable)
+	//io.dcache.cpu_request.valid := Mux(stall, (em_pipe_reg.ld_type.orR || em_pipe_reg.st_type.orR) && em_pipe_reg.enable, (de_pipe_reg.ld_type.orR || de_pipe_reg.st_type.orR) && de_pipe_reg.enable)
+	io.dcache.cpu_request.valid := (de_pipe_reg.ld_type.orR || de_pipe_reg.st_type.orR) && de_pipe_reg.enable
 	//dmem.io.enable := Mux(stall, ((de_pipe_reg.st_type.orR) || (de_pipe_reg.ld_type.orR)) && de_pipe_reg.enable, ((em_pipe_reg.st_type.orR) || (em_pipe_reg.st_type.orR)) )
 	//dmem.io.enable := Mux(stall, (em_pipe_reg.ld_type.orR || em_pipe_reg.st_type.orR) && em_pipe_reg.enable, (de_pipe_reg.ld_type.orR || de_pipe_reg.st_type.orR) && de_pipe_reg.enable)
-	io.dcache.cpu_request.rw := Mux(stall, em_pipe_reg.st_type.orR && em_pipe_reg.enable, em_pipe_reg.st_type.orR && de_pipe_reg.enable)
+	io.dcache.cpu_request.rw := em_pipe_reg.st_type.orR && de_pipe_reg.enable
+	//io.dcache.cpu_request.rw := Mux(stall, em_pipe_reg.st_type.orR && em_pipe_reg.enable, de_pipe_reg.st_type.orR && de_pipe_reg.enable)
 	//dmem.io.wen := Mux(stall, em_pipe_reg.st_type.orR && em_pipe_reg.enable, de_pipe_reg.st_type.orR && de_pipe_reg.enable)
-	io.dcache.cpu_request.addr := Mux(stall, em_pipe_reg.alu_out, alu_out)
+	io.dcache.cpu_request.addr := alu_out
+	//printf(p"io.dcache.cpu_request: ${alu_out}")
+	//io.dcache.cpu_request.addr := Mux(stall, em_pipe_reg.alu_out, alu_out)
 	//dmem.io.addr := Mux(stall, em_pipe_reg.alu_out, alu_out)					//这里是地址提前一个周期输入，因为访存必定要延后一个周期，提前一个周期输入地址保证每个周期都可以
 	//printf(p"\ndmem_addr: ${Hexadecimal(dmem.io.addr)} alu_out:${alu_out}\n\n")
 	//dmem.io.wdata := (de_pipe_reg.rs2 << (alu_out(2, 0) << 3.U))(63, 0)
-	io.dcache.cpu_request.data := Mux(stall, em_pipe_reg.st_data << (em_pipe_reg.alu_out(2, 0) << 3.U), src2_data << (alu_out(2, 0) << 3.U))(63, 0)
+	io.dcache.cpu_request.data := (src2_data << (alu_out(2, 0) << 3.U))(63, 0)
+	//io.dcache.cpu_request.data := Mux(stall, em_pipe_reg.st_data << (em_pipe_reg.alu_out(2, 0) << 3.U), src2_data << (alu_out(2, 0) << 3.U))(63, 0)
 	//dmem.io.wdata := Mux(stall, em_pipe_reg.st_data << (em_pipe_reg.alu_out(2, 0) << 3.U), src2_data << (alu_out(2, 0) << 3.U))(63, 0)
-	val st_mask = Mux(stall, Mux(em_pipe_reg.st_type === ST_SW, "b00001111".U, 
+	/*val st_mask = Mux(stall, Mux(em_pipe_reg.st_type === ST_SW, "b00001111".U, 
 								Mux(em_pipe_reg.st_type === ST_SH, "b00000011".U,
 									Mux(em_pipe_reg.st_type === ST_SB, "b00000001".U, "b11111111".U)
 								)
@@ -701,6 +714,13 @@ class Datapath extends Module{
 							)
 						)
 					) 
+	*/
+	
+	val st_mask = Mux(de_pipe_reg.st_type === ST_SW, "b00001111".U, 
+							Mux(de_pipe_reg.st_type === ST_SH, "b00000011".U,
+								Mux(de_pipe_reg.st_type === ST_SB, "b00000001".U, "b11111111".U)
+							)
+					)
 		
 		
 		
@@ -720,7 +740,7 @@ class Datapath extends Module{
 								)
 							)
 
-	when(flush_mw){
+	when(flush_mw && !stall){
 		mw_pipe_reg.load_data := 0.U
 		mw_pipe_reg.alu_out := 0.U
 		mw_pipe_reg.dest := 0.U
@@ -750,12 +770,13 @@ class Datapath extends Module{
 		mw_pipe_reg.enable := em_pipe_reg.enable
 	}
 
-	/*
+	
 	printf(p"memory_writeback:\nload_data: ${Hexadecimal(mw_pipe_reg.load_data)}; alu_out: ${Hexadecimal(mw_pipe_reg.alu_out)}; dest: ${mw_pipe_reg.dest}; wb_sel: ${mw_pipe_reg.wb_sel}; wb_en:${mw_pipe_reg.wb_en}\n " +
   			p"pc:${Hexadecimal(mw_pipe_reg.pc)}; inst:${Hexadecimal(mw_pipe_reg.inst)}; \ncsr_read_data: ${Hexadecimal(mw_pipe_reg.csr_read_data)}; csr_write_op:${mw_pipe_reg.csr_write_op};" +
 			p" csr_write_data: ${Hexadecimal(mw_pipe_reg.csr_write_data)}; csr_write_addr:${Hexadecimal(mw_pipe_reg.csr_write_addr)}\n " +
   			p"enable: ${mw_pipe_reg.enable}\n\n\n\n")
-	*/
+	
+
 	/****** Writeback ***/
 	csr.io.mw_enable := mw_pipe_reg.enable
 	csr.io.w_op := mw_pipe_reg.csr_write_op
