Oh no...

Cycle: 2
RARS instruction number: 3	Instruction: ori x9,x0,291
Expected:	Register Write to Reg: 0x09 Val: 0x00000123
Got     :	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Incorrect write

Cycle: 3
RARS instruction number: 5	Instruction: jal x1,20
Expected:	Register Write to Reg: 0x01 Val: 0x0040001C
Got     :	Register Write to Reg: 0x01 Val: 0x0000001C
Incorrect write

Cycle: 4
RARS instruction number: 6	Instruction: ori x18,x0,291
Expected:	Register Write to Reg: 0x12 Val: 0x00000123
Got     :	Register Write to Reg: 0xXX Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


