Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 12 12:12:39 2025
| Host         : LAPTOP-I89H6Q9J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file moore_seq1010_timing_summary_routed.rpt -pb moore_seq1010_timing_summary_routed.pb -rpx moore_seq1010_timing_summary_routed.rpx -warn_on_violation
| Design       : moore_seq1010
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 3.231ns (65.333%)  route 1.715ns (34.667%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           1.715     2.134    led_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.812     4.946 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.946    led
    U9                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.467ns  (logic 1.073ns (43.495%)  route 1.394ns (56.505%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  btn_IBUF_inst/O
                         net (fo=5, routed)           1.394     2.343    btn_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.124     2.467 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y1           FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 1.101ns (47.390%)  route 1.222ns (52.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  btn_IBUF_inst/O
                         net (fo=5, routed)           1.222     2.171    btn_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.152     2.323 r  FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     2.323    FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 1.073ns (46.748%)  route 1.222ns (53.252%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  btn_IBUF_inst/O
                         net (fo=5, routed)           1.222     2.171    btn_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.124     2.295 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.295    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.073ns  (logic 1.073ns (51.760%)  route 1.000ns (48.240%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  btn_IBUF_inst/O
                         net (fo=5, routed)           1.000     1.949    btn_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.073 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.073    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.067ns  (logic 1.067ns (51.620%)  route 1.000ns (48.380%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    U10                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  btn_IBUF_inst/O
                         net (fo=5, routed)           1.000     1.949    btn_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.118     2.067 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.067    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.879ns  (logic 0.979ns (52.107%)  route 0.900ns (47.893%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.879    rst_IBUF
    SLICE_X0Y1           FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.879ns  (logic 0.979ns (52.107%)  route 0.900ns (47.893%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.879    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.879ns  (logic 0.979ns (52.107%)  route 0.900ns (47.893%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.879    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.879ns  (logic 0.979ns (52.107%)  route 0.900ns (47.893%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V9                   IBUF (Prop_ibuf_I_O)         0.979     0.979 r  rst_IBUF_inst/O
                         net (fo=5, routed)           0.900     1.879    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.171     0.312    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.045     0.357 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.171     0.312    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.049     0.361 r  FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.361    FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.185     0.326    FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.042     0.368 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.185     0.326    FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.152     0.280    led_OBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.098     0.378 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y1           FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.226ns (46.124%)  route 0.264ns (53.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    led_OBUF
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.098     0.374 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.490    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDSE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.226ns (46.124%)  route 0.264ns (53.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    led_OBUF
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.098     0.374 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.490    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.226ns (46.124%)  route 0.264ns (53.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    led_OBUF
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.098     0.374 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.490    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.226ns (46.124%)  route 0.264ns (53.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    led_OBUF
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.098     0.374 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.490    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.226ns (46.124%)  route 0.264ns (53.876%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.148     0.276    led_OBUF
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.098     0.374 r  FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.490    FSM_onehot_state[4]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------





