{
    "DESIGN_NAME": "cipher_wrapper_ex1",
    "VERILOG_FILES": [
        "ex1/src/cipher_wrapper_ex1.sv",
        "ex1/src/cipher_core.v"
    ],
    "RUN_LINTER": false,
    "CLOCK_PORT": "clk_i",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 500",
    "FP_PIN_ORDER_CFG": "open-flow/ex1_aux/pins.cfg",
    "pdk::sky130A": {
        "MAX_FANOUT_CONSTRAINT": 6,
        "PL_TARGET_DENSITY_PCT": 50,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15
        }
    }
}
