{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655292675774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655292675774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 13:30:59 2022 " "Processing started: Wed Jun 15 13:30:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655292675774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292675774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292675774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655292676531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655292676531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_32bits-behavior " "Found design unit 1: counter_32bits-behavior" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685898 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_32bits " "Found entity 1: counter_32bits" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292685898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_vhdl-behavior " "Found design unit 1: histogram_vhdl-behavior" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685898 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_vhdl " "Found entity 1: histogram_vhdl" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292685898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_mux-SYN " "Found design unit 1: out_mux-SYN" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685918 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292685918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292685918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histogram_vhdl " "Elaborating entity \"histogram_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655292686051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux out_mux:mux1 " "Elaborating entity \"out_mux\" for hierarchy \"out_mux:mux1\"" {  } { { "histogram_vhdl.vhd" "mux1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "LPM_MUX_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655292686267 ""}  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655292686267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lce " "Found entity 1: mux_lce" {  } { { "db/mux_lce.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mux_lce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655292686470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292686470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lce out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated " "Elaborating entity \"mux_lce\" for hierarchy \"out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:0:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:0:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:0:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:1:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:1:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:1:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:2:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:2:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:2:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:3:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:3:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:3:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:4:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:4:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:4:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:5:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:5:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:5:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:6:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:6:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:6:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:7:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:7:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:7:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:8:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:8:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:8:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:9:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:9:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:9:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:10:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:10:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:10:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:11:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:11:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:11:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:12:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:12:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:12:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:13:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:13:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:13:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:14:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:14:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:14:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:15:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:15:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:15:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:16:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:16:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:16:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:17:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:17:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:17:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:18:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:18:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:18:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:19:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:19:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:19:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:20:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:20:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:20:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:21:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:21:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:21:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:22:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:22:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:22:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:23:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:23:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:23:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:24:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:24:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:24:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:25:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:25:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:25:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:26:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:26:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:26:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:27:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:27:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:27:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:28:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:28:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:28:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:29:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:29:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:29:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:30:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:30:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:30:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:31:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:31:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:31:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:32:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:32:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:32:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:33:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:33:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:33:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:34:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:34:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:34:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:35:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:35:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:35:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:36:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:36:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:36:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:37:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:37:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:37:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:38:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:38:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:38:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:39:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:39:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:39:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:40:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:40:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:40:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:41:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:41:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:41:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:42:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:42:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:42:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:43:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:43:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:43:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:44:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:44:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:44:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:45:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:45:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:45:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:46:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:46:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:46:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:47:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:47:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:47:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:48:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:48:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:48:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:49:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:49:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:49:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:50:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:50:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:50:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:51:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:51:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:51:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:52:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:52:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:52:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:53:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:53:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:53:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:54:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:54:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:54:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:55:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:55:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:55:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:56:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:56:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:56:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:57:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:57:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:57:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:58:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:58:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:58:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:59:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:59:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:59:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:60:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:60:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:60:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:61:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:61:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:61:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:62:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:62:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:62:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:63:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:63:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:63:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:64:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:64:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:64:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:65:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:65:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:65:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:66:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:66:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:66:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:67:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:67:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:67:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:68:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:68:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:68:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:69:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:69:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:69:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:70:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:70:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:70:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:71:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:71:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:71:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:72:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:72:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:72:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:73:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:73:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:73:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:74:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:74:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:74:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:75:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:75:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:75:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:76:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:76:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:76:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:77:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:77:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:77:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:78:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:78:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:78:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:79:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:79:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:79:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:80:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:80:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:80:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:81:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:81:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:81:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:82:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:82:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:82:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:83:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:83:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:83:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:84:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:84:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:84:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:85:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:85:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:85:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:86:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:86:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:86:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:87:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:87:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:87:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:88:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:88:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:88:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:89:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:89:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:89:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:90:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:90:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:90:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:91:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:91:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:91:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:92:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:92:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:92:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:93:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:93:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:93:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:94:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:94:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:94:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:95:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:95:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:95:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:96:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:96:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:96:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:97:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:97:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:97:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:98:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:98:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:98:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:99:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:99:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:99:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:100:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:100:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:100:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:101:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:101:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:101:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:102:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:102:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:102:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:103:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:103:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:103:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:104:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:104:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:104:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:105:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:105:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:105:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:106:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:106:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:106:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:107:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:107:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:107:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:108:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:108:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:108:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:109:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:109:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:109:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292686998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:110:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:110:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:110:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:111:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:111:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:111:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:112:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:112:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:112:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:113:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:113:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:113:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:114:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:114:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:114:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:115:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:115:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:115:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:116:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:116:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:116:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:117:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:117:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:117:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:118:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:118:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:118:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:119:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:119:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:119:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:120:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:120:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:120:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:121:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:121:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:121:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:122:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:122:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:122:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:123:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:123:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:123:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:124:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:124:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:124:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:125:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:125:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:125:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:126:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:126:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:126:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counter_32bits:\\gen_counter:127:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counter_32bits:\\gen_counter:127:Cx\"" {  } { { "histogram_vhdl.vhd" "\\gen_counter:127:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292687119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655292703755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655292713060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655292713060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655292713531 "|histogram_vhdl|input[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655292713531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7585 " "Implemented 7585 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655292713531 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655292713531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7528 " "Implemented 7528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655292713531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655292713531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655292713559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 13:31:53 2022 " "Processing ended: Wed Jun 15 13:31:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655292713559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655292713559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655292713559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655292713559 ""}
