# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.200
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('perl')
makedepends=('python')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('7de40cbd2421da6d0f36722793c65b0c7c6ad73999a9753263851e02b5fa85cd3face6f03e6ad81b09ca0075b76de06ee70c494e9cea2a42c71ce07c99714876')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
