--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
4 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! _unit/alien_2_alive_next_and0001  SLICE_X21Y21.Y    SLICE_X21Y19.F1  !
 ! _unit/alien_2_alive_next_and0001  SLICE_X21Y21.Y    SLICE_X21Y20.F4  !
 ! _unit/alien_2_alive_next_and0001  SLICE_X21Y21.Y    SLICE_X23Y20.F2  !
 ! _unit/alien_2_alive_next_and0001  SLICE_X21Y21.Y    SLICE_X21Y20.G4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 419074 paths analyzed, 1300 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.720ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/dig0_reg_2 (SLICE_X4Y1.CE), 6486 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_lives_reg_1 (FF)
  Destination:          counter_unit/dig0_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.720ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_lives_reg_1 to counter_unit/dig0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.YQ        Tcko                  0.567   graph_unit/alien_boss_lives_reg<1>
                                                       graph_unit/alien_boss_lives_reg_1
    SLICE_X12Y19.G2      net (fanout=23)       2.506   graph_unit/alien_boss_lives_reg<1>
    SLICE_X12Y19.Y       Tilo                  0.660   N157
                                                       graph_unit/rom_data_alien_boss_cmp_gt00001
    SLICE_X12Y22.F1      net (fanout=8)        0.387   graph_unit/rom_data_alien_boss<10>21
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y1.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y1.CLK       Tceck                 0.483   counter_unit/dig0_reg<2>
                                                       counter_unit/dig0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.720ns (7.574ns logic, 9.146ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig0_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.701ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y22.F4      net (fanout=13)       0.066   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y1.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y1.CLK       Tceck                 0.483   counter_unit/dig0_reg<2>
                                                       counter_unit/dig0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.701ns (8.186ns logic, 8.515ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig0_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y20.F2      net (fanout=13)       0.834   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y20.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y20.F2       net (fanout=1)        0.712   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y1.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y1.CLK       Tceck                 0.483   counter_unit/dig0_reg<2>
                                                       counter_unit/dig0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.682ns (7.526ns logic, 9.156ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig0_reg_3 (SLICE_X4Y0.CE), 6486 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_lives_reg_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.720ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_lives_reg_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.YQ        Tcko                  0.567   graph_unit/alien_boss_lives_reg<1>
                                                       graph_unit/alien_boss_lives_reg_1
    SLICE_X12Y19.G2      net (fanout=23)       2.506   graph_unit/alien_boss_lives_reg<1>
    SLICE_X12Y19.Y       Tilo                  0.660   N157
                                                       graph_unit/rom_data_alien_boss_cmp_gt00001
    SLICE_X12Y22.F1      net (fanout=8)        0.387   graph_unit/rom_data_alien_boss<10>21
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y0.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.720ns (7.574ns logic, 9.146ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.701ns (Levels of Logic = 10)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y22.F4      net (fanout=13)       0.066   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y0.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.701ns (8.186ns logic, 8.515ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y20.F2      net (fanout=13)       0.834   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y20.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y20.F2       net (fanout=1)        0.712   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X4Y2.G1        net (fanout=3)        0.143   hit
    SLICE_X4Y2.Y         Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X4Y0.CE        net (fanout=4)        0.991   counter_unit/dig0_reg_not0002
    SLICE_X4Y0.CLK       Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.682ns (7.526ns logic, 9.156ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_2 (SLICE_X2Y0.CE), 6492 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_lives_reg_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.624ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_lives_reg_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.YQ        Tcko                  0.567   graph_unit/alien_boss_lives_reg<1>
                                                       graph_unit/alien_boss_lives_reg_1
    SLICE_X12Y19.G2      net (fanout=23)       2.506   graph_unit/alien_boss_lives_reg<1>
    SLICE_X12Y19.Y       Tilo                  0.660   N157
                                                       graph_unit/rom_data_alien_boss_cmp_gt00001
    SLICE_X12Y22.F1      net (fanout=8)        0.387   graph_unit/rom_data_alien_boss<10>21
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X5Y3.F4        net (fanout=3)        0.055   hit
    SLICE_X5Y3.X         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=4)        1.031   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.624ns (7.526ns logic, 9.098ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.605ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y22.F4      net (fanout=13)       0.066   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y22.X       Tilo                  0.660   N179
                                                       graph_unit/rom_data_alien_boss<6>_SW1
    SLICE_X12Y23.F1      net (fanout=1)        0.103   N179
    SLICE_X12Y23.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.F1       net (fanout=1)        0.736   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X5Y3.F4        net (fanout=3)        0.055   hit
    SLICE_X5Y3.X         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=4)        1.031   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.605ns (8.138ns logic, 8.467ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.586ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.034 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_2_1
                                                       vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.F2      net (fanout=10)       1.647   vga_sync_unit/v_count_reg_2_1
    SLICE_X13Y30.X       Tilo                  0.612   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y22.G2      net (fanout=4)        0.549   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y22.Y       Tilo                  0.660   N179
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y20.F2      net (fanout=13)       0.834   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y20.X       Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000071
    SLICE_X2Y20.F2       net (fanout=1)        0.712   graph_unit/Mrom_rom_data_alien_boss_rom00007
    SLICE_X2Y20.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.G1       net (fanout=1)        0.359   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y22.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y22.G1      net (fanout=2)        0.961   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y22.Y       Tilo                  0.612   N196
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y4.G4       net (fanout=13)       1.817   graph_unit/rd_alien_boss_on
    SLICE_X12Y4.Y        Tilo                  0.660   graph_unit/alien_boss_lives_reg<0>
                                                       graph_unit/alien_boss_alive_next_and00001
    SLICE_X5Y3.G2        net (fanout=7)        1.143   graph_unit/alien_boss_alive_next_and0000
    SLICE_X5Y3.Y         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       graph_unit/hit1
    SLICE_X5Y3.F4        net (fanout=3)        0.055   hit
    SLICE_X5Y3.X         Tilo                  0.612   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CE        net (fanout=4)        1.031   counter_unit/dig1_reg_not0002
    SLICE_X2Y0.CLK       Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.586ns (7.478ns logic, 9.108ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X11Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X11Y42.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X11Y42.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X13Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.014 - 0.015)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.XQ      Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X13Y41.BX      net (fanout=1)        0.329   keyboard_unit/ps2_code_next<3>
    SLICE_X13Y41.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X11Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X11Y42.BY      net (fanout=1)        0.330   keyboard_unit/ps2_code_next<4>
    SLICE_X11Y42.CLK     Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X5Y40.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0001
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X5Y40.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0001
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<3>/SR
  Logical resource: graph_unit/shoot_counter_reg_3/SR
  Location pin: SLICE_X24Y20.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0001
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.720|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 419074 paths, 0 nets, and 5420 connections

Design statistics:
   Minimum period:  16.720ns{1}   (Maximum frequency:  59.809MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 17:00:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



