#ifndef NF_SUME_H   /* prevent circular inclusions */
#define NF_SUME_H   /* by using protection macros */



/******************************************************************/


/* Definitions for peripheral NF_SUME_10G_SUBSYS_XGE_ETH0 */
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH0_BASEADDR 0x44A00000
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH0_HIGHADDR 0x44A0FFFF


/* Definitions for peripheral NF_SUME_10G_SUBSYS_XGE_ETH1 */
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH1_BASEADDR 0x44A10000
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH1_HIGHADDR 0x44A1FFFF


/* Definitions for peripheral NF_SUME_10G_SUBSYS_XGE_ETH2 */
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH2_BASEADDR 0x44A20000
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH2_HIGHADDR 0x44A2FFFF


/* Definitions for peripheral NF_SUME_10G_SUBSYS_XGE_ETH3 */
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH3_BASEADDR 0x44A30000
#define XPAR_NF_SUME_10G_SUBSYS_XGE_ETH3_HIGHADDR 0x44A3FFFF


/* Definitions for peripheral FB_CORE_0 */
//#define XPAR_FB_CORE_0_BASEADDR 0x80000000
//#define XPAR_FB_CORE_0_HIGHADDR 0x80FFFFFF


/* Definitions for peripheral OPENSTATEX4_OUTPUT_QUEUES_0 */
//#define XPAR_OPENSTATEX4_OUTPUT_QUEUES_0_BASEADDR 0xC0000000
//#define XPAR_OPENSTATEX4_OUTPUT_QUEUES_0_HIGHADDR 0xFFFFFFFF


/******************************************************************/


#endif  /* end of protection macro */

