Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Mon Dec 22 23:33:32 2025
| Host              : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  250         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (109)
6. checking no_output_delay (105)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (109)
--------------------------------
 There are 109 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (105)
---------------------------------
 There are 105 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.432        0.000                      0                24426        0.062        0.000                      0                24426        2.225        0.000                       0                 12246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.432        0.000                      0                24426        0.062        0.000                      0                24426        2.225        0.000                       0                 12246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.337ns (7.384%)  route 4.227ns (92.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.158 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__3/Q
                         net (fo=118, routed)         4.160     4.318    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_18_4_reg_2470_reg[30]
    SLICE_X50Y120        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     4.539 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_14_4_reg_2802[32]_i_1/O
                         net (fo=1, routed)           0.067     4.606    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_927
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y120        FDRE                                         r  bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X50Y120        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_14_4_reg_2802_reg[32]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.200ns (4.389%)  route 4.357ns (95.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.287     4.446    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X47Y128        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.083     4.529 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_17_4_reg_2553[58]_i_1/O
                         net (fo=1, routed)           0.070     4.599    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1093
    SLICE_X47Y128        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y128        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X47Y128        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[58]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.333ns (7.325%)  route 4.213ns (92.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/Q
                         net (fo=118, routed)         4.117     4.272    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_19_4_reg_2387_reg[46]
    SLICE_X43Y129        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.492 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_21_4_reg_2221[60]_i_1/O
                         net (fo=1, routed)           0.096     4.588    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1347
    SLICE_X43Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X43Y129        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_21_4_reg_2221_reg[60]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.251ns (5.546%)  route 4.275ns (94.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X48Y59         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.158 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__9/Q
                         net (fo=118, routed)         4.180     4.338    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_6_4_reg_3466_reg[40]
    SLICE_X54Y125        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     4.473 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_5_4_reg_3549[29]_i_1/O
                         net (fo=1, routed)           0.095     4.568    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_354
    SLICE_X54Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y125        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_5_4_reg_3549_reg[29]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.333ns (7.363%)  route 4.190ns (92.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__1/Q
                         net (fo=118, routed)         4.094     4.249    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_19_4_reg_2387_reg[46]
    SLICE_X54Y59         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     4.469 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_23_4_reg_2055[11]_i_1/O
                         net (fo=1, routed)           0.096     4.565    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1524
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y59         FDRE                                         r  bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_23_4_reg_2055_reg[11]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.300ns (6.635%)  route 4.221ns (93.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/Q
                         net (fo=124, routed)         4.126     4.282    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051_reg[17]
    SLICE_X29Y92         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     4.468 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051[48]_i_1/O
                         net (fo=1, routed)           0.095     4.563    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_719
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X29Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X29Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_11_4_reg_3051_reg[48]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.343ns (7.618%)  route 4.160ns (92.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.087     4.246    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X37Y125        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     4.472 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300[62]_i_1/O
                         net (fo=1, routed)           0.073     4.545    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_513
    SLICE_X37Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X37Y125        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X37Y125        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     5.039    bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[62]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.266ns (5.924%)  route 4.224ns (94.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 5.030 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__5/Q
                         net (fo=124, routed)         4.129     4.288    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_9_4_reg_3217_reg[40]
    SLICE_X54Y100        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     4.437 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_17_4_reg_2553[8]_i_1/O
                         net (fo=1, routed)           0.095     4.532    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_1143
    SLICE_X54Y100        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     5.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X54Y100        FDRE                                         r  bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]/C
                         clock pessimism              0.000     5.030    
                         clock uncertainty           -0.035     4.995    
    SLICE_X54Y100        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     5.038    bd_0_i/hls_inst/U0/state_17_4_reg_2553_reg[8]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.198ns (4.419%)  route 4.283ns (95.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X50Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.159 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[4]_rep__5/Q
                         net (fo=118, routed)         4.214     4.373    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300_reg[14]
    SLICE_X47Y118        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     4.454 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_8_4_reg_3300[32]_i_1/O
                         net (fo=1, routed)           0.069     4.523    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_543
    SLICE_X47Y118        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y118        FDRE                                         r  bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X47Y118        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_8_4_reg_3300_reg[32]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.301ns (6.738%)  route 4.166ns (93.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 5.029 - 5.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y58         FDRE                                         r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/U0/last_lane_idx_reg_7447_reg[3]_rep__0/Q
                         net (fo=124, routed)         4.097     4.253    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_11_4_reg_3051_reg[17]
    SLICE_X30Y131        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     4.440 r  bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63/state_13_4_reg_2885[54]_i_1/O
                         net (fo=1, routed)           0.069     4.509    bd_0_i/hls_inst/U0/sparsemux_51_5_64_1_1_U63_n_841
    SLICE_X30Y131        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     5.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y131        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]/C
                         clock pessimism              0.000     5.029    
                         clock uncertainty           -0.035     4.994    
    SLICE_X30Y131        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     5.038    bd_0_i/hls_inst/U0/state_13_4_reg_2885_reg[54]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_14_0_fu_346_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_14_0_load_reg_6895_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.112ns (62.921%)  route 0.066ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y95         FDRE                                         r  bd_0_i/hls_inst/U0/state_14_0_fu_346_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_14_0_fu_346_reg[9]/Q
                         net (fo=2, routed)           0.066     0.207    bd_0_i/hls_inst/U0/state_14_0_fu_346[9]
    SLICE_X55Y94         FDRE                                         r  bd_0_i/hls_inst/U0/state_14_0_load_reg_6895_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y94         FDRE                                         r  bd_0_i/hls_inst/U0/state_14_0_load_reg_6895_reg[9]/C
                         clock pessimism              0.000     0.042    
    SLICE_X55Y94         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_14_0_load_reg_6895_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.112ns (61.775%)  route 0.069ns (38.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X52Y124        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[30]/Q
                         net (fo=2, routed)           0.069     0.210    bd_0_i/hls_inst/U0/state_13_0_fu_342[30]
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X52Y123        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[30]/C
                         clock pessimism              0.000     0.042    
    SLICE_X52Y123        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_2_0_fu_298_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_2_0_load_reg_6523_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.112ns (59.164%)  route 0.077ns (40.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.030     0.030    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y61         FDRE                                         r  bd_0_i/hls_inst/U0/state_2_0_fu_298_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     0.142 r  bd_0_i/hls_inst/U0/state_2_0_fu_298_reg[20]/Q
                         net (fo=2, routed)           0.077     0.219    bd_0_i/hls_inst/U0/state_2_0_fu_298[20]
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/U0/state_2_0_load_reg_6523_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y60         FDRE                                         r  bd_0_i/hls_inst/U0/state_2_0_load_reg_6523_reg[20]/C
                         clock pessimism              0.000     0.043    
    SLICE_X38Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/U0/state_2_0_load_reg_6523_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_15_0_fu_350_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_15_0_load_reg_6926_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.112ns (55.638%)  route 0.089ns (44.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y96         FDRE                                         r  bd_0_i/hls_inst/U0/state_15_0_fu_350_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_15_0_fu_350_reg[7]/Q
                         net (fo=2, routed)           0.089     0.230    bd_0_i/hls_inst/U0/state_15_0_fu_350[7]
    SLICE_X56Y96         FDRE                                         r  bd_0_i/hls_inst/U0/state_15_0_load_reg_6926_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X56Y96         FDRE                                         r  bd_0_i/hls_inst/U0/state_15_0_load_reg_6926_reg[7]/C
                         clock pessimism              0.000     0.042    
    SLICE_X56Y96         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_15_0_load_reg_6926_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_5_0_fu_310_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_5_0_load_1_reg_7318_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.112ns (55.427%)  route 0.090ns (44.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X56Y89         FDRE                                         r  bd_0_i/hls_inst/U0/state_5_0_fu_310_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_5_0_fu_310_reg[10]/Q
                         net (fo=2, routed)           0.090     0.231    bd_0_i/hls_inst/U0/state_5_0_fu_310[10]
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/U0/state_5_0_load_1_reg_7318_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y89         FDRE                                         r  bd_0_i/hls_inst/U0/state_5_0_load_1_reg_7318_reg[10]/C
                         clock pessimism              0.000     0.042    
    SLICE_X55Y89         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_5_0_load_1_reg_7318_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_10_0_load_1_reg_7343_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.112ns (55.337%)  route 0.090ns (44.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X44Y128        FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[57]/Q
                         net (fo=2, routed)           0.090     0.231    bd_0_i/hls_inst/U0/state_10_0_fu_330[57]
    SLICE_X44Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_load_1_reg_7343_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X44Y129        FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_load_1_reg_7343_reg[57]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_10_0_load_1_reg_7343_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_0_fu_290_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_0_load_1_reg_7293_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.154%)  route 0.091ns (44.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y81         FDRE                                         r  bd_0_i/hls_inst/U0/state_0_fu_290_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_0_fu_290_reg[23]/Q
                         net (fo=2, routed)           0.091     0.232    bd_0_i/hls_inst/U0/state_0_fu_290[23]
    SLICE_X27Y80         FDRE                                         r  bd_0_i/hls_inst/U0/state_0_load_1_reg_7293_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y80         FDRE                                         r  bd_0_i/hls_inst/U0/state_0_load_1_reg_7293_reg[23]/C
                         clock pessimism              0.000     0.042    
    SLICE_X27Y80         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_0_load_1_reg_7293_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_24_0_fu_386_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_24_0_load_1_reg_7413_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.154%)  route 0.091ns (44.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X48Y120        FDRE                                         r  bd_0_i/hls_inst/U0/state_24_0_fu_386_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_24_0_fu_386_reg[31]/Q
                         net (fo=2, routed)           0.091     0.232    bd_0_i/hls_inst/U0/state_24_0_fu_386[31]
    SLICE_X48Y121        FDRE                                         r  bd_0_i/hls_inst/U0/state_24_0_load_1_reg_7413_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X48Y121        FDRE                                         r  bd_0_i/hls_inst/U0/state_24_0_load_1_reg_7413_reg[31]/C
                         clock pessimism              0.000     0.042    
    SLICE_X48Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_24_0_load_1_reg_7413_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_10_0_load_reg_6771_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.106%)  route 0.091ns (44.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y91         FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_10_0_fu_330_reg[25]/Q
                         net (fo=2, routed)           0.091     0.232    bd_0_i/hls_inst/U0/state_10_0_fu_330[25]
    SLICE_X27Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_load_reg_6771_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y92         FDRE                                         r  bd_0_i/hls_inst/U0/state_10_0_load_reg_6771_reg[25]/C
                         clock pessimism              0.000     0.042    
    SLICE_X27Y92         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_10_0_load_reg_6771_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.106%)  route 0.091ns (44.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y104        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/U0/state_13_0_fu_342_reg[27]/Q
                         net (fo=2, routed)           0.091     0.232    bd_0_i/hls_inst/U0/state_13_0_fu_342[27]
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.042     0.042    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[27]/C
                         clock pessimism              0.000     0.042    
    SLICE_X26Y105        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/U0/state_13_0_load_1_reg_7358_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         5.000       4.450      SLICE_X40Y107  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X40Y142  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__0/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__1/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__10/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X51Y132  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__11/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X51Y132  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__2/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__3/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X40Y107  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X40Y107  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X40Y142  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X40Y142  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__0/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X40Y107  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.275         2.500       2.225      SLICE_X40Y107  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X40Y142  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X40Y142  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X48Y134  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X49Y133  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]_rep__0/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X40Y53         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[13]/Q
                         net (fo=0)                   0.000     0.161    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X45Y139        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[0]
                                                                      r  output_stream_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X41Y142        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[13]
                                                                      r  output_stream_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X34Y146        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[17]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[17]
                                                                      r  output_stream_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X35Y148        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[19]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[19]
                                                                      r  output_stream_tdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X28Y139        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[23]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[23]
                                                                      r  output_stream_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X25Y136        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y136        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[24]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[24]
                                                                      r  output_stream_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X25Y135        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[26]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[26]
                                                                      r  output_stream_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X31Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[29]
                                                                      r  output_stream_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.043     0.043    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X40Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y144        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[32]/Q
                         net (fo=0)                   0.000     0.159    output_stream_tdata[32]
                                                                      r  output_stream_tdata[32] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X25Y135        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[27]/Q
                         net (fo=0)                   0.000     0.096    output_stream_tdata[27]
                                                                      r  output_stream_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X35Y145        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[61]/Q
                         net (fo=0)                   0.000     0.096    output_stream_tdata[61]
                                                                      r  output_stream_tdata[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tdata[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X35Y146        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y146        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[63]/Q
                         net (fo=0)                   0.000     0.096    output_stream_tdata[63]
                                                                      r  output_stream_tdata[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_output_stream_V_keep_V_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_stream_tkeep[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_keep_V_U/ap_clk
    SLICE_X40Y148        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_keep_V_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y148        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_keep_V_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.096    output_stream_tkeep[0]
                                                                      r  output_stream_tkeep[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X43Y48         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.000     0.096    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X41Y52         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[1]/Q
                         net (fo=0)                   0.000     0.096    s_axi_control_rdata[1]
                                                                      r  s_axi_control_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X41Y55         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[2]/Q
                         net (fo=0)                   0.000     0.096    s_axi_control_rdata[2]
                                                                      r  s_axi_control_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            s_axi_control_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X41Y55         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/U0/control_s_axi_U/rdata_data_reg[7]/Q
                         net (fo=0)                   0.000     0.096    s_axi_control_rdata[7]
                                                                      r  s_axi_control_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_stream_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X38Y53         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.097    input_stream_tready
                                                                      r  input_stream_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.014     0.014    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/U0/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.000     0.097    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           528 Endpoints
Min Delay           528 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.138ns (5.845%)  route 2.223ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          2.223     2.361    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[16]/C

Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.138ns (5.845%)  route 2.223ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          2.223     2.361    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[38]/C

Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.138ns (5.845%)  route 2.223ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          2.223     2.361    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[59]/C

Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.361ns  (logic 0.138ns (5.845%)  route 2.223ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          2.223     2.361    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X46Y78         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[62]/C

Slack:                    inf
  Source:                 output_stream_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.226ns (10.306%)  route 1.967ns (89.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_stream_tready (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/output_stream_TREADY
    SLICE_X40Y144        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     0.226 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1[63]_i_1__0/O
                         net (fo=64, routed)          1.967     2.193    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/load_p1
    SLICE_X31Y142        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.031     0.031    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X31Y142        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[46]/C

Slack:                    inf
  Source:                 output_stream_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.226ns (10.306%)  route 1.967ns (89.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_stream_tready (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/output_stream_TREADY
    SLICE_X40Y144        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     0.226 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1[63]_i_1__0/O
                         net (fo=64, routed)          1.967     2.193    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/load_p1
    SLICE_X31Y142        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.031     0.031    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X31Y142        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[47]/C

Slack:                    inf
  Source:                 output_stream_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.226ns (10.606%)  route 1.905ns (89.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_stream_tready (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/output_stream_TREADY
    SLICE_X40Y144        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     0.226 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1[63]_i_1__0/O
                         net (fo=64, routed)          1.905     2.131    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/load_p1
    SLICE_X31Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.031     0.031    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X31Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[28]/C

Slack:                    inf
  Source:                 output_stream_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.226ns (10.606%)  route 1.905ns (89.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_stream_tready (IN)
                         net (fo=20, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/output_stream_TREADY
    SLICE_X40Y144        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     0.226 r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1[63]_i_1__0/O
                         net (fo=64, routed)          1.905     2.131    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/load_p1
    SLICE_X31Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.031     0.031    bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/ap_clk
    SLICE_X31Y144        FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_output_stream_V_data_V_U/data_p1_reg[29]/C

Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.138ns (6.792%)  route 1.894ns (93.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          1.894     2.032    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_stream_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.032ns  (logic 0.138ns (6.792%)  route 1.894ns (93.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tvalid (IN)
                         net (fo=16, unset)           0.000     0.000    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TVALID
    SLICE_X39Y54         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     0.138 r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2[63]_i_1/O
                         net (fo=64, routed)          1.894     2.032    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/load_p2
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.029     0.029    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X48Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=6, unset)            0.008     0.008    bd_0_i/hls_inst/U0/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.021     0.021    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
    SLICE_X41Y51         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 input_stream_tdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[10] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[10]
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.019     0.019    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[10]/C

Slack:                    inf
  Source:                 input_stream_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[11] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[11]
    SLICE_X50Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.020     0.020    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X50Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_stream_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[12] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[12]
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.020     0.020    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_stream_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[14] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[14]
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.020     0.020    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X50Y61         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_stream_tdata[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[17] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[17]
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.021     0.021    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X35Y55         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[17]/C

Slack:                    inf
  Source:                 input_stream_tdata[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[18] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[18]
    SLICE_X34Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.021     0.021    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X34Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[18]/C

Slack:                    inf
  Source:                 input_stream_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[1] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[1]
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.019     0.019    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_stream_tdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[20] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[20]
    SLICE_X27Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.020     0.020    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X27Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[20]/C

Slack:                    inf
  Source:                 input_stream_tdata[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_stream_tdata[27] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/input_stream_TDATA[27]
    SLICE_X27Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12245, unset)        0.020     0.020    bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/ap_clk
    SLICE_X27Y60         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_input_stream_V_data_V_U/data_p2_reg[27]/C





