// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module ram_16x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:4881:11, :5852:11, :9994:11
                reset,	// <stdin>:4882:11, :5853:11, :9995:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:4881:11, :5852:11, :9994:11
    if (reset) begin	// <stdin>:4881:11, :5852:11, :9994:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:4881:11, :5852:11, :9994:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x128(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [127:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [127:0] W0_data
);

  reg [127:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [127:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 128'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadStreamTask(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:4932:11, :5232:11, :5603:11
                reset,	// <stdin>:4933:11, :5233:11, :5604:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_length,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_length	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [127:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:4932:11, :5232:11, :5603:11
    if (reset) begin	// <stdin>:4932:11, :5232:11, :5603:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:4932:11, :5232:11, :5603:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x128 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_length, io_enq_bits_address})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_address = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_length = _ram_ext_R0_data[127:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x39(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [38:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[38:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 39'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:4983:11, :5283:11, :5654:11, :6417:11, :6702:11, :6987:11, :10096:11, :79914:11
                reset,	// <stdin>:4984:11, :5284:11, :5655:11, :6418:11, :6703:11, :6988:11, :10097:11, :79915:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [38:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:4983:11, :5283:11, :5654:11, :6417:11, :6702:11, :6987:11, :10096:11, :79914:11
    if (reset) begin	// <stdin>:4983:11, :5283:11, :5654:11, :6417:11, :6702:11, :6987:11, :10096:11, :79914:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:4983:11, :5283:11, :5654:11, :6417:11, :6702:11, :6987:11, :10096:11, :79914:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x39 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[33:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[36:34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[38:37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module ReadStream(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
  input          clock,	// <stdin>:5034:11, :5705:11
                 reset,	// <stdin>:5035:11, :5706:11
                 m_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output         m_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output [29:0]  m_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output [3:0]   m_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output [2:0]   m_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output [1:0]   m_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output         m_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  input          m_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  input  [255:0] m_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:134:17
  output         sourceTask_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:136:22
  input          sourceTask_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:136:22
  input  [63:0]  sourceTask_bits_address,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:136:22
                 sourceTask_bits_length,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:136:22
  input          sinkData_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:137:20
  output         sinkData_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:137:20
  output [255:0] sinkData_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:137:20
);

  wire        _addressPhase_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        sourceTask_ready_0 =
    _filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready & sourceTask_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  reg         addressPhase_rGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
  reg  [63:0] addressPhase_rRemaining;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
  reg  [63:0] addressPhase_rAddress;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29
  wire        _addressPhase_T =
    _addressPhase_sinkBuffered__sinkBuffer_io_enq_ready
    & _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _addressPhase_T_1 = addressPhase_rRemaining < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :58:29
  wire        _addressPhase_T_2 =
    _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29, :78:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  always @(posedge clock) begin	// <stdin>:5034:11, :5705:11
    if (reset) begin	// <stdin>:5034:11, :5705:11
      addressPhase_rGenerating <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, src/main/scala/chext/elastic/Arrival.scala:38:18
      addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
      addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29
    end
    else if (_addressPhase_T) begin	// src/main/scala/chext/elastic/Arrival.scala:68:28
      if (addressPhase_rGenerating) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
        addressPhase_rGenerating <= ~_addressPhase_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :58:{29,50}, :59:27, :68:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
        if (_addressPhase_T_1) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29
          addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
          addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29
        end
        else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29
          addressPhase_rRemaining <= addressPhase_rRemaining - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :69:40
          addressPhase_rAddress <= addressPhase_rAddress + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29, :70:36
        end
      end
      else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
        addressPhase_rGenerating <= ~_addressPhase_T_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :78:{28,49}, :79:27, :88:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
        addressPhase_rRemaining <=
          _addressPhase_T_2
            ? 64'h0
            : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :78:{28,49}, :80:26, :89:{26,39}, src/main/scala/chext/elastic/Buffer.scala:189:30
        addressPhase_rAddress <=
          _addressPhase_T_2
            ? 64'h0
            : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29, :70:36, :78:{28,49}, :81:24, :90:{24,38}, src/main/scala/chext/elastic/Buffer.scala:189:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
      automatic logic [31:0] _RANDOM[0:4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
        addressPhase_rGenerating = _RANDOM[3'h0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :127:7
        addressPhase_rRemaining = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :46:31, :127:7
        addressPhase_rAddress = {_RANDOM[3'h2][31:1], _RANDOM[3'h3], _RANDOM[3'h4][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29, :127:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadStreamTask filtering_arrival_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid        (sourceTask_ready_0 & (|sourceTask_bits_length)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:30:{26,33}, src/main/scala/chext/elastic/Arrival.scala:39:25, :68:{28,45}
    .io_enq_bits_address (sourceTask_bits_address),
    .io_enq_bits_length  (sourceTask_bits_length),
    .io_deq_ready
      (_addressPhase_T
       & (addressPhase_rGenerating ? _addressPhase_T_1 : _addressPhase_T_2)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :57:29, :58:{29,50}, :78:{28,49}, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
    .io_deq_valid        (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_address
      (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address),
    .io_deq_bits_length  (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length)
  );
  Queue2_ReadAddressChannel addressPhase_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_addressPhase_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (_addressPhase_T),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits_addr
      (addressPhase_rGenerating
         ? addressPhase_rAddress[29:0]
         : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address[29:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :47:29, :57:29, :58:50, :63:24, :78:49, :83:24, src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_len
      (addressPhase_rGenerating
         ? (_addressPhase_T_1 ? addressPhase_rRemaining[3:0] - 4'h1 : 4'hF)
         : _addressPhase_T_2
             ? _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length[3:0] - 4'h1
             : 4'hF),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :46:31, :57:29, :58:{29,50}, :64:{23,37}, :73:23, :78:{28,49}, :84:{23,36}, :93:23, src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_size  (3'h5),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
    .io_enq_bits_burst (2'h1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:54:21
    .io_deq_ready      (m_axi_ar_ready),
    .io_deq_valid      (m_axi_ar_valid),
    .io_deq_bits_addr  (m_axi_ar_bits_addr),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_size  (m_axi_ar_bits_size),
    .io_deq_bits_burst (m_axi_ar_bits_burst)
  );
  assign m_axi_r_ready = sinkData_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
  assign sourceTask_ready = sourceTask_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7, src/main/scala/chext/elastic/Arrival.scala:68:28
  assign sinkData_valid = m_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
  assign sinkData_bits = m_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:127:7
endmodule

// VCS coverage exclude_file
module ram_8x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:5181:11
                reset,	// <stdin>:5182:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:5181:11
    if (reset) begin	// <stdin>:5181:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:5181:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x257(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [256:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [256:0] W0_data
);

  reg [256:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[256:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 257'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_DataLast(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:5334:11, :69065:11
                 reset,	// <stdin>:5335:11, :69066:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [256:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:5334:11, :69065:11
    if (reset) begin	// <stdin>:5334:11, :69065:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:5334:11, :69065:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x257 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module ReadStreamWithLast(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
  input          clock,	// <stdin>:5385:11
                 reset,	// <stdin>:5386:11
                 m_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output         m_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output [29:0]  m_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output [3:0]   m_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output [2:0]   m_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output [1:0]   m_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output         m_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  input          m_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  input  [255:0] m_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:168:17
  output         sourceTask_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:170:22
  input          sourceTask_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:170:22
  input  [63:0]  sourceTask_bits_address,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:170:22
                 sourceTask_bits_length,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:170:22
  input          sinkData_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:171:20
  output         sinkData_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:171:20
  output [255:0] sinkData_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:171:20
  output         sinkData_bits_last	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:171:20
);

  wire        _fork0_eagerFork_result_valid_T_2;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire        _dataPhase_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _addressPhase_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _qLength_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31
  wire        _qLength_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31
  wire [63:0] _qLength_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31
  wire        sourceTask_ready_0 =
    _filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready & sourceTask_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  reg         addressPhase_rGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
  reg  [63:0] addressPhase_rRemaining;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
  reg  [63:0] addressPhase_rAddress;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29
  wire        _addressPhase_T =
    _addressPhase_sinkBuffered__sinkBuffer_io_enq_ready
    & _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid
    & _fork0_eagerFork_result_valid_T_2;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:79:41
  wire        _addressPhase_T_1 = addressPhase_rRemaining < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :58:29
  wire        _addressPhase_T_2 =
    _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29, :78:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  reg         fork0_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         fork0_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _fork0_eagerFork_result_valid_T_2 = ~fork0_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        fork0_eagerFork_rvTask0_ready_qual1_0 =
    _qLength_io_enq_ready | fork0_eagerFork_regs_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        fork0_eagerFork_rvTask0_ready_qual1_1 =
    _addressPhase_T & (addressPhase_rGenerating ? _addressPhase_T_1 : _addressPhase_T_2)
    | fork0_eagerFork_regs_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :57:29, :58:{29,50}, :78:{28,49}, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire        rvTask0_ready =
    fork0_eagerFork_rvTask0_ready_qual1_0 & fork0_eagerFork_rvTask0_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg  [63:0] dataPhase_rReceived;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:192:28
  wire        _dataPhase_T =
    _dataPhase_sinkBuffered__sinkBuffer_io_enq_ready & m_axi_r_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _dataPhase_T_3 = dataPhase_rReceived == _qLength_io_deq_bits - 64'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31, :192:28, :199:{26,51}
  wire        _GEN = _dataPhase_T & _qLength_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31, :198:36, :199:59, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
  wire        m_axi_r_ready_0 = _dataPhase_T & _qLength_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31, :198:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  always @(posedge clock) begin	// <stdin>:5385:11
    if (reset) begin	// <stdin>:5385:11
      addressPhase_rGenerating <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, src/main/scala/chext/elastic/Arrival.scala:38:18
      addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
      addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29
      fork0_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Arrival.scala:38:18, src/main/scala/chext/elastic/Fork.scala:75:25
      fork0_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Arrival.scala:38:18, src/main/scala/chext/elastic/Fork.scala:75:25
      dataPhase_rReceived <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :192:28
    end
    else begin	// <stdin>:5385:11
      if (_addressPhase_T) begin	// src/main/scala/chext/elastic/Arrival.scala:68:28
        if (addressPhase_rGenerating) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
          addressPhase_rGenerating <= ~_addressPhase_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :58:{29,50}, :59:27, :68:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
          if (_addressPhase_T_1) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29
            addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31
            addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29
          end
          else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:58:29
            addressPhase_rRemaining <= addressPhase_rRemaining - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :69:40
            addressPhase_rAddress <= addressPhase_rAddress + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29, :70:36
          end
        end
        else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32
          addressPhase_rGenerating <= ~_addressPhase_T_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :78:{28,49}, :79:27, :88:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
          addressPhase_rRemaining <=
            _addressPhase_T_2
              ? 64'h0
              : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :78:{28,49}, :80:26, :89:{26,39}, src/main/scala/chext/elastic/Buffer.scala:189:30
          addressPhase_rAddress <=
            _addressPhase_T_2
              ? 64'h0
              : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29, :70:36, :78:{28,49}, :81:24, :90:{24,38}, src/main/scala/chext/elastic/Buffer.scala:189:30
        end
      end
      fork0_eagerFork_regs_0 <=
        fork0_eagerFork_rvTask0_ready_qual1_0
        & _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid & ~rvTask0_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      fork0_eagerFork_regs_1 <=
        fork0_eagerFork_rvTask0_ready_qual1_1
        & _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid & ~rvTask0_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (_GEN) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:198:36, :199:59, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
        if (_dataPhase_T_3)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:199:26
          dataPhase_rReceived <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :192:28
        else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:199:26
          dataPhase_rReceived <= dataPhase_rReceived + 64'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:64:37, :192:28, :206:36
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
      automatic logic [31:0] _RANDOM[0:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
        addressPhase_rGenerating = _RANDOM[3'h0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :161:7
        addressPhase_rRemaining = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :46:31, :161:7
        addressPhase_rAddress = {_RANDOM[3'h2][31:1], _RANDOM[3'h3], _RANDOM[3'h4][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:46:31, :47:29, :161:7
        fork0_eagerFork_regs_0 = _RANDOM[3'h4][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29, :161:7, src/main/scala/chext/elastic/Fork.scala:75:25
        fork0_eagerFork_regs_1 = _RANDOM[3'h4][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29, :161:7, src/main/scala/chext/elastic/Fork.scala:75:25
        dataPhase_rReceived = {_RANDOM[3'h4][31:3], _RANDOM[3'h5], _RANDOM[3'h6][2:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:47:29, :161:7, :192:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue8_UInt64 qLength (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:174:31
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_qLength_io_enq_ready),
    .io_enq_valid
      (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid
       & ~fork0_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_deq_ready (_GEN & _dataPhase_T_3),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:198:36, :199:{26,59}, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid (_qLength_io_deq_valid),
    .io_deq_bits  (_qLength_io_deq_bits)
  );
  Queue2_ReadStreamTask filtering_arrival_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_filtering_arrival_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid        (sourceTask_ready_0 & (|sourceTask_bits_length)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:30:{26,33}, src/main/scala/chext/elastic/Arrival.scala:39:25, :68:{28,45}
    .io_enq_bits_address (sourceTask_bits_address),
    .io_enq_bits_length  (sourceTask_bits_length),
    .io_deq_ready        (rvTask0_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid        (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_address
      (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address),
    .io_deq_bits_length  (_filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length)
  );
  Queue2_ReadAddressChannel addressPhase_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_addressPhase_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (_addressPhase_T),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits_addr
      (addressPhase_rGenerating
         ? addressPhase_rAddress[29:0]
         : _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_address[29:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :47:29, :57:29, :58:50, :63:24, :78:49, :83:24, src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_len
      (addressPhase_rGenerating
         ? (_addressPhase_T_1 ? addressPhase_rRemaining[3:0] - 4'h1 : 4'hF)
         : _addressPhase_T_2
             ? _filtering_arrival_sinkBuffered__sinkBuffer_io_deq_bits_length[3:0] - 4'h1
             : 4'hF),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:45:32, :46:31, :57:29, :58:{29,50}, :64:{23,37}, :73:23, :78:{28,49}, :84:{23,36}, :93:23, src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_size  (3'h5),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7
    .io_enq_bits_burst (2'h1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:54:21
    .io_deq_ready      (m_axi_ar_ready),
    .io_deq_valid      (m_axi_ar_valid),
    .io_deq_bits_addr  (m_axi_ar_bits_addr),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_size  (m_axi_ar_bits_size),
    .io_deq_bits_burst (m_axi_ar_bits_burst)
  );
  Queue2_DataLast dataPhase_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_dataPhase_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (m_axi_r_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:198:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_enq_bits_data (m_axi_r_bits_data),
    .io_enq_bits_last (_dataPhase_T_3),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:199:26
    .io_deq_ready     (sinkData_ready),
    .io_deq_valid     (sinkData_valid),
    .io_deq_bits_data (sinkData_bits_data),
    .io_deq_bits_last (sinkData_bits_last)
  );
  assign m_axi_r_ready = m_axi_r_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7, :198:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
  assign sourceTask_ready = sourceTask_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/ReadStream.scala:161:7, src/main/scala/chext/elastic/Arrival.scala:68:28
endmodule

// VCS coverage exclude_file
module ram_16x4(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [3:0] R0_data,
  input  [3:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 4'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_UInt4(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:5903:11
               reset,	// <stdin>:5904:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:5903:11
    if (reset) begin	// <stdin>:5903:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:5903:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x4 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue2_WriteStreamTask(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:5954:11
                reset,	// <stdin>:5955:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_length,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_length	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [127:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:5954:11
    if (reset) begin	// <stdin>:5954:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:5954:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x128 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_length, io_enq_bits_address})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_address = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_length = _ram_ext_R0_data[127:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:6005:11
                reset,	// <stdin>:6006:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [38:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:6005:11
    if (reset) begin	// <stdin>:6005:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:6005:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x39 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({5'hD, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[33:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[36:34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[38:37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x289(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [288:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [288:0] W0_data
);

  reg [288:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [319:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h140; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[288:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 289'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:6056:11, :78701:11
                 reset,	// <stdin>:6057:11, :78702:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [288:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:6056:11, :78701:11
    if (reset) begin	// <stdin>:6056:11, :78701:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:6056:11, :78701:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x289 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = _ram_ext_R0_data[287:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[288];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_UInt0(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:6107:11, :76713:11, :77065:11
         reset,	// <stdin>:6108:11, :76714:11, :77066:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// <stdin>:6107:11, :76713:11, :77065:11
    if (reset) begin	// <stdin>:6107:11, :76713:11, :77065:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:6107:11, :76713:11, :77065:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module WriteStream(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
  input          clock,	// <stdin>:6158:11
                 reset,	// <stdin>:6159:11
                 m_axi_aw_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output         m_axi_aw_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [29:0]  m_axi_aw_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [3:0]   m_axi_aw_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [2:0]   m_axi_aw_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [1:0]   m_axi_aw_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  input          m_axi_w_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output         m_axi_w_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [255:0] m_axi_w_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output [31:0]  m_axi_w_bits_strb,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output         m_axi_w_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
                 m_axi_b_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  input          m_axi_b_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  input  [1:0]   m_axi_b_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:52:17
  output         sourceTask_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:54:22
  input          sourceTask_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:54:22
  input  [63:0]  sourceTask_bits_address,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:54:22
                 sourceTask_bits_length,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:54:22
  input          sinkDone_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:55:20
  output         sinkDone_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:55:20
                 sourceData_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:57:22
  input          sourceData_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:57:22
  input  [255:0] sourceData_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:57:22
);

  wire        _responsePhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _dataPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _addressPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_address;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _qLengthW_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32
  wire        _qLengthW_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32
  wire [3:0]  _qLengthW_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32
  wire        _qLengthB_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32
  wire        _qLengthB_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32
  wire [63:0] _qLengthB_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32
  wire        sourceTask_ready_0 =
    _filtering_arrival0_sinkBuffered__sinkBuffer_io_enq_ready & sourceTask_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  reg         addressPhase_rGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30
  reg  [63:0] addressPhase_rRemaining;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29
  reg  [63:0] addressPhase_rAddress;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:86:27
  wire        _addressPhase_arrival0_T =
    _addressPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready
    & _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _addressPhase_arrival0_T_1 =
    _qLengthB_io_enq_ready & _qLengthW_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32, :63:32, :99:36
  wire        _addressPhase_arrival0_T_2 = addressPhase_rRemaining < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :101:29
  wire        _addressPhase_arrival0_T_3 =
    _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length < 64'h11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:101:29, :121:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _GEN = _addressPhase_arrival0_T & _addressPhase_arrival0_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :99:{36,62}, :100:29, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}
  wire [3:0]  _GEN_0 =
    _addressPhase_arrival0_T_1
      ? (addressPhase_rGenerating
           ? (_addressPhase_arrival0_T_2 ? addressPhase_rRemaining[3:0] - 4'h1 : 4'hF)
           : _addressPhase_arrival0_T_3
               ? _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length[3:0]
                 - 4'h1
               : 4'hF)
      : 4'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :85:29, :93:{13,28}, :99:{36,62}, :100:29, :101:{29,50}, :107:{23,37}, :116:23, :121:{28,49}, :126:{23,36}, :135:23, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0] _addressPhase_arrival0_T_4 =
    _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length + 64'hF;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:143:44, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _GEN_1 = _addressPhase_arrival0_T & _addressPhase_arrival0_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:99:{36,62}, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:67:20
  reg  [3:0]  dataPhase_rReceived;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:157:28
  wire        _dataPhase_arrival0_T =
    _dataPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready & sourceData_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _dataPhase_arrival0_sinkBuffer_io_enq_bits_last_T =
    dataPhase_rReceived == _qLengthW_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32, :157:28, :164:33
  wire        _GEN_2 = _dataPhase_arrival0_T & _qLengthW_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32, :161:37, :167:26, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
  wire        sourceData_ready_0 = _dataPhase_arrival0_T & _qLengthW_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32, :161:37, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  reg  [63:0] responsePhase_rReceived;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:185:28
  wire        _responsePhase_arrival0_T =
    _responsePhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready & m_axi_b_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _responsePhase_arrival0_T_1 =
    responsePhase_rReceived == _qLengthB_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32, :185:28, :192:26
  wire        _GEN_3 = _responsePhase_arrival0_T & _qLengthB_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32, :191:37, :192:52, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
  wire        _GEN_4 = _GEN_3 & _responsePhase_arrival0_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:191:37, :192:{26,52}, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
  always @(posedge clock) begin	// <stdin>:6158:11
    if (reset) begin	// <stdin>:6158:11
      addressPhase_rGenerating <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, src/main/scala/chext/elastic/Arrival.scala:38:18
      addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29
      addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :86:27
      dataPhase_rReceived <= 4'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:93:28, :157:28
      responsePhase_rReceived <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :185:28
    end
    else begin	// <stdin>:6158:11
      if (_GEN) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :99:62, :100:29, src/main/scala/chext/elastic/Arrival.scala:68:45
        if (addressPhase_rGenerating) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30
          addressPhase_rGenerating <= ~_addressPhase_arrival0_T_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :101:{29,50}, :102:27, :111:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
          if (_addressPhase_arrival0_T_2) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:101:29
            addressPhase_rRemaining <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29
            addressPhase_rAddress <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :86:27
          end
          else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:101:29
            addressPhase_rRemaining <= addressPhase_rRemaining - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :112:40
            addressPhase_rAddress <= addressPhase_rAddress + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:86:27, :113:36
          end
        end
        else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30
          addressPhase_rGenerating <= ~_addressPhase_arrival0_T_3;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :121:{28,49}, :122:27, :130:27, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18
          if (~_addressPhase_arrival0_T_3)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:121:28
            addressPhase_rRemaining <=
              _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length - 64'h10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :131:39, src/main/scala/chext/elastic/Buffer.scala:189:30
          addressPhase_rAddress <=
            _addressPhase_arrival0_T_3
              ? 64'h0
              : _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_address
                + 64'h200;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :86:27, :113:36, :121:{28,49}, :123:24, :132:{24,38}, src/main/scala/chext/elastic/Buffer.scala:189:30
        end
      end
      if (_GEN_2) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:161:37, :167:26, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
        if (_dataPhase_arrival0_sinkBuffer_io_enq_bits_last_T)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:164:33
          dataPhase_rReceived <= 4'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:93:28, :157:28
        else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:164:33
          dataPhase_rReceived <= dataPhase_rReceived + 4'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:157:28, :171:36
      end
      if (_GEN_3) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:191:37, :192:52, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
        if (_responsePhase_arrival0_T_1)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:192:26
          responsePhase_rReceived <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:85:29, :185:28
        else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:192:26
          responsePhase_rReceived <= responsePhase_rReceived + 64'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:107:37, :185:28, :198:36
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
      automatic logic [31:0] _RANDOM[0:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
        addressPhase_rGenerating = _RANDOM[3'h0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :84:30
        addressPhase_rRemaining = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :84:30, :85:29
        addressPhase_rAddress = {_RANDOM[3'h2][31:1], _RANDOM[3'h3], _RANDOM[3'h4][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :85:29, :86:27
        dataPhase_rReceived = _RANDOM[3'h4][4:1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :86:27, :157:28
        responsePhase_rReceived =
          {_RANDOM[3'h4][31:5], _RANDOM[3'h5], _RANDOM[3'h6][4:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :86:27, :185:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue16_UInt64 qLengthB (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:60:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_qLengthB_io_enq_ready),
    .io_enq_valid (_GEN & ~addressPhase_rGenerating),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :99:62, :100:29, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18, :68:45, src/main/scala/chisel3/util/Decoupled.scala:58:20, :67:20
    .io_enq_bits  ({4'h0, _addressPhase_arrival0_T_4[63:4] - 60'h1}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:93:28, :143:{44,105}, src/main/scala/chext/util/BitOps.scala:82:10, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready (_GEN_4),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:191:37, :192:52, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid (_qLengthB_io_deq_valid),
    .io_deq_bits  (_qLengthB_io_deq_bits)
  );
  Queue16_UInt4 qLengthW (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:63:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_qLengthW_io_enq_ready),
    .io_enq_valid (_GEN_1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:99:62, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:67:20
    .io_enq_bits  (_GEN_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:93:13, :99:62, :100:29
    .io_deq_ready (_GEN_2 & _dataPhase_arrival0_sinkBuffer_io_enq_bits_last_T),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:161:37, :164:33, :167:26, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid (_qLengthW_io_deq_valid),
    .io_deq_bits  (_qLengthW_io_deq_bits)
  );
  Queue2_WriteStreamTask filtering_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_filtering_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid        (sourceTask_ready_0 & (|sourceTask_bits_length)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:72:{24,31}, src/main/scala/chext/elastic/Arrival.scala:39:25, :68:{28,45}
    .io_enq_bits_address (sourceTask_bits_address),
    .io_enq_bits_length  (sourceTask_bits_length),
    .io_deq_ready
      (_GEN
       & (addressPhase_rGenerating
            ? _addressPhase_arrival0_T_2
            : _addressPhase_arrival0_T_3)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :99:62, :100:29, :101:{29,50}, :121:{28,49}, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_deq_valid        (_filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_address
      (_filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_address),
    .io_deq_bits_length  (_filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_length)
  );
  Queue2_WriteAddressChannel addressPhase_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_addressPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (_GEN_1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:99:62, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:67:20
    .io_enq_bits_addr
      (_addressPhase_arrival0_T_1
         ? (addressPhase_rGenerating
              ? addressPhase_rAddress[29:0]
              : _filtering_arrival0_sinkBuffered__sinkBuffer_io_deq_bits_address[29:0])
         : 30'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:84:30, :86:27, :93:{13,28}, :99:{36,62}, :100:29, :101:50, :106:24, :121:49, :125:24, src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_len   (_GEN_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:93:13, :99:62, :100:29
    .io_deq_ready      (m_axi_aw_ready),
    .io_deq_valid      (m_axi_aw_valid),
    .io_deq_bits_addr  (m_axi_aw_bits_addr),
    .io_deq_bits_len   (m_axi_aw_bits_len),
    .io_deq_bits_size  (m_axi_aw_bits_size),
    .io_deq_bits_burst (m_axi_aw_bits_burst)
  );
  Queue2_WriteDataChannel dataPhase_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_dataPhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (sourceData_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:161:37, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_enq_bits_data (sourceData_bits),
    .io_enq_bits_strb (32'hFFFFFFFF),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:163:51
    .io_enq_bits_last (_dataPhase_arrival0_sinkBuffer_io_enq_bits_last_T),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:164:33
    .io_deq_ready     (m_axi_w_ready),
    .io_deq_valid     (m_axi_w_valid),
    .io_deq_bits_data (m_axi_w_bits_data),
    .io_deq_bits_strb (m_axi_w_bits_strb),
    .io_deq_bits_last (m_axi_w_bits_last)
  );
  Queue2_UInt0 responsePhase_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_responsePhase_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (_GEN_4),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:191:37, :192:52, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_ready (sinkDone_ready),
    .io_deq_valid (sinkDone_valid)
  );
  assign m_axi_b_ready = _responsePhase_arrival0_T & _qLengthB_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :60:32, :191:37, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  assign sourceTask_ready = sourceTask_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, src/main/scala/chext/elastic/Arrival.scala:68:28
  assign sourceData_ready = sourceData_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/WriteStream.scala:45:7, :161:37, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
endmodule

module CounterEx(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
  input        clock,	// <stdin>:6384:11, :6669:11, :6954:11
               reset,	// <stdin>:6385:11, :6670:11, :6955:11
  input  [5:0] io_up,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
               io_down,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
  output [5:0] io_left	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
);

  reg [5:0] rLeft;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30
  always @(posedge clock) begin	// <stdin>:6384:11, :6669:11, :6954:11
    if (reset)	// <stdin>:6384:11, :6669:11, :6954:11
      rLeft <= 6'h20;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30
    else if (io_up > io_down)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:27:14
      rLeft <= rLeft - (io_up - io_down);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30, :28:29, :29:20
    else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:27:14
      rLeft <= rLeft + io_down - io_up;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30, :31:31, :32:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        rLeft = _RANDOM[/*Zero width*/ 1'b0][11:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15, :25:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_left = rLeft;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15, :25:30
endmodule

// VCS coverage exclude_file
module ram_32x259(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [4:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [258:0] R0_data,
  input  [4:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [258:0] W0_data
);

  reg [258:0] Memory[0:31];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[4:0]] = _RANDOM_MEM[258:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 259'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue32_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:6468:11, :6753:11, :7038:11
                 reset,	// <stdin>:6469:11, :6754:11, :7039:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]   io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]   io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [258:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [4:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [4:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:6468:11, :6753:11, :7038:11
    if (reset) begin	// <stdin>:6468:11, :6753:11, :7038:11
      enq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:6468:11, :6753:11, :7038:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][4:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][9:5];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][10];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_32x259 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[257:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[258];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:6519:11, :6804:11, :7089:11, :80016:11
                 reset,	// <stdin>:6520:11, :6805:11, :7090:11, :80017:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]   io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:6519:11, :6804:11, :7089:11, :80016:11
    if (reset) begin	// <stdin>:6519:11, :6804:11, :7089:11, :80016:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:6519:11, :6804:11, :7089:11, :80016:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module ResponseBuffer(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:59:7
  input          clock,	// <stdin>:6570:11, :6855:11, :7140:11
                 reset,	// <stdin>:6571:11, :6856:11, :7141:11
  output         s_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          s_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [29:0]  s_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [3:0]   s_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [2:0]   s_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [1:0]   s_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          s_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  output         s_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  output [255:0] s_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          m_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output         m_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [29:0]  m_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [3:0]   m_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [2:0]   m_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [1:0]   m_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output         m_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input          m_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input  [255:0] m_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input  [1:0]   m_axi_r_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input          m_axi_r_bits_last	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
);

  wire         _read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _read_arrival1_sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _read_arrival1_sourceBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _read_arrival1_sourceBuffer_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _read_arrival1_sourceBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [5:0]   _read_ctrR_io_left;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:66:22
  wire         _read_arrival0_T =
    _read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready & s_axi_ar_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [5:0]   _GEN = {1'h0, {1'h0, s_axi_ar_bits_len} + 5'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :41:27, :74:26
  wire         _read_arrival0_T_1 = _read_ctrR_io_left >= _GEN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :66:22
  wire         s_axi_ar_ready_0 = _read_arrival0_T & _read_arrival0_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  wire         read_arrival1_result_ready =
    _read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready
    & _read_arrival1_sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:123:32, :189:30
  CounterEx read_ctrR (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:66:22
    .clock   (clock),
    .reset   (reset),
    .io_up   (_read_arrival0_T & _read_arrival0_T_1 ? _GEN : 6'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :41:27, :76:31, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}
    .io_down ({5'h0, read_arrival1_result_ready}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:42:31, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}
    .io_left (_read_ctrR_io_left)
  );
  Queue2_ReadAddressChannel read_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (s_axi_ar_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_enq_bits_addr  (s_axi_ar_bits_addr),
    .io_enq_bits_len   (s_axi_ar_bits_len),
    .io_enq_bits_size  (s_axi_ar_bits_size),
    .io_enq_bits_burst (s_axi_ar_bits_burst),
    .io_deq_ready      (m_axi_ar_ready),
    .io_deq_valid      (m_axi_ar_valid),
    .io_deq_bits_addr  (m_axi_ar_bits_addr),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_size  (m_axi_ar_bits_size),
    .io_deq_bits_burst (m_axi_ar_bits_burst)
  );
  Queue32_ReadDataChannel read_arrival1_sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (m_axi_r_ready),
    .io_enq_valid     (m_axi_r_valid),
    .io_enq_bits_data (m_axi_r_bits_data),
    .io_enq_bits_resp (m_axi_r_bits_resp),
    .io_enq_bits_last (m_axi_r_bits_last),
    .io_deq_ready     (read_arrival1_result_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_deq_valid     (_read_arrival1_sourceBuffer_io_deq_valid),
    .io_deq_bits_data (_read_arrival1_sourceBuffer_io_deq_bits_data),
    .io_deq_bits_resp (_read_arrival1_sourceBuffer_io_deq_bits_resp),
    .io_deq_bits_last (_read_arrival1_sourceBuffer_io_deq_bits_last)
  );
  Queue2_ReadDataChannel read_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (read_arrival1_result_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits_data (_read_arrival1_sourceBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_resp (_read_arrival1_sourceBuffer_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (_read_arrival1_sourceBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready     (s_axi_r_ready),
    .io_deq_valid     (s_axi_r_valid),
    .io_deq_bits_data (s_axi_r_bits_data)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:59:7, :76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
endmodule

// VCS coverage exclude_file
module ram_16x39(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[38:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 39'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_ReadAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:7239:11, :7494:11, :7749:11, :8004:11
                reset,	// <stdin>:7240:11, :7495:11, :7750:11, :8005:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [38:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [3:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:7239:11, :7494:11, :7749:11, :8004:11
    if (reset) begin	// <stdin>:7239:11, :7494:11, :7749:11, :8004:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:7239:11, :7494:11, :7749:11, :8004:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_deq == do_enq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x39 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[33:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[36:34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[38:37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_16x259(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [258:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [258:0] W0_data
);

  reg [258:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[258:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 259'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:7290:11, :7545:11, :7800:11, :8055:11
                 reset,	// <stdin>:7291:11, :7546:11, :7801:11, :8056:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]   io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]   io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [258:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [3:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:7290:11, :7545:11, :7800:11, :8055:11
    if (reset) begin	// <stdin>:7290:11, :7545:11, :7800:11, :8055:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:7290:11, :7545:11, :7800:11, :8055:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x259 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[257:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[258];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue16_WriteAddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:7341:11, :7596:11, :7851:11, :8106:11
                reset,	// <stdin>:7342:11, :7597:11, :7852:11, :8107:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [38:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [3:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:7341:11, :7596:11, :7851:11, :8106:11
    if (reset) begin	// <stdin>:7341:11, :7596:11, :7851:11, :8106:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:7341:11, :7596:11, :7851:11, :8106:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_deq == do_enq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x39 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[33:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[36:34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[38:37];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_16x289(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [288:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [288:0] W0_data
);

  reg [288:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [319:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h140; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[288:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 289'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:7392:11, :7647:11, :7902:11, :8157:11
                 reset,	// <stdin>:7393:11, :7648:11, :7903:11, :8158:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [288:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [3:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:7392:11, :7647:11, :7902:11, :8157:11
    if (reset) begin	// <stdin>:7392:11, :7647:11, :7902:11, :8157:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:7392:11, :7647:11, :7902:11, :8157:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_deq == do_enq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x289 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = _ram_ext_R0_data[287:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[288];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_16x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [3:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:7443:11, :7698:11, :7953:11, :8208:11
               reset,	// <stdin>:7444:11, :7699:11, :7954:11, :8209:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:7443:11, :7698:11, :7953:11, :8208:11
    if (reset) begin	// <stdin>:7443:11, :7698:11, :7953:11, :8208:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:7443:11, :7698:11, :7953:11, :8208:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x41(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [40:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [40:0] W0_data
);

  reg [40:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[40:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 41'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadAddressChannel_6(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:8259:11
                reset,	// <stdin>:8260:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [40:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:8259:11
    if (reset) begin	// <stdin>:8259:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:8259:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x41 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr,
        io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_addr = _ram_ext_R0_data[31:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[38:36];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[40:39];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:8310:11, :8577:11, :78854:11, :79109:11
               reset,	// <stdin>:8311:11, :8578:11, :78855:11, :79110:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:8310:11, :8577:11, :78854:11, :79109:11
    if (reset) begin	// <stdin>:8310:11, :8577:11, :78854:11, :79109:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:8310:11, :8577:11, :78854:11, :79109:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module elasticBasicArbiter(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input         clock,	// <stdin>:8361:11
                reset,	// <stdin>:8362:11
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_0_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_0_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_0_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_0_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_1_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_1_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_1_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_1_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_2_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_2_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_2_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_2_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_3_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_3_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_3_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_3_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_3_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_3_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [29:0] io_sink_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [3:0]  io_sink_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [2:0]  io_sink_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_burst	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire             _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire             _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [3:0][1:0]  _GEN = '{2'h3, 2'h2, 2'h1, 2'h0};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  reg  [1:0]       chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire             _chooser_rrChoice_T_4 =
    chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]       _chooser_rrChoice_T_9 =
    {1'h1, ~(~(chooser_lastChoice[1]) & io_sources_2_valid)};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:26, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : {1'h1, ~io_sources_2_valid};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]       _GEN_0 =
    {{io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]       choice =
    _GEN_0[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][29:0] _GEN_1 =
    {{io_sources_3_bits_addr},
     {io_sources_2_bits_addr},
     {io_sources_1_bits_addr},
     {io_sources_0_bits_addr}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][3:0]  _GEN_2 =
    {{io_sources_3_bits_len},
     {io_sources_2_bits_len},
     {io_sources_1_bits_len},
     {io_sources_0_bits_len}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][2:0]  _GEN_3 =
    {{io_sources_3_bits_size},
     {io_sources_2_bits_size},
     {io_sources_1_bits_size},
     {io_sources_0_bits_size}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][1:0]  _GEN_4 =
    {{io_sources_3_bits_burst},
     {io_sources_2_bits_burst},
     {io_sources_1_bits_burst},
     {io_sources_0_bits_burst}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire             fire =
    _GEN_0[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:189:30, :208:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:8361:11
    if (reset)	// <stdin>:8361:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN_0[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadAddressChannel_6 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid      (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_id    (_GEN[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_addr  (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_len   (_GEN_2[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_size  (_GEN_3[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_burst (_GEN_4[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready      (io_sink_ready),
    .io_deq_valid      (io_sink_valid),
    .io_deq_bits_id    (io_sink_bits_id),
    .io_deq_bits_addr  (io_sink_bits_addr),
    .io_deq_bits_len   (io_sink_bits_len),
    .io_deq_bits_size  (io_sink_bits_size),
    .io_deq_bits_burst (io_sink_bits_burst)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits  (choice),	// src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready (1'h1),	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    .io_deq_valid (/* unused */),
    .io_deq_bits  (/* unused */)
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_2_ready = fire & choice == 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_3_ready = fire & (&choice);	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
endmodule

module elasticDemux(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]   io_source_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_0_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_1_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_2_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_2_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_3_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_3_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_3_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]   io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN =
    {{io_sinks_3_ready}, {io_sinks_2_ready}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

// VCS coverage exclude_file
module ram_32x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [4:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [4:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:31];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[4:0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue32_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:8466:11, :78998:11
               reset,	// <stdin>:8467:11, :78999:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [1:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [4:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [4:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:8466:11, :78998:11
    if (reset) begin	// <stdin>:8466:11, :78998:11
      enq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:8466:11, :78998:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][4:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][9:5];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][10];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_32x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module Queue2_WriteAddressChannel_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:8526:11
                reset,	// <stdin>:8527:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [40:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:8526:11
    if (reset) begin	// <stdin>:8526:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:8526:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x41 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr,
        io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_addr = _ram_ext_R0_data[31:2];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[38:36];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[40:39];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module elasticBasicArbiter_1(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input         clock,	// <stdin>:8628:11
                reset,	// <stdin>:8629:11
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_0_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_0_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_0_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_0_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_1_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_1_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_1_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_1_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_2_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_2_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_2_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_2_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_3_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_3_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_3_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_3_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_3_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_3_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [29:0] io_sink_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [3:0]  io_sink_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [2:0]  io_sink_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_select_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_select_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_select_bits	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire             _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire             _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [3:0][1:0]  _GEN = '{2'h3, 2'h2, 2'h1, 2'h0};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  reg  [1:0]       chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire             _chooser_rrChoice_T_4 =
    chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]       _chooser_rrChoice_T_9 =
    {1'h1, ~(~(chooser_lastChoice[1]) & io_sources_2_valid)};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:26, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : {1'h1, ~io_sources_2_valid};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]       _GEN_0 =
    {{io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]       choice =
    _GEN_0[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][29:0] _GEN_1 =
    {{io_sources_3_bits_addr},
     {io_sources_2_bits_addr},
     {io_sources_1_bits_addr},
     {io_sources_0_bits_addr}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][3:0]  _GEN_2 =
    {{io_sources_3_bits_len},
     {io_sources_2_bits_len},
     {io_sources_1_bits_len},
     {io_sources_0_bits_len}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][2:0]  _GEN_3 =
    {{io_sources_3_bits_size},
     {io_sources_2_bits_size},
     {io_sources_1_bits_size},
     {io_sources_0_bits_size}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][1:0]  _GEN_4 =
    {{io_sources_3_bits_burst},
     {io_sources_2_bits_burst},
     {io_sources_1_bits_burst},
     {io_sources_0_bits_burst}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire             fire =
    _GEN_0[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:189:30, :208:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:8628:11
    if (reset)	// <stdin>:8628:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN_0[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= _chooser_rrChoice_T_9;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_WriteAddressChannel_1 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid      (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_id    (_GEN[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_addr  (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_len   (_GEN_2[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_size  (_GEN_3[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_burst (_GEN_4[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready      (io_sink_ready),
    .io_deq_valid      (io_sink_valid),
    .io_deq_bits_id    (io_sink_bits_id),
    .io_deq_bits_addr  (io_sink_bits_addr),
    .io_deq_bits_len   (io_sink_bits_len),
    .io_deq_bits_size  (io_sink_bits_size),
    .io_deq_bits_burst (io_sink_bits_burst)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits  (choice),	// src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready (io_select_ready),
    .io_deq_valid (io_select_valid),
    .io_deq_bits  (io_select_bits)
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_2_ready = fire & choice == 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_3_ready = fire & (&choice);	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
endmodule

module elasticMux(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output         io_sources_0_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_0_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_0_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_0_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_0_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_1_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_1_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_2_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_2_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_2_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_2_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_2_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_3_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_3_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_3_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_3_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_3_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [255:0] io_sink_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [31:0]  io_sink_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]   io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire [3:0]        _GEN =
    {{io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [3:0][255:0] _GEN_0 =
    {{io_sources_3_bits_data},
     {io_sources_2_bits_data},
     {io_sources_1_bits_data},
     {io_sources_0_bits_data}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [3:0][31:0]  _GEN_1 =
    {{io_sources_3_bits_strb},
     {io_sources_2_bits_strb},
     {io_sources_1_bits_strb},
     {io_sources_0_bits_strb}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [3:0]        _GEN_2 =
    {{io_sources_3_bits_last},
     {io_sources_2_bits_last},
     {io_sources_1_bits_last},
     {io_sources_0_bits_last}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire              valid = io_select_valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire              fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_0_ready = fire & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_1_ready = fire & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_2_ready = fire & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_3_ready = fire & (&io_select_bits);	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_data = _GEN_0[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_strb = _GEN_1[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_last = _GEN_2[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_select_ready = fire & _GEN_2[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39, :27:28, :38:27
endmodule

module elasticDemux_1(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output       io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0] io_source_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_0_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_1_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_2_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_3_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0] io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN =
    {{io_sinks_3_ready}, {io_sinks_2_ready}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module Mux(	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
  input          clock,	// <stdin>:8757:11
                 reset,	// <stdin>:8758:11
  output         s_axi_0_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_0_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_0_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_0_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_0_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_0_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_0_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_1_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_1_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_1_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_1_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_1_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_1_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_1_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_2_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_2_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_2_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_2_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_2_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_2_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_2_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_2_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_2_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_2_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_2_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_3_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_3_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_3_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_3_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_3_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_3_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_3_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_3_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [255:0] s_axi_3_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [31:0]  s_axi_3_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_3_w_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_3_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_3_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_3_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          m_axi_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_ar_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [29:0]  m_axi_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [3:0]   m_axi_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [2:0]   m_axi_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [1:0]   m_axi_r_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [255:0] m_axi_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [1:0]   m_axi_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
                 m_axi_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_aw_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [29:0]  m_axi_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [3:0]   m_axi_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [2:0]   m_axi_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [255:0] m_axi_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [31:0]  m_axi_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_w_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
                 m_axi_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [1:0]   m_axi_b_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
                 m_axi_b_bits_resp	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
);

  wire         _write_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _write_demux_io_sinks_0_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _write_demux_io_sinks_1_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _write_demux_io_sinks_2_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _write_demux_io_sinks_3_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_mux_io_sources_0_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_sources_1_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_sources_2_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_sources_3_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]   _write_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_portQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire         _write_portQueue_io_deq_valid;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire [1:0]   _write_portQueue_io_deq_bits;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire         _read_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _read_demux_io_sinks_0_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _read_demux_io_sinks_0_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_0_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _read_demux_io_sinks_1_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _read_demux_io_sinks_1_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_1_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _read_demux_io_sinks_2_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _read_demux_io_sinks_2_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_2_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _read_demux_io_sinks_3_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [1:0]   _read_demux_io_sinks_3_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_sinks_3_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _read_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _read_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _read_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _s_axi__buffered_sinkBuffer_7_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_11_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _s_axi__buffered_sourceBuffer_11_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [31:0]  _s_axi__buffered_sourceBuffer_11_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_11_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_10_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_10_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_10_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_10_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_10_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_6_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_9_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_9_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_9_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_9_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_9_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_5_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_8_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _s_axi__buffered_sourceBuffer_8_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [31:0]  _s_axi__buffered_sourceBuffer_8_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_8_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_7_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_7_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_7_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_7_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_7_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_4_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_6_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_6_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_6_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_6_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_6_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_3_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_5_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _s_axi__buffered_sourceBuffer_5_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [31:0]  _s_axi__buffered_sourceBuffer_5_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_5_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_4_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_4_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_4_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_4_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_4_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_3_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_3_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_3_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_3_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_3_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _s_axi__buffered_sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [31:0]  _s_axi__buffered_sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_2_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_1_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_1_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_1_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _s_axi__buffered_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _s_axi__buffered_sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0]  _s_axi__buffered_sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]   _s_axi__buffered_sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]   _s_axi__buffered_sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _s_axi__buffered_sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  reg          read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         read_eagerFork_m_axi__r_ready_qual1_0 =
    _read_demux_io_source_ready | read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         read_eagerFork_m_axi__r_ready_qual1_1 =
    _read_demux_io_select_ready | read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         m_axi__r_ready =
    read_eagerFork_m_axi__r_ready_qual1_0 & read_eagerFork_m_axi__r_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg          write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         write_eagerFork_m_axi__b_ready_qual1_0 =
    _write_demux_io_source_ready | write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         write_eagerFork_m_axi__b_ready_qual1_1 =
    _write_demux_io_select_ready | write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         m_axi__b_ready =
    write_eagerFork_m_axi__b_ready_qual1_0 & write_eagerFork_m_axi__b_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  always @(posedge clock) begin	// <stdin>:8757:11
    if (reset) begin	// <stdin>:8757:11
      read_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
    end
    else begin	// <stdin>:8757:11
      read_eagerFork_regs_0 <=
        read_eagerFork_m_axi__r_ready_qual1_0 & m_axi_r_valid & ~m_axi__r_ready;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_1 <=
        read_eagerFork_m_axi__r_ready_qual1_1 & m_axi_r_valid & ~m_axi__r_ready;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_0 <=
        write_eagerFork_m_axi__b_ready_qual1_0 & m_axi_b_valid & ~m_axi__b_ready;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_1 <=
        write_eagerFork_m_axi__b_ready_qual1_1 & m_axi_b_valid & ~m_axi__b_ready;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        read_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        read_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue16_ReadAddressChannel s_axi__buffered_sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (s_axi_0_ar_ready),
    .io_enq_valid      (s_axi_0_ar_valid),
    .io_enq_bits_addr  (s_axi_0_ar_bits_addr),
    .io_enq_bits_len   (s_axi_0_ar_bits_len),
    .io_enq_bits_size  (s_axi_0_ar_bits_size),
    .io_enq_bits_burst (s_axi_0_ar_bits_burst),
    .io_deq_ready      (_read_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_io_deq_bits_burst)
  );
  Queue16_ReadDataChannel s_axi__buffered_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_read_demux_io_sinks_0_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_read_demux_io_sinks_0_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_read_demux_io_sinks_0_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (s_axi_0_r_ready),
    .io_deq_valid     (s_axi_0_r_valid),
    .io_deq_bits_data (s_axi_0_r_bits_data),
    .io_deq_bits_resp (s_axi_0_r_bits_resp),
    .io_deq_bits_last (s_axi_0_r_bits_last)
  );
  Queue16_WriteAddressChannel s_axi__buffered_sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (/* unused */),
    .io_enq_valid      (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_addr  (30'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_len   (4'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_size  (3'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_burst (2'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready      (_write_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_1_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_1_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_1_io_deq_bits_burst)
  );
  Queue16_WriteDataChannel s_axi__buffered_sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (/* unused */),
    .io_enq_valid     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_data (256'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_strb (32'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_ready     (_write_mux_io_sources_0_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid     (_s_axi__buffered_sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axi__buffered_sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axi__buffered_sourceBuffer_2_io_deq_bits_strb),
    .io_deq_bits_last (_s_axi__buffered_sourceBuffer_2_io_deq_bits_last)
  );
  Queue16_WriteResponseChannel s_axi__buffered_sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_write_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_write_demux_io_sinks_0_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_valid     (/* unused */),
    .io_deq_bits_resp (/* unused */)
  );
  Queue16_ReadAddressChannel s_axi__buffered_sourceBuffer_3 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (s_axi_1_ar_ready),
    .io_enq_valid      (s_axi_1_ar_valid),
    .io_enq_bits_addr  (s_axi_1_ar_bits_addr),
    .io_enq_bits_len   (s_axi_1_ar_bits_len),
    .io_enq_bits_size  (s_axi_1_ar_bits_size),
    .io_enq_bits_burst (s_axi_1_ar_bits_burst),
    .io_deq_ready      (_read_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_3_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_3_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_3_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_3_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_3_io_deq_bits_burst)
  );
  Queue16_ReadDataChannel s_axi__buffered_sinkBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_2_io_enq_ready),
    .io_enq_valid     (_read_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_read_demux_io_sinks_1_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_read_demux_io_sinks_1_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_read_demux_io_sinks_1_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (s_axi_1_r_ready),
    .io_deq_valid     (s_axi_1_r_valid),
    .io_deq_bits_data (s_axi_1_r_bits_data),
    .io_deq_bits_resp (s_axi_1_r_bits_resp),
    .io_deq_bits_last (s_axi_1_r_bits_last)
  );
  Queue16_WriteAddressChannel s_axi__buffered_sourceBuffer_4 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (/* unused */),
    .io_enq_valid      (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_addr  (30'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_len   (4'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_size  (3'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_burst (2'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready      (_write_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_4_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_4_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_4_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_4_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_4_io_deq_bits_burst)
  );
  Queue16_WriteDataChannel s_axi__buffered_sourceBuffer_5 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (/* unused */),
    .io_enq_valid     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_data (256'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_strb (32'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_ready     (_write_mux_io_sources_1_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid     (_s_axi__buffered_sourceBuffer_5_io_deq_valid),
    .io_deq_bits_data (_s_axi__buffered_sourceBuffer_5_io_deq_bits_data),
    .io_deq_bits_strb (_s_axi__buffered_sourceBuffer_5_io_deq_bits_strb),
    .io_deq_bits_last (_s_axi__buffered_sourceBuffer_5_io_deq_bits_last)
  );
  Queue16_WriteResponseChannel s_axi__buffered_sinkBuffer_3 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_3_io_enq_ready),
    .io_enq_valid     (_write_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_write_demux_io_sinks_1_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_valid     (/* unused */),
    .io_deq_bits_resp (/* unused */)
  );
  Queue16_ReadAddressChannel s_axi__buffered_sourceBuffer_6 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (s_axi_2_ar_ready),
    .io_enq_valid      (s_axi_2_ar_valid),
    .io_enq_bits_addr  (s_axi_2_ar_bits_addr),
    .io_enq_bits_len   (s_axi_2_ar_bits_len),
    .io_enq_bits_size  (s_axi_2_ar_bits_size),
    .io_enq_bits_burst (s_axi_2_ar_bits_burst),
    .io_deq_ready      (_read_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_6_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_6_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_6_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_6_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_6_io_deq_bits_burst)
  );
  Queue16_ReadDataChannel s_axi__buffered_sinkBuffer_4 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_4_io_enq_ready),
    .io_enq_valid     (_read_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_read_demux_io_sinks_2_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_read_demux_io_sinks_2_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_read_demux_io_sinks_2_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (s_axi_2_r_ready),
    .io_deq_valid     (s_axi_2_r_valid),
    .io_deq_bits_data (s_axi_2_r_bits_data),
    .io_deq_bits_resp (s_axi_2_r_bits_resp),
    .io_deq_bits_last (s_axi_2_r_bits_last)
  );
  Queue16_WriteAddressChannel s_axi__buffered_sourceBuffer_7 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (/* unused */),
    .io_enq_valid      (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_addr  (30'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_len   (4'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_size  (3'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_burst (2'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready      (_write_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_7_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_7_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_7_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_7_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_7_io_deq_bits_burst)
  );
  Queue16_WriteDataChannel s_axi__buffered_sourceBuffer_8 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (/* unused */),
    .io_enq_valid     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_data (256'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_strb (32'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_ready     (_write_mux_io_sources_2_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid     (_s_axi__buffered_sourceBuffer_8_io_deq_valid),
    .io_deq_bits_data (_s_axi__buffered_sourceBuffer_8_io_deq_bits_data),
    .io_deq_bits_strb (_s_axi__buffered_sourceBuffer_8_io_deq_bits_strb),
    .io_deq_bits_last (_s_axi__buffered_sourceBuffer_8_io_deq_bits_last)
  );
  Queue16_WriteResponseChannel s_axi__buffered_sinkBuffer_5 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_5_io_enq_ready),
    .io_enq_valid     (_write_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_write_demux_io_sinks_2_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_valid     (/* unused */),
    .io_deq_bits_resp (/* unused */)
  );
  Queue16_ReadAddressChannel s_axi__buffered_sourceBuffer_9 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (/* unused */),
    .io_enq_valid      (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_enq_bits_addr  (30'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_len   (4'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_size  (3'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_burst (2'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready      (_read_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_9_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_9_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_9_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_9_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_9_io_deq_bits_burst)
  );
  Queue16_ReadDataChannel s_axi__buffered_sinkBuffer_6 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_6_io_enq_ready),
    .io_enq_valid     (_read_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_read_demux_io_sinks_3_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_read_demux_io_sinks_3_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_read_demux_io_sinks_3_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (1'h0),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    .io_deq_valid     (/* unused */),
    .io_deq_bits_data (/* unused */),
    .io_deq_bits_resp (/* unused */),
    .io_deq_bits_last (/* unused */)
  );
  Queue16_WriteAddressChannel s_axi__buffered_sourceBuffer_10 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (s_axi_3_aw_ready),
    .io_enq_valid      (s_axi_3_aw_valid),
    .io_enq_bits_addr  (s_axi_3_aw_bits_addr),
    .io_enq_bits_len   (s_axi_3_aw_bits_len),
    .io_enq_bits_size  (s_axi_3_aw_bits_size),
    .io_enq_bits_burst (s_axi_3_aw_bits_burst),
    .io_deq_ready      (_write_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_valid      (_s_axi__buffered_sourceBuffer_10_io_deq_valid),
    .io_deq_bits_addr  (_s_axi__buffered_sourceBuffer_10_io_deq_bits_addr),
    .io_deq_bits_len   (_s_axi__buffered_sourceBuffer_10_io_deq_bits_len),
    .io_deq_bits_size  (_s_axi__buffered_sourceBuffer_10_io_deq_bits_size),
    .io_deq_bits_burst (_s_axi__buffered_sourceBuffer_10_io_deq_bits_burst)
  );
  Queue16_WriteDataChannel s_axi__buffered_sourceBuffer_11 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axi_3_w_ready),
    .io_enq_valid     (s_axi_3_w_valid),
    .io_enq_bits_data (s_axi_3_w_bits_data),
    .io_enq_bits_strb (s_axi_3_w_bits_strb),
    .io_enq_bits_last (s_axi_3_w_bits_last),
    .io_deq_ready     (_write_mux_io_sources_3_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid     (_s_axi__buffered_sourceBuffer_11_io_deq_valid),
    .io_deq_bits_data (_s_axi__buffered_sourceBuffer_11_io_deq_bits_data),
    .io_deq_bits_strb (_s_axi__buffered_sourceBuffer_11_io_deq_bits_strb),
    .io_deq_bits_last (_s_axi__buffered_sourceBuffer_11_io_deq_bits_last)
  );
  Queue16_WriteResponseChannel s_axi__buffered_sinkBuffer_7 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axi__buffered_sinkBuffer_7_io_enq_ready),
    .io_enq_valid     (_write_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_resp (_write_demux_io_sinks_3_bits_resp),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (s_axi_3_b_ready),
    .io_deq_valid     (s_axi_3_b_valid),
    .io_deq_bits_resp (s_axi_3_b_bits_resp)
  );
  elasticBasicArbiter read_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                   (clock),
    .reset                   (reset),
    .io_sources_0_ready      (_read_arbiter_io_sources_0_ready),
    .io_sources_0_valid      (_s_axi__buffered_sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_addr  (_s_axi__buffered_sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_len   (_s_axi__buffered_sourceBuffer_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_size  (_s_axi__buffered_sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_burst (_s_axi__buffered_sourceBuffer_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_ready      (_read_arbiter_io_sources_1_ready),
    .io_sources_1_valid      (_s_axi__buffered_sourceBuffer_3_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_addr  (_s_axi__buffered_sourceBuffer_3_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_len   (_s_axi__buffered_sourceBuffer_3_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_size  (_s_axi__buffered_sourceBuffer_3_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_burst (_s_axi__buffered_sourceBuffer_3_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_ready      (_read_arbiter_io_sources_2_ready),
    .io_sources_2_valid      (_s_axi__buffered_sourceBuffer_6_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_addr  (_s_axi__buffered_sourceBuffer_6_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_len   (_s_axi__buffered_sourceBuffer_6_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_size  (_s_axi__buffered_sourceBuffer_6_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_burst (_s_axi__buffered_sourceBuffer_6_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_ready      (_read_arbiter_io_sources_3_ready),
    .io_sources_3_valid      (_s_axi__buffered_sourceBuffer_9_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_addr  (_s_axi__buffered_sourceBuffer_9_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_len   (_s_axi__buffered_sourceBuffer_9_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_size  (_s_axi__buffered_sourceBuffer_9_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_burst (_s_axi__buffered_sourceBuffer_9_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_ready           (m_axi_ar_ready),
    .io_sink_valid           (m_axi_ar_valid),
    .io_sink_bits_id         (m_axi_ar_bits_id),
    .io_sink_bits_addr       (m_axi_ar_bits_addr),
    .io_sink_bits_len        (m_axi_ar_bits_len),
    .io_sink_bits_size       (m_axi_ar_bits_size),
    .io_sink_bits_burst      (m_axi_ar_bits_burst)
  );
  elasticDemux read_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_read_demux_io_source_ready),
    .io_source_valid      (m_axi_r_valid & ~read_eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_data  (m_axi_r_bits_data),
    .io_source_bits_resp  (m_axi_r_bits_resp),
    .io_source_bits_last  (m_axi_r_bits_last),
    .io_sinks_0_ready     (_s_axi__buffered_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_0_valid     (_read_demux_io_sinks_0_valid),
    .io_sinks_0_bits_data (_read_demux_io_sinks_0_bits_data),
    .io_sinks_0_bits_resp (_read_demux_io_sinks_0_bits_resp),
    .io_sinks_0_bits_last (_read_demux_io_sinks_0_bits_last),
    .io_sinks_1_ready     (_s_axi__buffered_sinkBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_1_valid     (_read_demux_io_sinks_1_valid),
    .io_sinks_1_bits_data (_read_demux_io_sinks_1_bits_data),
    .io_sinks_1_bits_resp (_read_demux_io_sinks_1_bits_resp),
    .io_sinks_1_bits_last (_read_demux_io_sinks_1_bits_last),
    .io_sinks_2_ready     (_s_axi__buffered_sinkBuffer_4_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_2_valid     (_read_demux_io_sinks_2_valid),
    .io_sinks_2_bits_data (_read_demux_io_sinks_2_bits_data),
    .io_sinks_2_bits_resp (_read_demux_io_sinks_2_bits_resp),
    .io_sinks_2_bits_last (_read_demux_io_sinks_2_bits_last),
    .io_sinks_3_ready     (_s_axi__buffered_sinkBuffer_6_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_3_valid     (_read_demux_io_sinks_3_valid),
    .io_sinks_3_bits_data (_read_demux_io_sinks_3_bits_data),
    .io_sinks_3_bits_resp (_read_demux_io_sinks_3_bits_resp),
    .io_sinks_3_bits_last (_read_demux_io_sinks_3_bits_last),
    .io_select_ready      (_read_demux_io_select_ready),
    .io_select_valid      (m_axi_r_valid & ~read_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (m_axi_r_bits_id)
  );
  Queue32_UInt2 write_portQueue (	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_portQueue_io_enq_ready),
    .io_enq_valid (_write_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  (_write_arbiter_io_select_bits),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready (_write_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_write_portQueue_io_deq_valid),
    .io_deq_bits  (_write_portQueue_io_deq_bits)
  );
  elasticBasicArbiter_1 write_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                   (clock),
    .reset                   (reset),
    .io_sources_0_ready      (_write_arbiter_io_sources_0_ready),
    .io_sources_0_valid      (_s_axi__buffered_sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_addr  (_s_axi__buffered_sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_len   (_s_axi__buffered_sourceBuffer_1_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_size  (_s_axi__buffered_sourceBuffer_1_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_burst (_s_axi__buffered_sourceBuffer_1_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_ready      (_write_arbiter_io_sources_1_ready),
    .io_sources_1_valid      (_s_axi__buffered_sourceBuffer_4_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_addr  (_s_axi__buffered_sourceBuffer_4_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_len   (_s_axi__buffered_sourceBuffer_4_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_size  (_s_axi__buffered_sourceBuffer_4_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_burst (_s_axi__buffered_sourceBuffer_4_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_ready      (_write_arbiter_io_sources_2_ready),
    .io_sources_2_valid      (_s_axi__buffered_sourceBuffer_7_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_addr  (_s_axi__buffered_sourceBuffer_7_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_len   (_s_axi__buffered_sourceBuffer_7_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_size  (_s_axi__buffered_sourceBuffer_7_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_burst (_s_axi__buffered_sourceBuffer_7_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_ready      (_write_arbiter_io_sources_3_ready),
    .io_sources_3_valid      (_s_axi__buffered_sourceBuffer_10_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_addr  (_s_axi__buffered_sourceBuffer_10_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_len   (_s_axi__buffered_sourceBuffer_10_io_deq_bits_len),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_size  (_s_axi__buffered_sourceBuffer_10_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_burst (_s_axi__buffered_sourceBuffer_10_io_deq_bits_burst),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_ready           (m_axi_aw_ready),
    .io_sink_valid           (m_axi_aw_valid),
    .io_sink_bits_id         (m_axi_aw_bits_id),
    .io_sink_bits_addr       (m_axi_aw_bits_addr),
    .io_sink_bits_len        (m_axi_aw_bits_len),
    .io_sink_bits_size       (m_axi_aw_bits_size),
    .io_sink_bits_burst      (m_axi_aw_bits_burst),
    .io_select_ready         (_write_portQueue_io_enq_ready),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .io_select_valid         (_write_arbiter_io_select_valid),
    .io_select_bits          (_write_arbiter_io_select_bits)
  );
  elasticMux write_mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_0_ready     (_write_mux_io_sources_0_ready),
    .io_sources_0_valid     (_s_axi__buffered_sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_data (_s_axi__buffered_sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_strb (_s_axi__buffered_sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits_last (_s_axi__buffered_sourceBuffer_2_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_ready     (_write_mux_io_sources_1_ready),
    .io_sources_1_valid     (_s_axi__buffered_sourceBuffer_5_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_data (_s_axi__buffered_sourceBuffer_5_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_strb (_s_axi__buffered_sourceBuffer_5_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits_last (_s_axi__buffered_sourceBuffer_5_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_ready     (_write_mux_io_sources_2_ready),
    .io_sources_2_valid     (_s_axi__buffered_sourceBuffer_8_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_data (_s_axi__buffered_sourceBuffer_8_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_strb (_s_axi__buffered_sourceBuffer_8_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits_last (_s_axi__buffered_sourceBuffer_8_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_ready     (_write_mux_io_sources_3_ready),
    .io_sources_3_valid     (_s_axi__buffered_sourceBuffer_11_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_data (_s_axi__buffered_sourceBuffer_11_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_strb (_s_axi__buffered_sourceBuffer_11_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits_last (_s_axi__buffered_sourceBuffer_11_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_ready          (m_axi_w_ready),
    .io_sink_valid          (m_axi_w_valid),
    .io_sink_bits_data      (m_axi_w_bits_data),
    .io_sink_bits_strb      (m_axi_w_bits_strb),
    .io_sink_bits_last      (m_axi_w_bits_last),
    .io_select_ready        (_write_mux_io_select_ready),
    .io_select_valid        (_write_portQueue_io_deq_valid),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .io_select_bits         (_write_portQueue_io_deq_bits)	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  );
  elasticDemux_1 write_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_write_demux_io_source_ready),
    .io_source_valid      (m_axi_b_valid & ~write_eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_resp  (m_axi_b_bits_resp),
    .io_sinks_0_ready     (_s_axi__buffered_sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_0_valid     (_write_demux_io_sinks_0_valid),
    .io_sinks_0_bits_resp (_write_demux_io_sinks_0_bits_resp),
    .io_sinks_1_ready     (_s_axi__buffered_sinkBuffer_3_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_1_valid     (_write_demux_io_sinks_1_valid),
    .io_sinks_1_bits_resp (_write_demux_io_sinks_1_bits_resp),
    .io_sinks_2_ready     (_s_axi__buffered_sinkBuffer_5_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_2_valid     (_write_demux_io_sinks_2_valid),
    .io_sinks_2_bits_resp (_write_demux_io_sinks_2_bits_resp),
    .io_sinks_3_ready     (_s_axi__buffered_sinkBuffer_7_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_3_valid     (_write_demux_io_sinks_3_valid),
    .io_sinks_3_bits_resp (_write_demux_io_sinks_3_bits_resp),
    .io_select_ready      (_write_demux_io_select_ready),
    .io_select_valid      (m_axi_b_valid & ~write_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (m_axi_b_bits_id)
  );
  assign m_axi_r_ready = m_axi__r_ready;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:87:23
  assign m_axi_b_ready = m_axi__b_ready;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:87:23
endmodule

module SteerRight(	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:28:7
  input  [255:0] dataIn,	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:34:18
  input  [2:0]   offsetIn,	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:35:20
  output [31:0]  dataOut	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:36:19
);

  wire [7:0][31:0] _GEN =
    {{dataIn[255:224]},
     {dataIn[223:192]},
     {dataIn[191:160]},
     {dataIn[159:128]},
     {dataIn[127:96]},
     {dataIn[95:64]},
     {dataIn[63:32]},
     {dataIn[31:0]}};	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:42:13, :46:11
  assign dataOut = _GEN[offsetIn];	// src/main/scala/chext/amba/axi4/full/components/helpers/Steer.scala:28:7, :46:11
endmodule

// VCS coverage exclude_file
module ram_2x32(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [31:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt32(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:9689:11, :9911:11, :16003:11, :74083:11
                reset,	// <stdin>:9690:11, :9912:11, :16004:11, :74084:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:9689:11, :9911:11, :16003:11, :74083:11
    if (reset) begin	// <stdin>:9689:11, :9911:11, :16003:11, :74083:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:9689:11, :9911:11, :16003:11, :74083:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x32 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Downsize(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
  input          clock,	// <stdin>:9740:11, :9962:11
                 reset,	// <stdin>:9741:11, :9963:11
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:26:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:26:18
  input  [255:0] source_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:26:18
  input          sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:27:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:27:16
  output [31:0]  sink_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:27:16
);

  wire        _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [31:0] _steerRight_dataOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:29:34
  reg  [2:0]  offset;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:30:31
  wire [2:0]  _nextOffset_T = offset + 3'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:30:31, :31:35
  wire        _GEN = _sinkBuffered__sinkBuffer_io_enq_ready & source_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  always @(posedge clock) begin	// <stdin>:9740:11, :9962:11
    if (reset)	// <stdin>:9740:11, :9962:11
      offset <= 3'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:30:31
    else if (_GEN)	// src/main/scala/chext/elastic/Arrival.scala:68:28
      offset <= _nextOffset_T;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:30:31, :31:35
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
        offset = _RANDOM[/*Zero width*/ 1'b0][2:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7, :30:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SteerRight steerRight (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:29:34
    .dataIn   (source_bits),
    .offsetIn (offset),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:30:31
    .dataOut  (_steerRight_dataOut)
  );
  Queue2_UInt32 sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits  (_steerRight_dataOut),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:29:34
    .io_deq_ready (sink_ready),
    .io_deq_valid (sink_valid),
    .io_deq_bits  (sink_bits)
  );
  assign source_ready = _GEN & _nextOffset_T == 3'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:20:7, :30:31, :31:35, :44:{23,32}, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
endmodule

// VCS coverage exclude_file
module ram_2x33(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [32:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [32:0] W0_data
);

  reg [32:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[32:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 33'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_DataLast_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:9798:11
                reset,	// <stdin>:9799:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [32:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:9798:11
    if (reset) begin	// <stdin>:9798:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:9798:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x33 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module DownsizeWithLast(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
  input          clock,	// <stdin>:9849:11
                 reset,	// <stdin>:9850:11
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:57:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:57:18
  input  [255:0] source_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:57:18
  input          source_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:57:18
                 sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:58:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:58:16
  output [31:0]  sink_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:58:16
  output         sink_bits_last	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:58:16
);

  wire        _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [31:0] _steerRight_dataOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:60:34
  reg  [2:0]  offset;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:61:31
  wire [2:0]  _nextOffset_T = offset + 3'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:61:31, :62:35
  wire        _GEN = _sinkBuffered__sinkBuffer_io_enq_ready & source_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  always @(posedge clock) begin	// <stdin>:9849:11
    if (reset)	// <stdin>:9849:11
      offset <= 3'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:61:31
    else if (_GEN)	// src/main/scala/chext/elastic/Arrival.scala:68:28
      offset <= _nextOffset_T;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:61:31, :62:35
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
        offset = _RANDOM[/*Zero width*/ 1'b0][2:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7, :61:31
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SteerRight steerRight (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:60:34
    .dataIn   (source_bits_data),
    .offsetIn (offset),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:61:31
    .dataOut  (_steerRight_dataOut)
  );
  Queue2_DataLast_1 sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits_data (_steerRight_dataOut),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:60:34
    .io_enq_bits_last (source_bits_last & ~(|_nextOffset_T)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:62:35, :68:{25,40}, :76:23
    .io_deq_ready     (sink_ready),
    .io_deq_valid     (sink_valid),
    .io_deq_bits_data (sink_bits_data),
    .io_deq_bits_last (sink_bits_last)
  );
  assign source_ready = _GEN & ~(|_nextOffset_T);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/Downscale.scala:51:7, :62:35, :76:{23,32}, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
endmodule

// VCS coverage exclude_file
module ram_2x448(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [447:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [447:0] W0_data
);

  reg [447:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [447:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h1C0; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 448'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_SpmvTask(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:10045:11
                reset,	// <stdin>:10046:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_ptrValues,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ptrColumnIndices,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ptrRowLengths,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ptrInputVector,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ptrOutputVector,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_numValues,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_numRows,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_ptrValues,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ptrColumnIndices,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ptrRowLengths,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ptrInputVector,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ptrOutputVector,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_numValues,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_numRows	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [447:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:10045:11
    if (reset) begin	// <stdin>:10045:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:10045:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x448 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_numRows,
        io_enq_bits_numValues,
        io_enq_bits_ptrOutputVector,
        io_enq_bits_ptrInputVector,
        io_enq_bits_ptrRowLengths,
        io_enq_bits_ptrColumnIndices,
        io_enq_bits_ptrValues})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_ptrValues = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ptrColumnIndices = _ram_ext_R0_data[127:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ptrRowLengths = _ram_ext_R0_data[191:128];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ptrInputVector = _ram_ext_R0_data[255:192];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ptrOutputVector = _ram_ext_R0_data[319:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_numValues = _ram_ext_R0_data[383:320];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_numRows = _ram_ext_R0_data[447:384];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module MulFullRawFN(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7
  input         io_a_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_a_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_a_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  input  [9:0]  io_a_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  input  [24:0] io_a_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  input         io_b_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_b_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_b_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  input  [9:0]  io_b_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  input  [24:0] io_b_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  output        io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_rawOut_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_rawOut_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_rawOut_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
                io_rawOut_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  output [9:0]  io_rawOut_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
  output [47:0] io_rawOut_sig	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:49:16
);

  assign io_invalidExc =
    io_a_isNaN & ~(io_a_sig[22]) | io_b_isNaN & ~(io_b_sig[22]) | io_a_isInf & io_b_isZero
    | io_a_isZero & io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :58:{44,76}, :66:71, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/common.scala:82:{46,49,56}
  assign io_rawOut_isNaN = io_a_isNaN | io_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :70:35
  assign io_rawOut_isInf = io_a_isInf | io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :59:38
  assign io_rawOut_isZero = io_a_isZero | io_b_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :60:40
  assign io_rawOut_sign = io_a_sign ^ io_b_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :61:36
  assign io_rawOut_sExp = io_a_sExp + io_b_sExp - 10'h100;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :62:48
  assign io_rawOut_sig = {23'h0, io_a_sig} * {23'h0, io_b_sig};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:47:7, :63:35
endmodule

module MulRawFN(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:75:7
  input         io_a_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_a_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_a_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  input  [9:0]  io_a_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  input  [24:0] io_a_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  input         io_b_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_b_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_b_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  input  [9:0]  io_b_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  input  [24:0] io_b_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  output        io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_rawOut_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_rawOut_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_rawOut_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
                io_rawOut_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  output [9:0]  io_rawOut_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
  output [26:0] io_rawOut_sig	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:77:16
);

  wire [47:0] _mulFullRaw_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:84:28
  MulFullRawFN mulFullRaw (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:84:28
    .io_a_isNaN       (io_a_isNaN),
    .io_a_isInf       (io_a_isInf),
    .io_a_isZero      (io_a_isZero),
    .io_a_sign        (io_a_sign),
    .io_a_sExp        (io_a_sExp),
    .io_a_sig         (io_a_sig),
    .io_b_isNaN       (io_b_isNaN),
    .io_b_isInf       (io_b_isInf),
    .io_b_isZero      (io_b_isZero),
    .io_b_sign        (io_b_sign),
    .io_b_sExp        (io_b_sExp),
    .io_b_sig         (io_b_sig),
    .io_invalidExc    (io_invalidExc),
    .io_rawOut_isNaN  (io_rawOut_isNaN),
    .io_rawOut_isInf  (io_rawOut_isInf),
    .io_rawOut_isZero (io_rawOut_isZero),
    .io_rawOut_sign   (io_rawOut_sign),
    .io_rawOut_sExp   (io_rawOut_sExp),
    .io_rawOut_sig    (_mulFullRaw_io_rawOut_sig)
  );
  assign io_rawOut_sig =
    {_mulFullRaw_io_rawOut_sig[47:22], |(_mulFullRaw_io_rawOut_sig[21:0])};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/MulRecFN.scala:75:7, :84:28, :93:{10,15,37,55}
endmodule

module RoundAnyRawFNToRecFN_ie8_is26_oe8_os24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:48:5
  input         io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  input  [9:0]  io_in_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  input  [26:0] io_in_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
);

  wire [8:0]  _roundMask_T_1 = ~(io_in_sExp[8:0]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:156:37, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21
  wire [64:0] _GEN = {59'h0, _roundMask_T_1[5:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21, :59:26, :76:56
  wire [64:0] roundMask_shift = $signed(65'sh10000000000000000 >>> _GEN);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  wire [64:0] roundMask_shift_1 = $signed(65'sh10000000000000000 >>> _GEN);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  wire [24:0] _roundMask_T_73 =
    _roundMask_T_1[8]
      ? (_roundMask_T_1[7]
           ? {~(_roundMask_T_1[6]
                  ? 22'h0
                  : ~{roundMask_shift[42],
                      roundMask_shift[43],
                      roundMask_shift[44],
                      roundMask_shift[45],
                      roundMask_shift[46],
                      {{roundMask_shift[47:46], roundMask_shift[49]} & 3'h5, 1'h0}
                        | {roundMask_shift[49:48], roundMask_shift[51:50]} & 4'h5,
                      roundMask_shift[51],
                      roundMask_shift[52],
                      roundMask_shift[53],
                      roundMask_shift[54],
                      roundMask_shift[55],
                      roundMask_shift[56],
                      roundMask_shift[57],
                      roundMask_shift[58],
                      roundMask_shift[59],
                      roundMask_shift[60],
                      roundMask_shift[61],
                      roundMask_shift[62],
                      roundMask_shift[63]}),
              3'h7}
           : {22'h0,
              _roundMask_T_1[6]
                ? {roundMask_shift_1[0], roundMask_shift_1[1], roundMask_shift_1[2]}
                : 3'h0})
      : 25'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:171:29, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21, :58:25, :59:26, :62:24, :67:24, :68:58, :73:{17,21,32}, :76:56, :77:20, :78:22
  wire        _GEN_0 = _roundMask_T_73[0] | io_in_sig[26];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:120:57, :159:23, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] _GEN_1 = {_roundMask_T_73[24:1], _GEN_0, 1'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:90:53, :159:{23,42}, :169:38, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] _roundPosBit_T =
    io_in_sig[26:1] & {1'h1, ~(_roundMask_T_73[24:1]), ~_GEN_0} & _GEN_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16, :90:53, :159:{23,42}, :162:53, :163:28, :164:40, :169:38, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] roundedSig =
    (|_roundPosBit_T)
      ? {1'h0, io_in_sig[26:2] | {_roundMask_T_73[24:1], _GEN_0}} + 26'h1
        & ~((|_roundPosBit_T) & (io_in_sig[25:0] & _GEN_1) == 26'h0
              ? {_roundMask_T_73[24:1], _GEN_0, 1'h1}
              : 26'h0)
      : {1'h0, io_in_sig[26:2] & {~(_roundMask_T_73[24:1]), ~_GEN_0}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16, :90:53, :159:{23,42}, :163:28, :164:{40,56}, :165:{42,62}, :169:38, :171:29, :173:16, :174:{32,49,57}, :175:{21,25,64}, :177:35, :180:{30,43,47}, :181:24, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [10:0] sRoundedExp = {io_in_sExp[9], io_in_sExp} + {9'h0, roundedSig[25:24]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:173:16, :185:{40,54}, :269:16, :273:16
  wire        common_totalUnderflow = $signed(sRoundedExp) < 11'sh6B;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:185:40, :200:31
  wire        isNaNOut = io_invalidExc | io_in_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:235:34
  wire        notNaN_isInfOut =
    io_in_isInf | ~isNaNOut & ~io_in_isInf & ~io_in_isZero
    & $signed(sRoundedExp[10:7]) > 4'sh2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:185:40, :196:{30,50}, :235:34, :237:{22,36,64}, :238:32, :248:32
  assign io_out =
    {~isNaNOut & io_in_sign,
     sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0 : 9'h0)
       & {2'h3, ~notNaN_isInfOut, 6'h3F} | (notNaN_isInfOut ? 9'h180 : 9'h0)
       | (isNaNOut ? 9'h1C0 : 9'h0),
     isNaNOut | io_in_isZero | common_totalUnderflow
       ? {isNaNOut, 22'h0}
       : io_in_sig[26] ? roundedSig[23:1] : roundedSig[22:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:48:5, :120:57, :159:42, :173:16, :185:40, :187:37, :189:16, :190:27, :191:27, :200:31, :235:34, :248:32, :250:22, :253:{14,18,32}, :264:17, :265:{14,18}, :269:16, :273:16, :277:{16,73}, :278:16, :280:{12,38}, :281:16, :286:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:73:21
endmodule

module RoundRawFNToRecFN_e8_s24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:295:5
  input         io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  input  [9:0]  io_in_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  input  [26:0] io_in_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
);

  RoundAnyRawFNToRecFN_ie8_is26_oe8_os24 roundAnyRawFNToRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:310:15
    .io_invalidExc (io_invalidExc),
    .io_in_isNaN   (io_in_isNaN),
    .io_in_isInf   (io_in_isInf),
    .io_in_isZero  (io_in_isZero),
    .io_in_sign    (io_in_sign),
    .io_in_sExp    (io_in_sExp),
    .io_in_sig     (io_in_sig),
    .io_out        (io_out)
  );
endmodule

module MulRecFN_Pipelined_8_24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
  input         clock,	// <stdin>:10469:11, :11154:11, :11839:11, :12524:11, :13209:11, :13894:11, :14579:11, :15264:11
  input  [32:0] io_a,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:333:14
                io_b,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:333:14
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:333:14
);

  wire [32:0] _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:360:41
  wire        _mulRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire        _mulRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire        _mulRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire        _mulRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire        _mulRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire [9:0]  _mulRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  wire [26:0] _mulRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
  reg  [32:0] mulRawFN_io_a_stage1_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] mulRawFN_io_b_stage1_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_invalidExc_stage2_mulRawFn_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [26:0] roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] io_out_stage3_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  always @(posedge clock) begin	// <stdin>:10469:11, :11154:11, :11839:11, :12524:11, :13209:11, :13894:11, :14579:11, :15264:11
    mulRawFN_io_a_stage1_a <= io_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    mulRawFN_io_b_stage1_b <= io_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    roundRawFNToRecFN_io_invalidExc_stage2_mulRawFn_invalidExc <= _mulRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isNaN <= _mulRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isInf <= _mulRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isZero <= _mulRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sign <= _mulRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sExp <= _mulRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sig <= _mulRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :350:32
    io_out_stage3_roundRawFNToRecFN_out <= _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :360:41
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
      automatic logic [31:0] _RANDOM[0:4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
        mulRawFN_io_a_stage1_a = {_RANDOM[3'h0], _RANDOM[3'h1][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        mulRawFN_io_b_stage1_b = {_RANDOM[3'h1][31:1], _RANDOM[3'h2][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_invalidExc_stage2_mulRawFn_invalidExc = _RANDOM[3'h2][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isNaN = _RANDOM[3'h2][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isInf = _RANDOM[3'h2][4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isZero = _RANDOM[3'h2][5];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sign = _RANDOM[3'h2][6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sExp = _RANDOM[3'h2][16:7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sig =
          {_RANDOM[3'h2][31:17], _RANDOM[3'h3][11:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
        io_out_stage3_roundRawFNToRecFN_out = {_RANDOM[3'h3][31:20], _RANDOM[3'h4][20:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:330:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MulRawFN mulRawFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:350:32
    .io_a_isNaN       ((&(mulRawFN_io_a_stage1_a[31:30])) & mulRawFN_io_a_stage1_a[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_a_isInf
      ((&(mulRawFN_io_a_stage1_a[31:30])) & ~(mulRawFN_io_a_stage1_a[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_a_isZero      (~(|(mulRawFN_io_a_stage1_a[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_a_sign        (mulRawFN_io_a_stage1_a[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_a_sExp        ({1'h0, mulRawFN_io_a_stage1_a[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:53, :60:27
    .io_a_sig
      ({1'h0, |(mulRawFN_io_a_stage1_a[31:29]), mulRawFN_io_a_stage1_a[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_b_isNaN       ((&(mulRawFN_io_b_stage1_b[31:30])) & mulRawFN_io_b_stage1_b[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_b_isInf
      ((&(mulRawFN_io_b_stage1_b[31:30])) & ~(mulRawFN_io_b_stage1_b[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_b_isZero      (~(|(mulRawFN_io_b_stage1_b[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_b_sign        (mulRawFN_io_b_stage1_b[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_b_sExp        ({1'h0, mulRawFN_io_b_stage1_b[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:53, :60:27
    .io_b_sig
      ({1'h0, |(mulRawFN_io_b_stage1_b[31:29]), mulRawFN_io_b_stage1_b[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_invalidExc    (_mulRawFN_io_invalidExc),
    .io_rawOut_isNaN  (_mulRawFN_io_rawOut_isNaN),
    .io_rawOut_isInf  (_mulRawFN_io_rawOut_isInf),
    .io_rawOut_isZero (_mulRawFN_io_rawOut_isZero),
    .io_rawOut_sign   (_mulRawFN_io_rawOut_sign),
    .io_rawOut_sExp   (_mulRawFN_io_rawOut_sExp),
    .io_rawOut_sig    (_mulRawFN_io_rawOut_sig)
  );
  RoundRawFNToRecFN_e8_s24 roundRawFNToRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:360:41
    .io_invalidExc (roundRawFNToRecFN_io_invalidExc_stage2_mulRawFn_invalidExc),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isNaN   (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isNaN),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isInf   (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isInf),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isZero  (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_isZero),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sign    (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sign),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sExp    (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sExp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sig     (roundRawFNToRecFN_io_in_stage2_mulRawFn_rawOut_sig),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_out        (_roundRawFNToRecFN_io_out)
  );
  assign io_out = io_out_stage3_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :330:15
endmodule

module MulFp_Pipelined_8_23(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:378:15
  input         clock,	// <stdin>:10567:11, :11252:11, :11937:11, :12622:11, :13307:11, :13992:11, :14677:11, :15362:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:381:14
);

  wire [32:0] _mulRecFn_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:394:32
  wire        mulRecFn_io_a_rawIn_isZeroExpIn = io_in_a_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  mulRecFn_io_a_rawIn_normDist =
    io_in_a_mantissa[22]
      ? 5'h0
      : io_in_a_mantissa[21]
          ? 5'h1
          : io_in_a_mantissa[20]
              ? 5'h2
              : io_in_a_mantissa[19]
                  ? 5'h3
                  : io_in_a_mantissa[18]
                      ? 5'h4
                      : io_in_a_mantissa[17]
                          ? 5'h5
                          : io_in_a_mantissa[16]
                              ? 5'h6
                              : io_in_a_mantissa[15]
                                  ? 5'h7
                                  : io_in_a_mantissa[14]
                                      ? 5'h8
                                      : io_in_a_mantissa[13]
                                          ? 5'h9
                                          : io_in_a_mantissa[12]
                                              ? 5'hA
                                              : io_in_a_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_a_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_a_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_a_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_a_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_a_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_a_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_a_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_a_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_a_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_a_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _mulRecFn_io_a_rawIn_subnormFract_T =
    {31'h0, io_in_a_mantissa} << mulRecFn_io_a_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _mulRecFn_io_a_rawIn_adjustedExp_T_4 =
    (mulRecFn_io_a_rawIn_isZeroExpIn
       ? {4'hF, ~mulRecFn_io_a_rawIn_normDist}
       : {1'h0, io_in_a_exponent})
    + {7'h20, mulRecFn_io_a_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _mulRecFn_io_a_T_2 =
    mulRecFn_io_a_rawIn_isZeroExpIn & ~(|io_in_a_mantissa)
      ? 3'h0
      : _mulRecFn_io_a_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        mulRecFn_io_b_rawIn_isZeroExpIn = io_in_b_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  mulRecFn_io_b_rawIn_normDist =
    io_in_b_mantissa[22]
      ? 5'h0
      : io_in_b_mantissa[21]
          ? 5'h1
          : io_in_b_mantissa[20]
              ? 5'h2
              : io_in_b_mantissa[19]
                  ? 5'h3
                  : io_in_b_mantissa[18]
                      ? 5'h4
                      : io_in_b_mantissa[17]
                          ? 5'h5
                          : io_in_b_mantissa[16]
                              ? 5'h6
                              : io_in_b_mantissa[15]
                                  ? 5'h7
                                  : io_in_b_mantissa[14]
                                      ? 5'h8
                                      : io_in_b_mantissa[13]
                                          ? 5'h9
                                          : io_in_b_mantissa[12]
                                              ? 5'hA
                                              : io_in_b_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_b_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_b_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_b_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_b_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_b_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_b_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_b_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_b_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_b_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_b_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _mulRecFn_io_b_rawIn_subnormFract_T =
    {31'h0, io_in_b_mantissa} << mulRecFn_io_b_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _mulRecFn_io_b_rawIn_adjustedExp_T_4 =
    (mulRecFn_io_b_rawIn_isZeroExpIn
       ? {4'hF, ~mulRecFn_io_b_rawIn_normDist}
       : {1'h0, io_in_b_exponent})
    + {7'h20, mulRecFn_io_b_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _mulRecFn_io_b_T_2 =
    mulRecFn_io_b_rawIn_isZeroExpIn & ~(|io_in_b_mantissa)
      ? 3'h0
      : _mulRecFn_io_b_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        io_out_rawIn_isInf = (&(_mulRecFn_io_out[31:30])) & ~(_mulRecFn_io_out[29]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
  wire        io_out_isSubnormal = $signed({1'h0, _mulRecFn_io_out[31:23]}) < 10'sh82;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
  wire [23:0] _io_out_denormFract_T_1 =
    {1'h0, |(_mulRecFn_io_out[31:29]), _mulRecFn_io_out[22:1]} >> 5'h1
    - _mulRecFn_io_out[27:23];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:52:{35,47}, :53:{38,42}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, src/main/scala/chisel3/util/Mux.scala:50:70
  MulRecFN_Pipelined_8_24 mulRecFn (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:394:32
    .clock  (clock),
    .io_a
      ({io_in_a_sign,
        _mulRecFn_io_a_T_2[2:1],
        _mulRecFn_io_a_T_2[0] | (&(_mulRecFn_io_a_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_a_mantissa),
        _mulRecFn_io_a_rawIn_adjustedExp_T_4[5:0],
        mulRecFn_io_a_rawIn_isZeroExpIn
          ? {_mulRecFn_io_a_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_a_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_b
      ({io_in_b_sign,
        _mulRecFn_io_b_T_2[2:1],
        _mulRecFn_io_b_T_2[0] | (&(_mulRecFn_io_b_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_b_mantissa),
        _mulRecFn_io_b_rawIn_adjustedExp_T_4[5:0],
        mulRecFn_io_b_rawIn_isZeroExpIn
          ? {_mulRecFn_io_b_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_b_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_out (_mulRecFn_io_out)
  );
  assign io_out_sign = _mulRecFn_io_out[32];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:378:15, :394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
  assign io_out_exponent =
    (io_out_isSubnormal ? 8'h0 : _mulRecFn_io_out[30:23] + 8'h7F)
    | {8{(&(_mulRecFn_io_out[31:30])) & _mulRecFn_io_out[29] | io_out_rawIn_isInf}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:378:15, :394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}, :57:33
  assign io_out_mantissa =
    io_out_isSubnormal
      ? _io_out_denormFract_T_1[22:0]
      : io_out_rawIn_isInf ? 23'h0 : _mulRecFn_io_out[22:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:378:15, :394:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :53:{42,60}, :62:16, :64:20, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:57:33, :61:49
endmodule

module OpMultiply(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:7:7
  input         clock,	// <stdin>:10810:11, :11495:11, :12180:11, :12865:11, :13550:11, :14235:11, :14920:11, :15605:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:13:14
);

  wire        _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:39:24
  wire [7:0]  _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:39:24
  wire [22:0] _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:39:24
  wire [31:0] in_a__ = {io_in_a_sign, io_in_a_exponent, io_in_a_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:24:21
  wire [31:0] in_b__ = {io_in_b_sign, io_in_b_exponent, io_in_b_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:25:21
  wire [31:0] out__ =
    {_module_io_out_sign, _module_io_out_exponent, _module_io_out_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:26:19, :39:24
  MulFp_Pipelined_8_23 module_0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:39:24
    .clock            (clock),
    .io_in_a_sign     (io_in_a_sign),
    .io_in_a_exponent (io_in_a_exponent),
    .io_in_a_mantissa (io_in_a_mantissa),
    .io_in_b_sign     (io_in_b_sign),
    .io_in_b_exponent (io_in_b_exponent),
    .io_in_b_mantissa (io_in_b_mantissa),
    .io_out_sign      (_module_io_out_sign),
    .io_out_exponent  (_module_io_out_exponent),
    .io_out_mantissa  (_module_io_out_mantissa)
  );
  assign io_out_sign = _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:7:7, :39:24
  assign io_out_exponent = _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:7:7, :39:24
  assign io_out_mantissa = _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpMultiply.scala:7:7, :39:24
endmodule

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:15627:11, :16105:11, :16710:11, :17315:11, :17920:11, :18525:11, :19130:11, :19735:11, :20340:11, :20945:11, :21550:11, :22155:11, :22760:11, :23365:11, :23970:11, :24575:11, :25180:11, :25785:11, :26390:11, :26995:11, :27600:11, :28205:11, :28810:11, :29415:11, :30020:11, :30625:11, :31230:11, :31835:11, :32440:11, :33045:11, :33650:11, :34255:11, :34860:11, :76764:11, :76788:11, :76812:11, :77116:11, :77140:11, :77164:11
         reset,	// <stdin>:15628:11, :16106:11, :16711:11, :17316:11, :17921:11, :18526:11, :19131:11, :19736:11, :20341:11, :20946:11, :21551:11, :22156:11, :22761:11, :23366:11, :23971:11, :24576:11, :25181:11, :25786:11, :26391:11, :26996:11, :27601:11, :28206:11, :28811:11, :29416:11, :30021:11, :30626:11, :31231:11, :31836:11, :32441:11, :33046:11, :33651:11, :34256:11, :34861:11, :76765:11, :76789:11, :76813:11, :77117:11, :77141:11, :77165:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_empty,	// src/main/scala/chext/util/Counter.scala:7:14
         io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [2:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:15627:11, :16105:11, :16710:11, :17315:11, :17920:11, :18525:11, :19130:11, :19735:11, :20340:11, :20945:11, :21550:11, :22155:11, :22760:11, :23365:11, :23970:11, :24575:11, :25180:11, :25785:11, :26390:11, :26995:11, :27600:11, :28205:11, :28810:11, :29415:11, :30020:11, :30625:11, :31230:11, :31835:11, :32440:11, :33045:11, :33650:11, :34255:11, :34860:11, :76764:11, :76788:11, :76812:11, :77116:11, :77140:11, :77164:11
    if (reset)	// <stdin>:15627:11, :16105:11, :16710:11, :17315:11, :17920:11, :18525:11, :19130:11, :19735:11, :20340:11, :20945:11, :21550:11, :22155:11, :22760:11, :23365:11, :23970:11, :24575:11, :25180:11, :25785:11, :26390:11, :26995:11, :27600:11, :28205:11, :28810:11, :29415:11, :30020:11, :30625:11, :31230:11, :31835:11, :32440:11, :33045:11, :33650:11, :34255:11, :34860:11, :76764:11, :76788:11, :76812:11, :77116:11, :77140:11, :77164:11
      rCounter <= 3'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_empty = rCounter == 3'h0;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :26:24
  assign io_full = rCounter == 3'h4;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_4x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:15651:11, :16129:11, :16734:11, :17339:11, :17944:11, :18549:11, :19154:11, :19759:11, :20364:11, :20969:11, :21574:11, :22179:11, :22784:11, :23389:11, :23994:11, :24599:11, :25204:11, :25809:11, :26414:11, :27019:11, :27624:11, :28229:11, :28834:11, :29439:11, :30044:11, :30649:11, :31254:11, :31859:11, :32464:11, :33069:11, :33674:11, :34279:11, :34884:11
                 reset,	// <stdin>:15652:11, :16130:11, :16735:11, :17340:11, :17945:11, :18550:11, :19155:11, :19760:11, :20365:11, :20970:11, :21575:11, :22180:11, :22785:11, :23390:11, :23995:11, :24600:11, :25205:11, :25810:11, :26415:11, :27020:11, :27625:11, :28230:11, :28835:11, :29440:11, :30045:11, :30650:11, :31255:11, :31860:11, :32465:11, :33070:11, :33675:11, :34280:11, :34885:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:15651:11, :16129:11, :16734:11, :17339:11, :17944:11, :18549:11, :19154:11, :19759:11, :20364:11, :20969:11, :21574:11, :22179:11, :22784:11, :23389:11, :23994:11, :24599:11, :25204:11, :25809:11, :26414:11, :27019:11, :27624:11, :28229:11, :28834:11, :29439:11, :30044:11, :30649:11, :31254:11, :31859:11, :32464:11, :33069:11, :33674:11, :34279:11, :34884:11
    if (reset) begin	// <stdin>:15651:11, :16129:11, :16734:11, :17339:11, :17944:11, :18549:11, :19154:11, :19759:11, :20364:11, :20969:11, :21574:11, :22179:11, :22784:11, :23389:11, :23994:11, :24599:11, :25204:11, :25809:11, :26414:11, :27019:11, :27624:11, :28229:11, :28834:11, :29439:11, :30044:11, :30649:11, :31254:11, :31859:11, :32464:11, :33069:11, :33674:11, :34279:11, :34884:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:15651:11, :16129:11, :16734:11, :17339:11, :17944:11, :18549:11, :19154:11, :19759:11, :20364:11, :20969:11, :21574:11, :22179:11, :22784:11, :23389:11, :23994:11, :24599:11, :25204:11, :25809:11, :26414:11, :27019:11, :27624:11, :28229:11, :28834:11, :29439:11, :30044:11, :30649:11, :31254:11, :31859:11, :32464:11, :33069:11, :33674:11, :34279:11, :34884:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Wrapper(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  input          clock,	// <stdin>:15702:11
                 reset,	// <stdin>:15703:11
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input  [31:0]  source_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input  [255:0] source_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output [255:0] sink_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output [31:0]  moduleIn__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
  output [255:0] moduleIn__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
  input  [255:0] moduleOut	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:27:21
);

  wire _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
  wire _ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
  wire source_ready_0 = ~_ctr_io_full & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21, :56:33, src/main/scala/chext/util/Counter.scala:33:17
  wire _qOutput_io_enq_valid_T = source_ready_0 & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:56:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  always @(posedge clock) begin	// <stdin>:15702:11
    qOutput_io_enq_valid_r <= _qOutput_io_enq_valid_T;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
    qOutput_io_enq_valid_r_1 <= qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_2 <= qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        qOutput_io_enq_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Counter ctr (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_qOutput_io_enq_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (sink_ready & _qOutput_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_empty (/* unused */),
    .io_full  (_ctr_io_full)
  );
  Queue4_UInt256 qOutput (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (/* unused */),
    .io_enq_valid (qOutput_io_enq_valid_r_2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    .io_enq_bits  (moduleOut),
    .io_deq_ready (sink_ready),
    .io_deq_valid (_qOutput_io_deq_valid),
    .io_deq_bits  (sink_bits)
  );
  assign source_ready = source_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :56:33
  assign sink_valid = _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :42:25
  assign moduleIn__1 = source_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  assign moduleIn__2 = source_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
endmodule

module BatchMultiply(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:13:7
  input          clock,	// <stdin>:15751:11
                 reset,	// <stdin>:15752:11
  output         sourceInA_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:16:21
  input          sourceInA_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:16:21
  input  [31:0]  sourceInA_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:16:21
  output         sourceInB_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:17:21
  input          sourceInB_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:17:21
  input  [255:0] sourceInB_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:17:21
  input          sinkOut_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:18:19
  output         sinkOut_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:18:19
  output [255:0] sinkOut_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:18:19
);

  wire         _wrapper_source_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31
  wire [31:0]  _wrapper_moduleIn__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31
  wire [255:0] _wrapper_moduleIn__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31
  wire         _multiply7_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply7_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply7_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply6_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply6_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply6_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply5_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply5_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply5_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply4_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply4_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply4_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply3_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply3_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply3_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply2_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply2_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply2_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply1_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply1_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply1_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         _multiply0_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [7:0]   _multiply0_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire [22:0]  _multiply0_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
  wire         join0_mkJoin_allValid = sourceInA_valid & sourceInB_valid;	// src/main/scala/chext/elastic/Join.scala:41:55
  wire         sourceInB_ready_0 = _wrapper_source_ready & join0_mkJoin_allValid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  OpMultiply multiply0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply0_io_out_sign),
    .io_out_exponent  (_multiply0_io_out_exponent),
    .io_out_mantissa  (_multiply0_io_out_mantissa)
  );
  OpMultiply multiply1 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[63]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[62:55]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[54:32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply1_io_out_sign),
    .io_out_exponent  (_multiply1_io_out_exponent),
    .io_out_mantissa  (_multiply1_io_out_mantissa)
  );
  OpMultiply multiply2 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[95]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[94:87]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[86:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply2_io_out_sign),
    .io_out_exponent  (_multiply2_io_out_exponent),
    .io_out_mantissa  (_multiply2_io_out_mantissa)
  );
  OpMultiply multiply3 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[127]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[126:119]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[118:96]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply3_io_out_sign),
    .io_out_exponent  (_multiply3_io_out_exponent),
    .io_out_mantissa  (_multiply3_io_out_mantissa)
  );
  OpMultiply multiply4 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[159]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[158:151]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[150:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply4_io_out_sign),
    .io_out_exponent  (_multiply4_io_out_exponent),
    .io_out_mantissa  (_multiply4_io_out_mantissa)
  );
  OpMultiply multiply5 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[191]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[190:183]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[182:160]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply5_io_out_sign),
    .io_out_exponent  (_multiply5_io_out_exponent),
    .io_out_mantissa  (_multiply5_io_out_mantissa)
  );
  OpMultiply multiply6 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[223]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[222:215]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[214:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply6_io_out_sign),
    .io_out_exponent  (_multiply6_io_out_exponent),
    .io_out_mantissa  (_multiply6_io_out_mantissa)
  );
  OpMultiply multiply7 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :38:52
    .io_in_b_sign     (_wrapper_moduleIn__2[255]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_exponent (_wrapper_moduleIn__2[254:247]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_in_b_mantissa (_wrapper_moduleIn__2[246:224]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31, :43:45
    .io_out_sign      (_multiply7_io_out_sign),
    .io_out_exponent  (_multiply7_io_out_exponent),
    .io_out_mantissa  (_multiply7_io_out_mantissa)
  );
  Wrapper wrapper (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:25:31
    .clock          (clock),
    .reset          (reset),
    .source_ready   (_wrapper_source_ready),
    .source_valid   (join0_mkJoin_allValid),	// src/main/scala/chext/elastic/Join.scala:41:55
    .source_bits__1 (sourceInA_bits),
    .source_bits__2 (sourceInB_bits),
    .sink_ready     (sinkOut_ready),
    .sink_valid     (sinkOut_valid),
    .sink_bits      (sinkOut_bits),
    .moduleIn__1    (_wrapper_moduleIn__1),
    .moduleIn__2    (_wrapper_moduleIn__2),
    .moduleOut
      ({_multiply7_io_out_sign,
        _multiply7_io_out_exponent,
        _multiply7_io_out_mantissa,
        _multiply6_io_out_sign,
        _multiply6_io_out_exponent,
        _multiply6_io_out_mantissa,
        _multiply5_io_out_sign,
        _multiply5_io_out_exponent,
        _multiply5_io_out_mantissa,
        _multiply4_io_out_sign,
        _multiply4_io_out_exponent,
        _multiply4_io_out_mantissa,
        _multiply3_io_out_sign,
        _multiply3_io_out_exponent,
        _multiply3_io_out_mantissa,
        _multiply2_io_out_sign,
        _multiply2_io_out_exponent,
        _multiply2_io_out_mantissa,
        _multiply1_io_out_sign,
        _multiply1_io_out_exponent,
        _multiply1_io_out_mantissa,
        _multiply0_io_out_sign,
        _multiply0_io_out_exponent,
        _multiply0_io_out_mantissa})	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:21:20, :49:57
  );
  assign sourceInA_ready = sourceInB_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:13:7, src/main/scala/chext/elastic/Join.scala:42:29
  assign sourceInB_ready = sourceInB_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:13:7, src/main/scala/chext/elastic/Join.scala:42:29
endmodule

module Queue2_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:16054:11, :16231:11, :16339:11, :16836:11, :16944:11, :17441:11, :17549:11, :18046:11, :18154:11, :18651:11, :18759:11, :19256:11, :19364:11, :19861:11, :19969:11, :20466:11, :20574:11, :21071:11, :21179:11, :21676:11, :21784:11, :22281:11, :22389:11, :22886:11, :22994:11, :23491:11, :23599:11, :24096:11, :24204:11, :24701:11, :24809:11, :25306:11, :25414:11, :25911:11, :26019:11, :26516:11, :26624:11, :27121:11, :27229:11, :27726:11, :27834:11, :28331:11, :28439:11, :28936:11, :29044:11, :29541:11, :29649:11, :30146:11, :30254:11, :30751:11, :30859:11, :31356:11, :31464:11, :31961:11, :32069:11, :32566:11, :32674:11, :33171:11, :33279:11, :33776:11, :33884:11, :34381:11, :34489:11, :34986:11, :35094:11, :70906:11, :70957:11, :71008:11, :71059:11, :71110:11, :71161:11, :71212:11, :71263:11, :71314:11, :71365:11, :71416:11, :71467:11, :71518:11, :71569:11, :71620:11, :71671:11, :71722:11, :71773:11, :71824:11, :71875:11, :71926:11, :71977:11, :72028:11, :72079:11, :72130:11, :72181:11, :72232:11, :72283:11, :72334:11, :72385:11, :72436:11, :72487:11, :74134:11, :74185:11, :76662:11, :77014:11
                 reset,	// <stdin>:16055:11, :16232:11, :16340:11, :16837:11, :16945:11, :17442:11, :17550:11, :18047:11, :18155:11, :18652:11, :18760:11, :19257:11, :19365:11, :19862:11, :19970:11, :20467:11, :20575:11, :21072:11, :21180:11, :21677:11, :21785:11, :22282:11, :22390:11, :22887:11, :22995:11, :23492:11, :23600:11, :24097:11, :24205:11, :24702:11, :24810:11, :25307:11, :25415:11, :25912:11, :26020:11, :26517:11, :26625:11, :27122:11, :27230:11, :27727:11, :27835:11, :28332:11, :28440:11, :28937:11, :29045:11, :29542:11, :29650:11, :30147:11, :30255:11, :30752:11, :30860:11, :31357:11, :31465:11, :31962:11, :32070:11, :32567:11, :32675:11, :33172:11, :33280:11, :33777:11, :33885:11, :34382:11, :34490:11, :34987:11, :35095:11, :70907:11, :70958:11, :71009:11, :71060:11, :71111:11, :71162:11, :71213:11, :71264:11, :71315:11, :71366:11, :71417:11, :71468:11, :71519:11, :71570:11, :71621:11, :71672:11, :71723:11, :71774:11, :71825:11, :71876:11, :71927:11, :71978:11, :72029:11, :72080:11, :72131:11, :72182:11, :72233:11, :72284:11, :72335:11, :72386:11, :72437:11, :72488:11, :74135:11, :74186:11, :76663:11, :77015:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:16054:11, :16231:11, :16339:11, :16836:11, :16944:11, :17441:11, :17549:11, :18046:11, :18154:11, :18651:11, :18759:11, :19256:11, :19364:11, :19861:11, :19969:11, :20466:11, :20574:11, :21071:11, :21179:11, :21676:11, :21784:11, :22281:11, :22389:11, :22886:11, :22994:11, :23491:11, :23599:11, :24096:11, :24204:11, :24701:11, :24809:11, :25306:11, :25414:11, :25911:11, :26019:11, :26516:11, :26624:11, :27121:11, :27229:11, :27726:11, :27834:11, :28331:11, :28439:11, :28936:11, :29044:11, :29541:11, :29649:11, :30146:11, :30254:11, :30751:11, :30859:11, :31356:11, :31464:11, :31961:11, :32069:11, :32566:11, :32674:11, :33171:11, :33279:11, :33776:11, :33884:11, :34381:11, :34489:11, :34986:11, :35094:11, :70906:11, :70957:11, :71008:11, :71059:11, :71110:11, :71161:11, :71212:11, :71263:11, :71314:11, :71365:11, :71416:11, :71467:11, :71518:11, :71569:11, :71620:11, :71671:11, :71722:11, :71773:11, :71824:11, :71875:11, :71926:11, :71977:11, :72028:11, :72079:11, :72130:11, :72181:11, :72232:11, :72283:11, :72334:11, :72385:11, :72436:11, :72487:11, :74134:11, :74185:11, :76662:11, :77014:11
    if (reset) begin	// <stdin>:16054:11, :16231:11, :16339:11, :16836:11, :16944:11, :17441:11, :17549:11, :18046:11, :18154:11, :18651:11, :18759:11, :19256:11, :19364:11, :19861:11, :19969:11, :20466:11, :20574:11, :21071:11, :21179:11, :21676:11, :21784:11, :22281:11, :22389:11, :22886:11, :22994:11, :23491:11, :23599:11, :24096:11, :24204:11, :24701:11, :24809:11, :25306:11, :25414:11, :25911:11, :26019:11, :26516:11, :26624:11, :27121:11, :27229:11, :27726:11, :27834:11, :28331:11, :28439:11, :28936:11, :29044:11, :29541:11, :29649:11, :30146:11, :30254:11, :30751:11, :30859:11, :31356:11, :31464:11, :31961:11, :32069:11, :32566:11, :32674:11, :33171:11, :33279:11, :33776:11, :33884:11, :34381:11, :34489:11, :34986:11, :35094:11, :70906:11, :70957:11, :71008:11, :71059:11, :71110:11, :71161:11, :71212:11, :71263:11, :71314:11, :71365:11, :71416:11, :71467:11, :71518:11, :71569:11, :71620:11, :71671:11, :71722:11, :71773:11, :71824:11, :71875:11, :71926:11, :71977:11, :72028:11, :72079:11, :72130:11, :72181:11, :72232:11, :72283:11, :72334:11, :72385:11, :72436:11, :72487:11, :74134:11, :74185:11, :76662:11, :77014:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:16054:11, :16231:11, :16339:11, :16836:11, :16944:11, :17441:11, :17549:11, :18046:11, :18154:11, :18651:11, :18759:11, :19256:11, :19364:11, :19861:11, :19969:11, :20466:11, :20574:11, :21071:11, :21179:11, :21676:11, :21784:11, :22281:11, :22389:11, :22886:11, :22994:11, :23491:11, :23599:11, :24096:11, :24204:11, :24701:11, :24809:11, :25306:11, :25414:11, :25911:11, :26019:11, :26516:11, :26624:11, :27121:11, :27229:11, :27726:11, :27834:11, :28331:11, :28439:11, :28936:11, :29044:11, :29541:11, :29649:11, :30146:11, :30254:11, :30751:11, :30859:11, :31356:11, :31464:11, :31961:11, :32069:11, :32566:11, :32674:11, :33171:11, :33279:11, :33776:11, :33884:11, :34381:11, :34489:11, :34986:11, :35094:11, :70906:11, :70957:11, :71008:11, :71059:11, :71110:11, :71161:11, :71212:11, :71263:11, :71314:11, :71365:11, :71416:11, :71467:11, :71518:11, :71569:11, :71620:11, :71671:11, :71722:11, :71773:11, :71824:11, :71875:11, :71926:11, :71977:11, :72028:11, :72079:11, :72130:11, :72181:11, :72232:11, :72283:11, :72334:11, :72385:11, :72436:11, :72487:11, :74134:11, :74185:11, :76662:11, :77014:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x512(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [511:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [511:0] W0_data
);

  reg [511:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [511:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h200; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 512'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bundle2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:16180:11, :16785:11, :17390:11, :17995:11, :18600:11, :19205:11, :19810:11, :20415:11, :21020:11, :21625:11, :22230:11, :22835:11, :23440:11, :24045:11, :24650:11, :25255:11, :25860:11, :26465:11, :27070:11, :27675:11, :28280:11, :28885:11, :29490:11, :30095:11, :30700:11, :31305:11, :31910:11, :32515:11, :33120:11, :33725:11, :34330:11, :34935:11, :43619:11, :52019:11, :60419:11, :68819:11
                 reset,	// <stdin>:16181:11, :16786:11, :17391:11, :17996:11, :18601:11, :19206:11, :19811:11, :20416:11, :21021:11, :21626:11, :22231:11, :22836:11, :23441:11, :24046:11, :24651:11, :25256:11, :25861:11, :26466:11, :27071:11, :27676:11, :28281:11, :28886:11, :29491:11, :30096:11, :30701:11, :31306:11, :31911:11, :32516:11, :33121:11, :33726:11, :34331:11, :34936:11, :43620:11, :52020:11, :60420:11, :68820:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_enq_bits__2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_bits__2	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [511:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:16180:11, :16785:11, :17390:11, :17995:11, :18600:11, :19205:11, :19810:11, :20415:11, :21020:11, :21625:11, :22230:11, :22835:11, :23440:11, :24045:11, :24650:11, :25255:11, :25860:11, :26465:11, :27070:11, :27675:11, :28280:11, :28885:11, :29490:11, :30095:11, :30700:11, :31305:11, :31910:11, :32515:11, :33120:11, :33725:11, :34330:11, :34935:11, :43619:11, :52019:11, :60419:11, :68819:11
    if (reset) begin	// <stdin>:16180:11, :16785:11, :17390:11, :17995:11, :18600:11, :19205:11, :19810:11, :20415:11, :21020:11, :21625:11, :22230:11, :22835:11, :23440:11, :24045:11, :24650:11, :25255:11, :25860:11, :26465:11, :27070:11, :27675:11, :28280:11, :28885:11, :29490:11, :30095:11, :30700:11, :31305:11, :31910:11, :32515:11, :33120:11, :33725:11, :34330:11, :34935:11, :43619:11, :52019:11, :60419:11, :68819:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:16180:11, :16785:11, :17390:11, :17995:11, :18600:11, :19205:11, :19810:11, :20415:11, :21020:11, :21625:11, :22230:11, :22835:11, :23440:11, :24045:11, :24650:11, :25255:11, :25860:11, :26465:11, :27070:11, :27675:11, :28280:11, :28885:11, :29490:11, :30095:11, :30700:11, :31305:11, :31910:11, :32515:11, :33120:11, :33725:11, :34330:11, :34935:11, :43619:11, :52019:11, :60419:11, :68819:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x512 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits__2, io_enq_bits__1})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits__1 = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__2 = _ram_ext_R0_data[511:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module RequestResponseGuard(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7
  input          clock,	// <stdin>:16282:11, :16887:11, :17492:11, :18097:11, :18702:11, :19307:11, :19912:11, :20517:11, :21122:11, :21727:11, :22332:11, :22937:11, :23542:11, :24147:11, :24752:11, :25357:11, :25962:11, :26567:11, :27172:11, :27777:11, :28382:11, :28987:11, :29592:11, :30197:11, :30802:11, :31407:11, :32012:11, :32617:11, :33222:11, :33827:11, :34432:11, :35037:11
                 reset,	// <stdin>:16283:11, :16888:11, :17493:11, :18098:11, :18703:11, :19308:11, :19913:11, :20518:11, :21123:11, :21728:11, :22333:11, :22938:11, :23543:11, :24148:11, :24753:11, :25358:11, :25963:11, :26568:11, :27173:11, :27778:11, :28383:11, :28988:11, :29593:11, :30198:11, :30803:11, :31408:11, :32013:11, :32618:11, :33223:11, :33828:11, :34433:11, :35038:11
  output         sourceReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sourceReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input  [255:0] sourceReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
                 sourceReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sinkResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output         sinkResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output [255:0] sinkResp_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  input          sinkReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sinkReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output [255:0] sinkReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
                 sinkReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sourceResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input          sourceResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input  [255:0] sourceResp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
);

  wire         _sinkBuffered__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _respQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire [255:0] _respQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire         _ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
  wire         sourceReq_ready_0 =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceReq_valid & ~_ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27, :32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/util/Counter.scala:35:26, :36:24
  wire         _GEN = _sinkBuffered__sinkBuffer_1_io_enq_ready & _respQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33, src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  Counter ctr (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
    .clock    (clock),
    .reset    (reset),
    .io_incEn (sourceReq_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_decEn (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_empty (/* unused */),
    .io_full  (_ctr_io_full)
  );
  Queue4_UInt256 respQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (sourceResp_ready),
    .io_enq_valid (sourceResp_valid),
    .io_enq_bits  (sourceResp_bits),
    .io_deq_ready (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_deq_valid (_respQueue_io_deq_valid),
    .io_deq_bits  (_respQueue_io_deq_bits)
  );
  Queue2_Bundle2 sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock          (clock),
    .reset          (reset),
    .io_enq_ready   (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid   (sourceReq_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_enq_bits__1 (sourceReq_bits__1),
    .io_enq_bits__2 (sourceReq_bits__2),
    .io_deq_ready   (sinkReq_ready),
    .io_deq_valid   (sinkReq_valid),
    .io_deq_bits__1 (sinkReq_bits__1),
    .io_deq_bits__2 (sinkReq_bits__2)
  );
  Queue2_UInt256 sinkBuffered__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_1_io_enq_ready),
    .io_enq_valid (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits  (_respQueue_io_deq_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .io_deq_ready (sinkResp_ready),
    .io_deq_valid (sinkResp_valid),
    .io_deq_bits  (sinkResp_bits)
  );
  assign sourceReq_ready = sourceReq_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7, :32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
endmodule

// VCS coverage exclude_file
module ram_2x1(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  R0_addr,
         R0_en,
         R0_clk,
  output R0_data,
  input  W0_addr,
         W0_en,
         W0_clk,
         W0_data
);

  reg Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bool(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:16390:11, :16441:11, :16995:11, :17046:11, :17600:11, :17651:11, :18205:11, :18256:11, :18810:11, :18861:11, :19415:11, :19466:11, :20020:11, :20071:11, :20625:11, :20676:11, :21230:11, :21281:11, :21835:11, :21886:11, :22440:11, :22491:11, :23045:11, :23096:11, :23650:11, :23701:11, :24255:11, :24306:11, :24860:11, :24911:11, :25465:11, :25516:11, :26070:11, :26121:11, :26675:11, :26726:11, :27280:11, :27331:11, :27885:11, :27936:11, :28490:11, :28541:11, :29095:11, :29146:11, :29700:11, :29751:11, :30305:11, :30356:11, :30910:11, :30961:11, :31515:11, :31566:11, :32120:11, :32171:11, :32725:11, :32776:11, :33330:11, :33381:11, :33935:11, :33986:11, :34540:11, :34591:11, :35145:11, :35196:11
         reset,	// <stdin>:16391:11, :16442:11, :16996:11, :17047:11, :17601:11, :17652:11, :18206:11, :18257:11, :18811:11, :18862:11, :19416:11, :19467:11, :20021:11, :20072:11, :20626:11, :20677:11, :21231:11, :21282:11, :21836:11, :21887:11, :22441:11, :22492:11, :23046:11, :23097:11, :23651:11, :23702:11, :24256:11, :24307:11, :24861:11, :24912:11, :25466:11, :25517:11, :26071:11, :26122:11, :26676:11, :26727:11, :27281:11, :27332:11, :27886:11, :27937:11, :28491:11, :28542:11, :29096:11, :29147:11, :29701:11, :29752:11, :30306:11, :30357:11, :30911:11, :30962:11, :31516:11, :31567:11, :32121:11, :32172:11, :32726:11, :32777:11, :33331:11, :33382:11, :33936:11, :33987:11, :34541:11, :34592:11, :35146:11, :35197:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:16390:11, :16441:11, :16995:11, :17046:11, :17600:11, :17651:11, :18205:11, :18256:11, :18810:11, :18861:11, :19415:11, :19466:11, :20020:11, :20071:11, :20625:11, :20676:11, :21230:11, :21281:11, :21835:11, :21886:11, :22440:11, :22491:11, :23045:11, :23096:11, :23650:11, :23701:11, :24255:11, :24306:11, :24860:11, :24911:11, :25465:11, :25516:11, :26070:11, :26121:11, :26675:11, :26726:11, :27280:11, :27331:11, :27885:11, :27936:11, :28490:11, :28541:11, :29095:11, :29146:11, :29700:11, :29751:11, :30305:11, :30356:11, :30910:11, :30961:11, :31515:11, :31566:11, :32120:11, :32171:11, :32725:11, :32776:11, :33330:11, :33381:11, :33935:11, :33986:11, :34540:11, :34591:11, :35145:11, :35196:11
    if (reset) begin	// <stdin>:16390:11, :16441:11, :16995:11, :17046:11, :17600:11, :17651:11, :18205:11, :18256:11, :18810:11, :18861:11, :19415:11, :19466:11, :20020:11, :20071:11, :20625:11, :20676:11, :21230:11, :21281:11, :21835:11, :21886:11, :22440:11, :22491:11, :23045:11, :23096:11, :23650:11, :23701:11, :24255:11, :24306:11, :24860:11, :24911:11, :25465:11, :25516:11, :26070:11, :26121:11, :26675:11, :26726:11, :27280:11, :27331:11, :27885:11, :27936:11, :28490:11, :28541:11, :29095:11, :29146:11, :29700:11, :29751:11, :30305:11, :30356:11, :30910:11, :30961:11, :31515:11, :31566:11, :32120:11, :32171:11, :32725:11, :32776:11, :33330:11, :33381:11, :33935:11, :33986:11, :34540:11, :34591:11, :35145:11, :35196:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:16390:11, :16441:11, :16995:11, :17046:11, :17600:11, :17651:11, :18205:11, :18256:11, :18810:11, :18861:11, :19415:11, :19466:11, :20020:11, :20071:11, :20625:11, :20676:11, :21230:11, :21281:11, :21835:11, :21886:11, :22440:11, :22491:11, :23045:11, :23096:11, :23650:11, :23701:11, :24255:11, :24306:11, :24860:11, :24911:11, :25465:11, :25516:11, :26070:11, :26121:11, :26675:11, :26726:11, :27280:11, :27331:11, :27885:11, :27936:11, :28490:11, :28541:11, :29095:11, :29146:11, :29700:11, :29751:11, :30305:11, :30356:11, :30910:11, :30961:11, :31515:11, :31566:11, :32120:11, :32171:11, :32725:11, :32776:11, :33330:11, :33381:11, :33935:11, :33986:11, :34540:11, :34591:11, :35145:11, :35196:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module elasticMux_1(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_1_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [255:0] io_sink_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire valid = io_select_valid & (~io_select_bits | io_sources_1_valid);	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_1_ready = fire & io_select_bits;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:21
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits = io_select_bits ? io_sources_1_bits : 256'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :20:14, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module elasticDemux_2(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire fire = valid & (io_select_bits ? io_sinks_1_ready : io_sinks_0_ready);	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & ~io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:22
  assign io_sinks_1_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module RowReduceSingle(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
  input          clock,	// <stdin>:16529:11, :17134:11, :17739:11, :18344:11, :18949:11, :19554:11, :20159:11, :20764:11, :21369:11, :21974:11, :22579:11, :23184:11, :23789:11, :24394:11, :24999:11, :25604:11, :26209:11, :26814:11, :27419:11, :28024:11, :28629:11, :29234:11, :29839:11, :30444:11, :31049:11, :31654:11, :32259:11, :32864:11, :33469:11, :34074:11, :34679:11, :35284:11
                 reset,	// <stdin>:16530:11, :17135:11, :17740:11, :18345:11, :18950:11, :19555:11, :20160:11, :20765:11, :21370:11, :21975:11, :22580:11, :23185:11, :23790:11, :24395:11, :25000:11, :25605:11, :26210:11, :26815:11, :27420:11, :28025:11, :28630:11, :29235:11, :29840:11, :30445:11, :31050:11, :31655:11, :32260:11, :32865:11, :33470:11, :34075:11, :34680:11, :35285:11
  output         sourceElem_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input          sourceElem_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input  [255:0] sourceElem_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input          sourceElem_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
                 sinkResult_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  output         sinkResult_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  output [255:0] sinkResult_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  input          batchAddReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output         batchAddReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output [255:0] batchAddReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
                 batchAddReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output         batchAddResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
  input          batchAddResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
  input  [255:0] batchAddResp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
);

  wire         rvLast0_ready;	// src/main/scala/chext/elastic/Arrival.scala:68:28
  wire         _demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _mux_io_sources_1_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [255:0] _mux_io_sink_bits;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _requestResponseGuard_sourceReq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire         _requestResponseGuard_sinkResp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire [255:0] _requestResponseGuard_sinkResp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire         mkJoin_allValid = _mux_io_sink_valid & _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/elastic/Mux.scala:50:21
  wire         mkJoin_fire = _requestResponseGuard_sourceReq_ready & mkJoin_allValid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg          eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         eagerFork_sourceElem_ready_qual1_0 =
    _sinkBuffer_io_enq_ready | eagerFork_regs_0;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_1 = rvLast0_ready | eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_2 =
    _sinkBuffer_1_io_enq_ready | eagerFork_regs_2;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         sourceElem_ready_0 =
    eagerFork_sourceElem_ready_qual1_0 & eagerFork_sourceElem_ready_qual1_1
    & eagerFork_sourceElem_ready_qual1_2;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg          rIsNextFirst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
  assign rvLast0_ready =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceElem_valid & ~eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  always @(posedge clock) begin	// <stdin>:16529:11, :17134:11, :17739:11, :18344:11, :18949:11, :19554:11, :20159:11, :20764:11, :21369:11, :21974:11, :22579:11, :23184:11, :23789:11, :24394:11, :24999:11, :25604:11, :26209:11, :26814:11, :27419:11, :28024:11, :28629:11, :29234:11, :29839:11, :30444:11, :31049:11, :31654:11, :32259:11, :32864:11, :33469:11, :34074:11, :34679:11, :35284:11
    if (reset) begin	// <stdin>:16529:11, :17134:11, :17739:11, :18344:11, :18949:11, :19554:11, :20159:11, :20764:11, :21369:11, :21974:11, :22579:11, :23184:11, :23789:11, :24394:11, :24999:11, :25604:11, :26209:11, :26814:11, :27419:11, :28024:11, :28629:11, :29234:11, :29839:11, :30444:11, :31049:11, :31654:11, :32259:11, :32864:11, :33469:11, :34074:11, :34679:11, :35284:11
      eagerFork_regs_0 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_1 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_2 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      rIsNextFirst <= 1'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, :62:37
    end
    else begin	// <stdin>:16529:11, :17134:11, :17739:11, :18344:11, :18949:11, :19554:11, :20159:11, :20764:11, :21369:11, :21974:11, :22579:11, :23184:11, :23789:11, :24394:11, :24999:11, :25604:11, :26209:11, :26814:11, :27419:11, :28024:11, :28629:11, :29234:11, :29839:11, :30444:11, :31049:11, :31654:11, :32259:11, :32864:11, :33469:11, :34074:11, :34679:11, :35284:11
      eagerFork_regs_0 <=
        eagerFork_sourceElem_ready_qual1_0 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_1 <=
        eagerFork_sourceElem_ready_qual1_1 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_2 <=
        eagerFork_sourceElem_ready_qual1_2 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (rvLast0_ready)	// src/main/scala/chext/elastic/Arrival.scala:68:28
        rIsNextFirst <= sourceElem_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        rIsNextFirst = _RANDOM[/*Zero width*/ 1'b0][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, :62:37, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RequestResponseGuard requestResponseGuard (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .clock             (clock),
    .reset             (reset),
    .sourceReq_ready   (_requestResponseGuard_sourceReq_ready),
    .sourceReq_valid   (mkJoin_allValid),	// src/main/scala/chext/elastic/Join.scala:41:55
    .sourceReq_bits__1 (_mux_io_sink_bits),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .sourceReq_bits__2 (_sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResp_ready    (_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .sinkResp_valid    (_requestResponseGuard_sinkResp_valid),
    .sinkResp_bits     (_requestResponseGuard_sinkResp_bits),
    .sinkReq_ready     (batchAddReq_ready),
    .sinkReq_valid     (batchAddReq_valid),
    .sinkReq_bits__1   (batchAddReq_bits__1),
    .sinkReq_bits__2   (batchAddReq_bits__2),
    .sourceResp_ready  (batchAddResp_ready),
    .sourceResp_valid  (batchAddResp_valid),
    .sourceResp_bits   (batchAddResp_bits)
  );
  Queue2_UInt256 sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_data),
    .io_deq_ready (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid (_sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_io_deq_bits)
  );
  Queue2_Bool sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_1_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_2),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_last),
    .io_deq_ready (_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_sinkBuffer_1_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_1_io_deq_bits)
  );
  Queue2_Bool sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (rvLast0_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits  (rIsNextFirst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
    .io_deq_ready (_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffered__sinkBuffer_io_deq_bits)
  );
  elasticMux_1 mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_1_ready (_mux_io_sources_1_ready),
    .io_sources_1_valid (_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sources_1_bits  (_demux_io_sinks_0_bits),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sink_ready      (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_sink_valid      (_mux_io_sink_valid),
    .io_sink_bits       (_mux_io_sink_bits),
    .io_select_ready    (_mux_io_select_ready),
    .io_select_valid    (_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_select_bits     (~_sinkBuffered__sinkBuffer_io_deq_bits)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:80:15, src/main/scala/chext/elastic/Buffer.scala:189:30
  );
  elasticDemux_2 demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_demux_io_source_ready),
    .io_source_valid  (_requestResponseGuard_sinkResp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .io_source_bits   (_requestResponseGuard_sinkResp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .io_sinks_0_ready (_mux_io_sources_1_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sinks_0_valid (_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_demux_io_sinks_0_bits),
    .io_sinks_1_ready (sinkResult_ready),
    .io_sinks_1_valid (sinkResult_valid),
    .io_sinks_1_bits  (sinkResult_bits),
    .io_select_ready  (_demux_io_select_ready),
    .io_select_valid  (_sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_select_bits   (_sinkBuffer_1_io_deq_bits)	// src/main/scala/chext/elastic/Buffer.scala:208:30
  );
  assign sourceElem_ready = sourceElem_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:87:23
endmodule

module AddRawFN_Pipelined_8_24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
  input         clock,	// <stdin>:35465:11, :36434:11, :37403:11, :38372:11, :39341:11, :40310:11, :41279:11, :42248:11, :43865:11, :44834:11, :45803:11, :46772:11, :47741:11, :48710:11, :49679:11, :50648:11, :52265:11, :53234:11, :54203:11, :55172:11, :56141:11, :57110:11, :58079:11, :59048:11, :60665:11, :61634:11, :62603:11, :63572:11, :64541:11, :65510:11, :66479:11, :67448:11
                io_a_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [9:0]  io_a_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [24:0] io_a_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input         io_b_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [9:0]  io_b_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [24:0] io_b_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output        io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output [9:0]  io_rawOut_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output [26:0] io_rawOut_sig	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
);

  reg  [12:0] stage1_close_reduced2SigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [3:0]  stage1_close_normDistReduced2 =
    stage1_close_reduced2SigSum[12]
      ? 4'h0
      : stage1_close_reduced2SigSum[11]
          ? 4'h1
          : stage1_close_reduced2SigSum[10]
              ? 4'h2
              : stage1_close_reduced2SigSum[9]
                  ? 4'h3
                  : stage1_close_reduced2SigSum[8]
                      ? 4'h4
                      : stage1_close_reduced2SigSum[7]
                          ? 4'h5
                          : stage1_close_reduced2SigSum[6]
                              ? 4'h6
                              : stage1_close_reduced2SigSum[5]
                                  ? 4'h7
                                  : stage1_close_reduced2SigSum[4]
                                      ? 4'h8
                                      : stage1_close_reduced2SigSum[3]
                                          ? 4'h9
                                          : stage1_close_reduced2SigSum[2]
                                              ? 4'hA
                                              : stage1_close_reduced2SigSum[1]
                                                  ? 4'hB
                                                  : 4'hC;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, src/main/scala/chisel3/util/Mux.scala:50:70
  reg  [25:0] stage1_close_sigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [56:0] _GEN =
    {31'h0, stage1_close_sigSum} << {52'h0, stage1_close_normDistReduced2, 1'h0};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :141:59, :178:54, src/main/scala/chisel3/util/Mux.scala:50:70
  reg         stage1_a_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_a_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_a_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [24:0] stage1_a_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [26:0] stage1_close_sSigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [4:0]  stage1_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [8:0]  shift = $signed(9'sh100 >>> stage1_alignDist[4:2]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :182:62, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  reg  [28:0] stage1_far_mainAlignedSigSmaller;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [6:0]  stage1_far_reduced4SigSmaller;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire        _GEN_0 =
    (|(stage1_far_mainAlignedSigSmaller[2:0]))
    | (|(stage1_far_reduced4SigSmaller
         & {shift[1], shift[2], shift[3], shift[4], shift[5], shift[6], shift[7]}));	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :185:{76,83,87,118,144}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56, :77:20, :78:22
  reg         stage1_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [23:0] stage1_far_sigLarger;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [27:0] stage1_far_sigSum =
    {1'h0, stage1_far_sigLarger, 3'h0}
    + (stage1_eqSigns
         ? {1'h0, stage1_far_mainAlignedSigSmaller[28:3], _GEN_0}
         : {1'h1, ~{stage1_far_mainAlignedSigSmaller[28:3], _GEN_0}})
    + {27'h0, ~stage1_eqSigns};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :147:44, :158:8, :185:{10,41,87}, :188:34, :190:{13,34,40}, :191:{58,89}
  reg         stage1_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_closeSubMags;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire        io_rawOut_isZero_0 =
    stage1_addZeros | ~stage1_notNaN_isInfOut & stage1_closeSubMags & ~(|(_GEN[25:24]));	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :178:{54,86}, :179:{46,64,97}, :194:{52,56,97}
  reg         stage1_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [24:0] stage1_b_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_effSignB;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notEqSigns_signZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notNaN_specialCase;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_far_signOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_sDiffExps;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         io_invalidExc_stage1_notSigNaN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  always @(posedge clock) begin	// <stdin>:35465:11, :36434:11, :37403:11, :38372:11, :39341:11, :40310:11, :41279:11, :42248:11, :43865:11, :44834:11, :45803:11, :46772:11, :47741:11, :48710:11, :49679:11, :50648:11, :52265:11, :53234:11, :54203:11, :55172:11, :56141:11, :57110:11, :58079:11, :59048:11, :60665:11, :61634:11, :62603:11, :63572:11, :64541:11, :65510:11, :66479:11, :67448:11
    automatic logic        stage0_eqSigns = io_a_sign == io_b_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:140:41
    automatic logic [9:0]  _GEN_1 = io_a_sExp - io_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43
    automatic logic        _GEN_2 = $signed(_GEN_1) < 10'sh0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :143:56
    automatic logic [4:0]  stage0_modNatAlignDist =
      _GEN_2 ? io_b_sExp[4:0] - io_a_sExp[4:0] : _GEN_1[4:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :142:43, :143:{41,56,74}
    automatic logic        stage0_isMaxAlign =
      (|(_GEN_1[9:5])) & (_GEN_1[9:5] != 5'h1F | _GEN_1[4:0] == 5'h0);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :146:{22,41,49}, :147:{44,53,93}, :150:35
    automatic logic [4:0]  stage0_alignDist =
      stage0_isMaxAlign ? 5'h1F : stage0_modNatAlignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:143:41, :146:49, :150:35
    automatic logic        stage0_notNaN_isInfOut = io_a_isInf | io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:153:50
    automatic logic        stage0_addZeros = io_a_isZero & io_b_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:154:44
    automatic logic        _GEN_3 = $signed(_GEN_1) > -10'sh1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :158:14
    automatic logic [26:0] _GEN_4 = _GEN_3 & _GEN_1[0] ? {io_a_sig, 2'h0} : 27'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :158:{8,14,32,48,63}
    automatic logic [25:0] _GEN_5 =
      _GEN_4[25:0] | (_GEN_3 & ~(_GEN_1[0]) ? {io_a_sig, 1'h0} : 26'h0);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :141:59, :142:43, :158:{8,14,48,74}, :159:{10,34,37,66}
    automatic logic [26:0] _GEN_6 =
      {_GEN_4[26], _GEN_5[25], _GEN_5[24:0] | (_GEN_2 ? io_a_sig : 25'h0)}
      - {io_b_sig[24], io_b_sig, 1'h0};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :141:59, :143:56, :158:{8,74}, :159:77, :160:10, :163:65
    automatic logic [25:0] stage0_close_sigSum =
      $signed(_GEN_6) < 27'sh0 ? 26'h0 - _GEN_6[25:0] : _GEN_6[25:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:143:56, :158:8, :159:10, :163:65, :164:{38,57,64}
    automatic logic [23:0] stage0_far_sigSmaller =
      _GEN_2 ? io_a_sig[23:0] : io_b_sig[23:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :143:56, :170:40
    stage1_close_reduced2SigSum <=
      {|(stage0_close_sigSum[25:24]),
       |(stage0_close_sigSum[23:22]),
       |(stage0_close_sigSum[21:20]),
       |(stage0_close_sigSum[19:18]),
       |(stage0_close_sigSum[17:16]),
       |(stage0_close_sigSum[15:14]),
       |(stage0_close_sigSum[13:12]),
       |(stage0_close_sigSum[11:10]),
       |(stage0_close_sigSum[9:8]),
       |(stage0_close_sigSum[7:6]),
       |(stage0_close_sigSum[5:4]),
       |(stage0_close_sigSum[3:2]),
       |(stage0_close_sigSum[1:0])};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :164:{38,102}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:103:{33,54}, :106:{15,57}, :107:20
    stage1_close_sigSum <= stage0_close_sigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :164:38
    stage1_a_isNaN <= io_a_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_isInf <= io_a_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sign <= io_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sExp <= io_a_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sig <= io_a_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_close_sSigSum <= _GEN_6;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :163:65
    stage1_alignDist <= stage0_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :150:35
    stage1_far_mainAlignedSigSmaller <= {stage0_far_sigSmaller, 5'h0} >> stage0_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :146:{22,41}, :150:35, :170:40, :171:{68,74}
    stage1_far_reduced4SigSmaller <=
      {|(stage0_far_sigSmaller[23:22]),
       |(stage0_far_sigSmaller[21:18]),
       |(stage0_far_sigSmaller[17:14]),
       |(stage0_far_sigSmaller[13:10]),
       |(stage0_far_sigSmaller[9:6]),
       |(stage0_far_sigSmaller[5:2]),
       |(stage0_far_sigSmaller[1:0])};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :170:40, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:120:{33,54}, :123:{15,57}, :124:20
    stage1_eqSigns <= stage0_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41
    stage1_far_sigLarger <= _GEN_2 ? io_b_sig[23:0] : io_a_sig[23:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :143:56, :169:39
    stage1_addZeros <= stage0_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :154:44
    stage1_notNaN_isInfOut <= stage0_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :153:50
    stage1_closeSubMags <=
      ~stage0_eqSigns & ~stage0_isMaxAlign & stage0_modNatAlignDist < 5'h2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41, :143:41, :146:49, :151:{35,51,67,91}
    stage1_b_isNaN <= io_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_isInf <= io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_sExp <= io_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_sig <= io_b_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_effSignB <= io_b_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_notEqSigns_signZero <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :141:59
    stage1_notNaN_specialCase <= stage0_notNaN_isInfOut | stage0_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :153:50, :154:44, :155:61
    stage1_far_signOut <= _GEN_2 ? io_b_sign : io_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :143:56, :168:37
    stage1_sDiffExps <= _GEN_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :142:43
    io_invalidExc_stage1_notSigNaN_invalidExc <=
      io_a_isInf & io_b_isInf & ~stage0_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41, :151:35, :152:70
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      automatic logic [31:0] _RANDOM[0:7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        stage1_close_reduced2SigSum = _RANDOM[3'h0][12:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_close_sigSum = {_RANDOM[3'h0][31:13], _RANDOM[3'h1][6:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_isNaN = _RANDOM[3'h1][7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_isInf = _RANDOM[3'h1][8];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sign = _RANDOM[3'h1][10];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sExp = _RANDOM[3'h1][20:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sig = {_RANDOM[3'h1][31:21], _RANDOM[3'h2][13:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_close_sSigSum = {_RANDOM[3'h2][31:14], _RANDOM[3'h3][8:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_alignDist = _RANDOM[3'h3][13:9];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_mainAlignedSigSmaller = {_RANDOM[3'h3][31:14], _RANDOM[3'h4][10:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_reduced4SigSmaller = _RANDOM[3'h4][17:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_eqSigns = _RANDOM[3'h4][18];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_sigLarger = {_RANDOM[3'h4][31:19], _RANDOM[3'h5][10:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_addZeros = _RANDOM[3'h5][11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notNaN_isInfOut = _RANDOM[3'h5][12];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_closeSubMags = _RANDOM[3'h5][13];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_isNaN = _RANDOM[3'h5][14];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_isInf = _RANDOM[3'h5][15];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_sExp = _RANDOM[3'h5][27:18];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_sig = {_RANDOM[3'h5][31:28], _RANDOM[3'h6][20:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_effSignB = _RANDOM[3'h6][21];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notEqSigns_signZero = _RANDOM[3'h6][22];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notNaN_specialCase = _RANDOM[3'h6][23];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_signOut = _RANDOM[3'h6][24];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_sDiffExps = {_RANDOM[3'h6][31:25], _RANDOM[3'h7][2:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        io_invalidExc_stage1_notSigNaN_invalidExc = _RANDOM[3'h7][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_invalidExc =
    stage1_a_isNaN & ~(stage1_a_sig[22]) | stage1_b_isNaN & ~(stage1_b_sig[22])
    | io_invalidExc_stage1_notSigNaN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :214:71, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/common.scala:82:{46,49,56}
  assign io_rawOut_isNaN = stage1_a_isNaN | stage1_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :218:34
  assign io_rawOut_isInf = stage1_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
  assign io_rawOut_isZero = io_rawOut_isZero_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15, :194:52
  assign io_rawOut_sign =
    stage1_eqSigns & stage1_a_sign | stage1_a_isInf & stage1_a_sign | stage1_b_isInf
    & stage1_effSignB | io_rawOut_isZero_0 & ~stage1_eqSigns & stage1_notEqSigns_signZero
    | ~stage1_notNaN_specialCase & stage1_closeSubMags & (|(_GEN[25:24]))
    & (stage1_a_sign ^ $signed(stage1_close_sSigSum) < 27'sh0)
    | ~stage1_notNaN_specialCase & ~stage1_closeSubMags & stage1_far_signOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :158:8, :178:{54,86}, :179:{64,97}, :180:{68,89}, :188:34, :194:52, :197:20, :198:22, :199:22, :200:47, :201:10, :202:{11,54}, :203:{37,55}
  assign io_rawOut_sExp =
    (stage1_closeSubMags | $signed(stage1_sDiffExps) < 10'sh0
       ? stage1_b_sExp
       : stage1_a_sExp)
    - {5'h0,
       stage1_closeSubMags
         ? {stage1_close_normDistReduced2, 1'h0}
         : {4'h0, ~stage1_eqSigns}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :143:56, :146:{22,41}, :177:69, :188:34, :208:{10,28,46}, :209:{9,14}, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_rawOut_sig =
    stage1_closeSubMags
      ? {_GEN[25:0], 1'h0}
      : stage1_eqSigns
          ? {stage1_far_sigSum[27:2], stage1_far_sigSum[1] | stage1_far_sigSum[0]}
          : stage1_far_sigSum[26:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :178:{54,86}, :191:89, :192:{36,86,92,108}, :212:39
endmodule

module AddRecFN_Pipelined_8_24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
  input         clock,	// <stdin>:36060:11, :37029:11, :37998:11, :38967:11, :39936:11, :40905:11, :41874:11, :42843:11, :44460:11, :45429:11, :46398:11, :47367:11, :48336:11, :49305:11, :50274:11, :51243:11, :52860:11, :53829:11, :54798:11, :55767:11, :56736:11, :57705:11, :58674:11, :59643:11, :61260:11, :62229:11, :63198:11, :64167:11, :65136:11, :66105:11, :67074:11, :68043:11
  input  [32:0] io_a,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
                io_b,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
);

  wire [32:0] _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:258:41
  wire        _addRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire [9:0]  _addRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire [26:0] _addRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  reg  [32:0] addRawFN_io_a_stage1_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] addRawFN_io_b_stage1_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [26:0] roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] io_out_stage4_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  always @(posedge clock) begin	// <stdin>:36060:11, :37029:11, :37998:11, :38967:11, :39936:11, :40905:11, :41874:11, :42843:11, :44460:11, :45429:11, :46398:11, :47367:11, :48336:11, :49305:11, :50274:11, :51243:11, :52860:11, :53829:11, :54798:11, :55767:11, :56736:11, :57705:11, :58674:11, :59643:11, :61260:11, :62229:11, :63198:11, :64167:11, :65136:11, :66105:11, :67074:11, :68043:11
    addRawFN_io_a_stage1_a <= io_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    addRawFN_io_b_stage1_b <= io_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc <= _addRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN <= _addRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf <= _addRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero <= _addRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign <= _addRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp <= _addRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig <= _addRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    io_out_stage4_roundRawFNToRecFN_out <= _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :258:41
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      automatic logic [31:0] _RANDOM[0:4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        addRawFN_io_a_stage1_a = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        addRawFN_io_b_stage1_b = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][2:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc = _RANDOM[3'h2][6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN = _RANDOM[3'h2][7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf = _RANDOM[3'h2][8];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero = _RANDOM[3'h2][9];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign = _RANDOM[3'h2][10];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp = _RANDOM[3'h2][20:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig =
          {_RANDOM[3'h2][31:21], _RANDOM[3'h3][15:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        io_out_stage4_roundRawFNToRecFN_out = {_RANDOM[3'h3][31:25], _RANDOM[3'h4][25:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddRawFN_Pipelined_8_24 addRawFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
    .clock            (clock),
    .io_a_isNaN       ((&(addRawFN_io_a_stage1_a[31:30])) & addRawFN_io_a_stage1_a[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_a_isInf
      ((&(addRawFN_io_a_stage1_a[31:30])) & ~(addRawFN_io_a_stage1_a[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_a_isZero      (~(|(addRawFN_io_a_stage1_a[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_a_sign        (addRawFN_io_a_stage1_a[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_a_sExp        ({1'h0, addRawFN_io_a_stage1_a[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
    .io_a_sig
      ({1'h0, |(addRawFN_io_a_stage1_a[31:29]), addRawFN_io_a_stage1_a[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_b_isNaN       ((&(addRawFN_io_b_stage1_b[31:30])) & addRawFN_io_b_stage1_b[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_b_isInf
      ((&(addRawFN_io_b_stage1_b[31:30])) & ~(addRawFN_io_b_stage1_b[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_b_isZero      (~(|(addRawFN_io_b_stage1_b[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_b_sign        (addRawFN_io_b_stage1_b[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_b_sExp        ({1'h0, addRawFN_io_b_stage1_b[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
    .io_b_sig
      ({1'h0, |(addRawFN_io_b_stage1_b[31:29]), addRawFN_io_b_stage1_b[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_invalidExc    (_addRawFN_io_invalidExc),
    .io_rawOut_isNaN  (_addRawFN_io_rawOut_isNaN),
    .io_rawOut_isInf  (_addRawFN_io_rawOut_isInf),
    .io_rawOut_isZero (_addRawFN_io_rawOut_isZero),
    .io_rawOut_sign   (_addRawFN_io_rawOut_sign),
    .io_rawOut_sExp   (_addRawFN_io_rawOut_sExp),
    .io_rawOut_sig    (_addRawFN_io_rawOut_sig)
  );
  RoundRawFNToRecFN_e8_s24 roundRawFNToRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:258:41
    .io_invalidExc (roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isNaN   (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isInf   (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isZero  (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sign    (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sExp    (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sig     (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_out        (_roundRawFNToRecFN_io_out)
  );
  assign io_out = io_out_stage4_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
endmodule

module AddFp_Pipelined_8_23(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15
  input         clock,	// <stdin>:36168:11, :37137:11, :38106:11, :39075:11, :40044:11, :41013:11, :41982:11, :42951:11, :44568:11, :45537:11, :46506:11, :47475:11, :48444:11, :49413:11, :50382:11, :51351:11, :52968:11, :53937:11, :54906:11, :55875:11, :56844:11, :57813:11, :58782:11, :59751:11, :61368:11, :62337:11, :63306:11, :64275:11, :65244:11, :66213:11, :67182:11, :68151:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
);

  wire [32:0] _addRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32
  wire        addRecFN_io_a_rawIn_isZeroExpIn = io_in_a_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  addRecFN_io_a_rawIn_normDist =
    io_in_a_mantissa[22]
      ? 5'h0
      : io_in_a_mantissa[21]
          ? 5'h1
          : io_in_a_mantissa[20]
              ? 5'h2
              : io_in_a_mantissa[19]
                  ? 5'h3
                  : io_in_a_mantissa[18]
                      ? 5'h4
                      : io_in_a_mantissa[17]
                          ? 5'h5
                          : io_in_a_mantissa[16]
                              ? 5'h6
                              : io_in_a_mantissa[15]
                                  ? 5'h7
                                  : io_in_a_mantissa[14]
                                      ? 5'h8
                                      : io_in_a_mantissa[13]
                                          ? 5'h9
                                          : io_in_a_mantissa[12]
                                              ? 5'hA
                                              : io_in_a_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_a_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_a_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_a_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_a_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_a_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_a_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_a_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_a_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_a_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_a_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _addRecFN_io_a_rawIn_subnormFract_T =
    {31'h0, io_in_a_mantissa} << addRecFN_io_a_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _addRecFN_io_a_rawIn_adjustedExp_T_4 =
    (addRecFN_io_a_rawIn_isZeroExpIn
       ? {4'hF, ~addRecFN_io_a_rawIn_normDist}
       : {1'h0, io_in_a_exponent})
    + {7'h20, addRecFN_io_a_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _addRecFN_io_a_T_2 =
    addRecFN_io_a_rawIn_isZeroExpIn & ~(|io_in_a_mantissa)
      ? 3'h0
      : _addRecFN_io_a_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        addRecFN_io_b_rawIn_isZeroExpIn = io_in_b_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  addRecFN_io_b_rawIn_normDist =
    io_in_b_mantissa[22]
      ? 5'h0
      : io_in_b_mantissa[21]
          ? 5'h1
          : io_in_b_mantissa[20]
              ? 5'h2
              : io_in_b_mantissa[19]
                  ? 5'h3
                  : io_in_b_mantissa[18]
                      ? 5'h4
                      : io_in_b_mantissa[17]
                          ? 5'h5
                          : io_in_b_mantissa[16]
                              ? 5'h6
                              : io_in_b_mantissa[15]
                                  ? 5'h7
                                  : io_in_b_mantissa[14]
                                      ? 5'h8
                                      : io_in_b_mantissa[13]
                                          ? 5'h9
                                          : io_in_b_mantissa[12]
                                              ? 5'hA
                                              : io_in_b_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_b_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_b_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_b_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_b_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_b_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_b_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_b_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_b_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_b_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_b_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _addRecFN_io_b_rawIn_subnormFract_T =
    {31'h0, io_in_b_mantissa} << addRecFN_io_b_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _addRecFN_io_b_rawIn_adjustedExp_T_4 =
    (addRecFN_io_b_rawIn_isZeroExpIn
       ? {4'hF, ~addRecFN_io_b_rawIn_normDist}
       : {1'h0, io_in_b_exponent})
    + {7'h20, addRecFN_io_b_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _addRecFN_io_b_T_2 =
    addRecFN_io_b_rawIn_isZeroExpIn & ~(|io_in_b_mantissa)
      ? 3'h0
      : _addRecFN_io_b_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        io_out_rawIn_isInf = (&(_addRecFN_io_out[31:30])) & ~(_addRecFN_io_out[29]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
  wire        io_out_isSubnormal = $signed({1'h0, _addRecFN_io_out[31:23]}) < 10'sh82;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, :294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
  wire [23:0] _io_out_denormFract_T_1 =
    {1'h0, |(_addRecFN_io_out[31:29]), _addRecFN_io_out[22:1]} >> 5'h1
    - _addRecFN_io_out[27:23];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, :294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:52:{35,47}, :53:{38,42}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, src/main/scala/chisel3/util/Mux.scala:50:70
  AddRecFN_Pipelined_8_24 addRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32
    .clock  (clock),
    .io_a
      ({io_in_a_sign,
        _addRecFN_io_a_T_2[2:1],
        _addRecFN_io_a_T_2[0] | (&(_addRecFN_io_a_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_a_mantissa),
        _addRecFN_io_a_rawIn_adjustedExp_T_4[5:0],
        addRecFN_io_a_rawIn_isZeroExpIn
          ? {_addRecFN_io_a_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_a_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_b
      ({io_in_b_sign,
        _addRecFN_io_b_T_2[2:1],
        _addRecFN_io_b_T_2[0] | (&(_addRecFN_io_b_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_b_mantissa),
        _addRecFN_io_b_rawIn_adjustedExp_T_4[5:0],
        addRecFN_io_b_rawIn_isZeroExpIn
          ? {_addRecFN_io_b_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_b_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_out (_addRecFN_io_out)
  );
  assign io_out_sign = _addRecFN_io_out[32];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
  assign io_out_exponent =
    (io_out_isSubnormal ? 8'h0 : _addRecFN_io_out[30:23] + 8'h7F)
    | {8{(&(_addRecFN_io_out[31:30])) & _addRecFN_io_out[29] | io_out_rawIn_isInf}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}, :57:33
  assign io_out_mantissa =
    io_out_isSubnormal
      ? _io_out_denormFract_T_1[22:0]
      : io_out_rawIn_isInf ? 23'h0 : _addRecFN_io_out[22:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :53:{42,60}, :62:16, :64:20, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:57:33, :61:49
endmodule

module OpAdd(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
  input         clock,	// <stdin>:36412:11, :37381:11, :38350:11, :39319:11, :40288:11, :41257:11, :42226:11, :43195:11, :44812:11, :45781:11, :46750:11, :47719:11, :48688:11, :49657:11, :50626:11, :51595:11, :53212:11, :54181:11, :55150:11, :56119:11, :57088:11, :58057:11, :59026:11, :59995:11, :61612:11, :62581:11, :63550:11, :64519:11, :65488:11, :66457:11, :67426:11, :68395:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
);

  wire        _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [7:0]  _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [22:0] _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [31:0] in_a__ = {io_in_a_sign, io_in_a_exponent, io_in_a_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:23:21
  wire [31:0] in_b__ = {io_in_b_sign, io_in_b_exponent, io_in_b_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:24:21
  wire [31:0] out__ =
    {_module_io_out_sign, _module_io_out_exponent, _module_io_out_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :38:24
  AddFp_Pipelined_8_23 module_0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
    .clock            (clock),
    .io_in_a_sign     (io_in_a_sign),
    .io_in_a_exponent (io_in_a_exponent),
    .io_in_a_mantissa (io_in_a_mantissa),
    .io_in_b_sign     (io_in_b_sign),
    .io_in_b_exponent (io_in_b_exponent),
    .io_in_b_mantissa (io_in_b_mantissa),
    .io_out_sign      (_module_io_out_sign),
    .io_out_exponent  (_module_io_out_exponent),
    .io_out_mantissa  (_module_io_out_mantissa)
  );
  assign io_out_sign = _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
  assign io_out_exponent = _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
  assign io_out_mantissa = _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
endmodule

module Counter_33(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:43217:11, :51617:11, :60017:11, :68417:11
         reset,	// <stdin>:43218:11, :51618:11, :60018:11, :68418:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:43217:11, :51617:11, :60017:11, :68417:11
    if (reset)	// <stdin>:43217:11, :51617:11, :60017:11, :68417:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_8x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [2:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:43241:11, :51641:11, :60041:11, :68441:11
                 reset,	// <stdin>:43242:11, :51642:11, :60042:11, :68442:11
                 io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:19
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19
  assign io_enq_ready = ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:43241:11, :51641:11, :60041:11, :68441:11
    if (reset) begin	// <stdin>:43241:11, :51641:11, :60041:11, :68441:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:43241:11, :51641:11, :60041:11, :68441:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Wrapper_1(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  input          clock,	// <stdin>:43292:11, :51692:11, :60092:11, :68492:11
                 reset,	// <stdin>:43293:11, :51693:11, :60093:11, :68493:11
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input  [255:0] source_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
                 source_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output [255:0] sink_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
                 moduleIn__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
                 moduleIn__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
  input  [255:0] moduleOut	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:27:21
);

  wire _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
  wire _ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
  wire source_ready_0 = ~_ctr_io_full & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21, :56:33, src/main/scala/chext/util/Counter.scala:33:17
  wire _qOutput_io_enq_valid_T = source_ready_0 & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:56:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_3;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  always @(posedge clock) begin	// <stdin>:43292:11, :51692:11, :60092:11, :68492:11
    qOutput_io_enq_valid_r <= _qOutput_io_enq_valid_T;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
    qOutput_io_enq_valid_r_1 <= qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_2 <= qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_3 <= qOutput_io_enq_valid_r_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        qOutput_io_enq_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Counter_33 ctr (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_qOutput_io_enq_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (sink_ready & _qOutput_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_full  (_ctr_io_full)
  );
  Queue8_UInt256 qOutput (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (qOutput_io_enq_valid_r_3),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    .io_enq_bits  (moduleOut),
    .io_deq_ready (sink_ready),
    .io_deq_valid (_qOutput_io_deq_valid),
    .io_deq_bits  (sink_bits)
  );
  assign source_ready = source_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :56:33
  assign sink_valid = _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :42:25
  assign moduleIn__1 = source_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  assign moduleIn__2 = source_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
endmodule

module BatchAdd(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:62:7
  input          clock,	// <stdin>:43344:11, :51744:11, :60144:11, :68544:11
                 reset,	// <stdin>:43345:11, :51745:11, :60145:11, :68545:11
  output         req_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          req_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input  [255:0] req_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
                 req_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          resp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output         resp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output [255:0] resp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
);

  wire [255:0] _wrapper_moduleIn__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire [255:0] _wrapper_moduleIn__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire         _add7_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add7_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add7_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add6_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add6_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add6_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add5_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add5_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add5_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add4_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add4_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add4_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add3_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add3_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add3_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add2_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add2_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add2_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add1_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add1_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add1_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add0_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add0_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add0_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  OpAdd add0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add0_io_out_sign),
    .io_out_exponent  (_add0_io_out_exponent),
    .io_out_mantissa  (_add0_io_out_mantissa)
  );
  OpAdd add1 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[63]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[62:55]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[54:32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[63]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[62:55]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[54:32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add1_io_out_sign),
    .io_out_exponent  (_add1_io_out_exponent),
    .io_out_mantissa  (_add1_io_out_mantissa)
  );
  OpAdd add2 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[95]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[94:87]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[86:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[95]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[94:87]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[86:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add2_io_out_sign),
    .io_out_exponent  (_add2_io_out_exponent),
    .io_out_mantissa  (_add2_io_out_mantissa)
  );
  OpAdd add3 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[127]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[126:119]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[118:96]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[127]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[126:119]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[118:96]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add3_io_out_sign),
    .io_out_exponent  (_add3_io_out_exponent),
    .io_out_mantissa  (_add3_io_out_mantissa)
  );
  OpAdd add4 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[159]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[158:151]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[150:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[159]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[158:151]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[150:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add4_io_out_sign),
    .io_out_exponent  (_add4_io_out_exponent),
    .io_out_mantissa  (_add4_io_out_mantissa)
  );
  OpAdd add5 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[191]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[190:183]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[182:160]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[191]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[190:183]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[182:160]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add5_io_out_sign),
    .io_out_exponent  (_add5_io_out_exponent),
    .io_out_mantissa  (_add5_io_out_mantissa)
  );
  OpAdd add6 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[223]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[222:215]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[214:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[223]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[222:215]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[214:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add6_io_out_sign),
    .io_out_exponent  (_add6_io_out_exponent),
    .io_out_mantissa  (_add6_io_out_mantissa)
  );
  OpAdd add7 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[255]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[254:247]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[246:224]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[255]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[254:247]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[246:224]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add7_io_out_sign),
    .io_out_exponent  (_add7_io_out_exponent),
    .io_out_mantissa  (_add7_io_out_mantissa)
  );
  Wrapper_1 wrapper (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
    .clock          (clock),
    .reset          (reset),
    .source_ready   (req_ready),
    .source_valid   (req_valid),
    .source_bits__1 (req_bits__1),
    .source_bits__2 (req_bits__2),
    .sink_ready     (resp_ready),
    .sink_valid     (resp_valid),
    .sink_bits      (resp_bits),
    .moduleIn__1    (_wrapper_moduleIn__1),
    .moduleIn__2    (_wrapper_moduleIn__2),
    .moduleOut
      ({_add7_io_out_sign,
        _add7_io_out_exponent,
        _add7_io_out_mantissa,
        _add6_io_out_sign,
        _add6_io_out_exponent,
        _add6_io_out_mantissa,
        _add5_io_out_sign,
        _add5_io_out_exponent,
        _add5_io_out_mantissa,
        _add4_io_out_sign,
        _add4_io_out_exponent,
        _add4_io_out_mantissa,
        _add3_io_out_sign,
        _add3_io_out_exponent,
        _add3_io_out_mantissa,
        _add2_io_out_sign,
        _add2_io_out_exponent,
        _add2_io_out_mantissa,
        _add1_io_out_sign,
        _add1_io_out_exponent,
        _add1_io_out_mantissa,
        _add0_io_out_sign,
        _add0_io_out_exponent,
        _add0_io_out_mantissa})	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20, :90:52
  );
endmodule

// VCS coverage exclude_file
module ram_16x5(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [3:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [4:0] R0_data,
  input  [3:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [4:0] W0_data
);

  reg [4:0] Memory[0:15];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[3:0]] = _RANDOM_MEM[4:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 5'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue16_UInt5(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:43568:11, :51968:11, :60368:11, :68768:11
               reset,	// <stdin>:43569:11, :51969:11, :60369:11, :68769:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [3:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [3:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:43568:11, :51968:11, :60368:11, :68768:11
    if (reset) begin	// <stdin>:43568:11, :51968:11, :60368:11, :68768:11
      enq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 4'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:43568:11, :51968:11, :60368:11, :68768:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 4'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_16x5 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x3(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [2:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [2:0] W0_data
);

  reg [2:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt3(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:43670:11, :52070:11, :60470:11, :68870:11
               reset,	// <stdin>:43671:11, :52071:11, :60471:11, :68871:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:43670:11, :52070:11, :60470:11, :68870:11
    if (reset) begin	// <stdin>:43670:11, :52070:11, :60470:11, :68870:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:43670:11, :52070:11, :60470:11, :68870:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x3 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module elasticBasicArbiter_2(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input          clock,	// <stdin>:43721:11, :52121:11, :60521:11, :68921:11
                 reset,	// <stdin>:43722:11, :52122:11, :60522:11, :68922:11
  output         io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_0_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_0_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_1_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_1_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_2_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_2_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_3_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_3_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_3_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_3_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_4_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_4_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_4_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_4_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_5_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_5_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_5_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_5_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_6_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_6_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_6_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_6_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sources_7_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sources_7_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [255:0] io_sources_7_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sources_7_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [255:0] io_sink_bits__1,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
                 io_sink_bits__2,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input          io_select_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output         io_select_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [2:0]   io_select_bits	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire              _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire              _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  reg  [2:0]        chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire              _chooser_rrChoice_T_4 =
    chooser_lastChoice == 3'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire              _chooser_rrChoice_T_6 =
    chooser_lastChoice < 3'h2 & io_sources_2_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire              _chooser_rrChoice_T_8 =
    chooser_lastChoice < 3'h3 & io_sources_3_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire              _chooser_rrChoice_T_10 =
    ~(chooser_lastChoice[2]) & io_sources_4_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire              _chooser_rrChoice_T_12 =
    chooser_lastChoice < 3'h5 & io_sources_5_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [2:0]        _chooser_rrChoice_T_17 =
    {2'h3, ~(chooser_lastChoice[2:1] != 2'h3 & io_sources_6_valid)};	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]        chooser_rrChoice =
    (&chooser_lastChoice)
      ? 3'h0
      : _chooser_rrChoice_T_4
          ? 3'h1
          : _chooser_rrChoice_T_6
              ? 3'h2
              : _chooser_rrChoice_T_8
                  ? 3'h3
                  : _chooser_rrChoice_T_10
                      ? 3'h4
                      : _chooser_rrChoice_T_12 ? 3'h5 : _chooser_rrChoice_T_17;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]        chooser_priorityChoice =
    io_sources_0_valid
      ? 3'h0
      : io_sources_1_valid
          ? 3'h1
          : io_sources_2_valid
              ? 3'h2
              : io_sources_3_valid
                  ? 3'h3
                  : io_sources_4_valid
                      ? 3'h4
                      : io_sources_5_valid ? 3'h5 : {2'h3, ~io_sources_6_valid};	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [7:0]        _GEN =
    {{io_sources_7_valid},
     {io_sources_6_valid},
     {io_sources_5_valid},
     {io_sources_4_valid},
     {io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [2:0]        choice =
    _GEN[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [7:0][255:0] _GEN_0 =
    {{io_sources_7_bits__1},
     {io_sources_6_bits__1},
     {io_sources_5_bits__1},
     {io_sources_4_bits__1},
     {io_sources_3_bits__1},
     {io_sources_2_bits__1},
     {io_sources_1_bits__1},
     {io_sources_0_bits__1}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [7:0][255:0] _GEN_1 =
    {{io_sources_7_bits__2},
     {io_sources_6_bits__2},
     {io_sources_5_bits__2},
     {io_sources_4_bits__2},
     {io_sources_3_bits__2},
     {io_sources_2_bits__2},
     {io_sources_1_bits__2},
     {io_sources_0_bits__2}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire              fire =
    _GEN[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:189:30, :208:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:43721:11, :52121:11, :60521:11, :68921:11
    if (reset)	// <stdin>:43721:11, :52121:11, :60521:11, :68921:11
      chooser_lastChoice <= 3'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 3'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 3'h1;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else if (_chooser_rrChoice_T_6)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 3'h2;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else if (_chooser_rrChoice_T_8)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 3'h3;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else if (_chooser_rrChoice_T_10)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 3'h4;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13
        else if (_chooser_rrChoice_T_12)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 3'h5;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= _chooser_rrChoice_T_17;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_Bundle2 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock          (clock),
    .reset          (reset),
    .io_enq_ready   (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid   (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits__1 (_GEN_0[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits__2 (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready   (io_sink_ready),
    .io_deq_valid   (io_sink_valid),
    .io_deq_bits__1 (io_sink_bits__1),
    .io_deq_bits__2 (io_sink_bits__2)
  );
  Queue2_UInt3 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits  (choice),	// src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready (io_select_ready),
    .io_deq_valid (io_select_valid),
    .io_deq_bits  (io_select_bits)
  );
  assign io_sources_0_ready = fire & choice == 3'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:24:35, :28:8
  assign io_sources_1_ready = fire & choice == 3'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_2_ready = fire & choice == 3'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_3_ready = fire & choice == 3'h3;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_4_ready = fire & choice == 3'h4;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
  assign io_sources_5_ready = fire & choice == 3'h5;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
  assign io_sources_6_ready = fire & choice == 3'h6;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
  assign io_sources_7_ready = fire & (&choice);	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
endmodule

module elasticDemux_34(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_2_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_3_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_4_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_4_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_4_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_5_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_5_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_5_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_6_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_6_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_6_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_7_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_7_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_7_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [2:0]   io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [7:0] _GEN =
    {{io_sinks_7_ready},
     {io_sinks_6_ready},
     {io_sinks_5_ready},
     {io_sinks_4_ready},
     {io_sinks_3_ready},
     {io_sinks_2_ready},
     {io_sinks_1_ready},
     {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 3'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 3'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 3'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = valid & io_select_bits == 3'h3;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_3_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_valid = valid & io_select_bits == 3'h4;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_4_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_5_valid = valid & io_select_bits == 3'h5;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_5_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_6_valid = valid & io_select_bits == 3'h6;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_6_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_7_valid = valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_7_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

// VCS coverage exclude_file
module ram_32x257(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [4:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [256:0] R0_data,
  input  [4:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [256:0] W0_data
);

  reg [256:0] Memory[0:31];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[4:0]] = _RANDOM_MEM[256:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 257'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue32_DataLast(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:69116:11, :69167:11, :69218:11, :69269:11, :69320:11, :69371:11, :69422:11, :69473:11, :69524:11, :69575:11, :69626:11, :69677:11, :69728:11, :69779:11, :69830:11, :69881:11, :69932:11, :69983:11, :70034:11, :70085:11, :70136:11, :70187:11, :70238:11, :70289:11, :70340:11, :70391:11, :70442:11, :70493:11, :70544:11, :70595:11, :70646:11, :70697:11
                 reset,	// <stdin>:69117:11, :69168:11, :69219:11, :69270:11, :69321:11, :69372:11, :69423:11, :69474:11, :69525:11, :69576:11, :69627:11, :69678:11, :69729:11, :69780:11, :69831:11, :69882:11, :69933:11, :69984:11, :70035:11, :70086:11, :70137:11, :70188:11, :70239:11, :70290:11, :70341:11, :70392:11, :70443:11, :70494:11, :70545:11, :70596:11, :70647:11, :70698:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [256:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [4:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [4:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:69116:11, :69167:11, :69218:11, :69269:11, :69320:11, :69371:11, :69422:11, :69473:11, :69524:11, :69575:11, :69626:11, :69677:11, :69728:11, :69779:11, :69830:11, :69881:11, :69932:11, :69983:11, :70034:11, :70085:11, :70136:11, :70187:11, :70238:11, :70289:11, :70340:11, :70391:11, :70442:11, :70493:11, :70544:11, :70595:11, :70646:11, :70697:11
    if (reset) begin	// <stdin>:69116:11, :69167:11, :69218:11, :69269:11, :69320:11, :69371:11, :69422:11, :69473:11, :69524:11, :69575:11, :69626:11, :69677:11, :69728:11, :69779:11, :69830:11, :69881:11, :69932:11, :69983:11, :70034:11, :70085:11, :70136:11, :70187:11, :70238:11, :70289:11, :70340:11, :70391:11, :70442:11, :70493:11, :70544:11, :70595:11, :70646:11, :70697:11
      enq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:69116:11, :69167:11, :69218:11, :69269:11, :69320:11, :69371:11, :69422:11, :69473:11, :69524:11, :69575:11, :69626:11, :69677:11, :69728:11, :69779:11, :69830:11, :69881:11, :69932:11, :69983:11, :70034:11, :70085:11, :70136:11, :70187:11, :70238:11, :70289:11, :70340:11, :70391:11, :70442:11, :70493:11, :70544:11, :70595:11, :70646:11, :70697:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][4:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][9:5];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][10];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_32x257 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Counter_37(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
  input        clock,	// <stdin>:70748:11, :72538:11
               reset,	// <stdin>:70749:11, :72539:11
               sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:11:16
  output [4:0] sink_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:11:16
);

  reg [4:0] counter;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:12:32
  always @(posedge clock) begin	// <stdin>:70748:11, :72538:11
    if (reset)	// <stdin>:70748:11, :72538:11
      counter <= 5'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:12:32
    else if (sink_ready) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:11:16
      if (&counter)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:12:32, :17:18
        counter <= 5'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:12:32
      else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:17:18
        counter <= counter + 5'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:12:32, :20:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
        counter = _RANDOM[/*Zero width*/ 1'b0][4:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7, :12:32
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign sink_bits = counter;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:6:7, :12:32
endmodule

module elasticDemux_38(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_2_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_3_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_3_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_3_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_3_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_4_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_4_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_4_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_4_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_5_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_5_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_5_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_5_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_6_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_6_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_6_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_6_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_7_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_7_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_7_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_7_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_8_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_8_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_8_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_8_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_9_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_9_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_9_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_9_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_10_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_10_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_10_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_10_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_11_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_11_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_11_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_11_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_12_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_12_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_12_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_12_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_13_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_13_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_13_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_13_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_14_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_14_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_14_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_14_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_15_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_15_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_15_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_15_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_16_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_16_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_16_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_16_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_17_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_17_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_17_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_17_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_18_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_18_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_18_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_18_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_19_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_19_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_19_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_19_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_20_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_20_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_20_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_20_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_21_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_21_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_21_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_21_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_22_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_22_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_22_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_22_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_23_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_23_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_23_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_23_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_24_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_24_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_24_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_24_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_25_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_25_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_25_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_25_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_26_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_26_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_26_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_26_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_27_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_27_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_27_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_27_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_28_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_28_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_28_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_28_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_29_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_29_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_29_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_29_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_30_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_30_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_30_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_30_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_31_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_31_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_31_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_31_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [4:0]   io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire [31:0] _GEN =
    {{io_sinks_31_ready},
     {io_sinks_30_ready},
     {io_sinks_29_ready},
     {io_sinks_28_ready},
     {io_sinks_27_ready},
     {io_sinks_26_ready},
     {io_sinks_25_ready},
     {io_sinks_24_ready},
     {io_sinks_23_ready},
     {io_sinks_22_ready},
     {io_sinks_21_ready},
     {io_sinks_20_ready},
     {io_sinks_19_ready},
     {io_sinks_18_ready},
     {io_sinks_17_ready},
     {io_sinks_16_ready},
     {io_sinks_15_ready},
     {io_sinks_14_ready},
     {io_sinks_13_ready},
     {io_sinks_12_ready},
     {io_sinks_11_ready},
     {io_sinks_10_ready},
     {io_sinks_9_ready},
     {io_sinks_8_ready},
     {io_sinks_7_ready},
     {io_sinks_6_ready},
     {io_sinks_5_ready},
     {io_sinks_4_ready},
     {io_sinks_3_ready},
     {io_sinks_2_ready},
     {io_sinks_1_ready},
     {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire        fire = io_source_valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = io_source_valid & io_select_bits == 5'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_0_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = io_source_valid & io_select_bits == 5'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_1_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = io_source_valid & io_select_bits == 5'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_2_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_valid = io_source_valid & io_select_bits == 5'h3;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_3_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_3_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_valid = io_source_valid & io_select_bits == 5'h4;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_4_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_4_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_5_valid = io_source_valid & io_select_bits == 5'h5;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_5_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_5_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_6_valid = io_source_valid & io_select_bits == 5'h6;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_6_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_6_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_7_valid = io_source_valid & io_select_bits == 5'h7;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_7_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_7_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_8_valid = io_source_valid & io_select_bits == 5'h8;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_8_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_8_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_9_valid = io_source_valid & io_select_bits == 5'h9;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_9_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_9_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_10_valid = io_source_valid & io_select_bits == 5'hA;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_10_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_10_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_11_valid = io_source_valid & io_select_bits == 5'hB;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_11_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_11_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_12_valid = io_source_valid & io_select_bits == 5'hC;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_12_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_12_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_13_valid = io_source_valid & io_select_bits == 5'hD;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_13_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_13_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_14_valid = io_source_valid & io_select_bits == 5'hE;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_14_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_14_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_15_valid = io_source_valid & io_select_bits == 5'hF;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_15_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_15_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_16_valid = io_source_valid & io_select_bits == 5'h10;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_16_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_16_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_17_valid = io_source_valid & io_select_bits == 5'h11;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_17_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_17_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_18_valid = io_source_valid & io_select_bits == 5'h12;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_18_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_18_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_19_valid = io_source_valid & io_select_bits == 5'h13;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_19_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_19_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_20_valid = io_source_valid & io_select_bits == 5'h14;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_20_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_20_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_21_valid = io_source_valid & io_select_bits == 5'h15;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_21_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_21_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_22_valid = io_source_valid & io_select_bits == 5'h16;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_22_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_22_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_23_valid = io_source_valid & io_select_bits == 5'h17;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_23_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_23_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_24_valid = io_source_valid & io_select_bits == 5'h18;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_24_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_24_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_25_valid = io_source_valid & io_select_bits == 5'h19;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_25_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_25_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_26_valid = io_source_valid & io_select_bits == 5'h1A;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_26_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_26_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_27_valid = io_source_valid & io_select_bits == 5'h1B;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_27_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_27_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_28_valid = io_source_valid & io_select_bits == 5'h1C;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_28_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_28_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_29_valid = io_source_valid & io_select_bits == 5'h1D;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_29_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_29_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_30_valid = io_source_valid & io_select_bits == 5'h1E;	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_30_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_30_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_31_valid = io_source_valid & (&io_select_bits);	// src/main/scala/chext/elastic/Demux.scala:10:7, :34:{22,30}
  assign io_sinks_31_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_31_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire & io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28, :36:27
endmodule

module elasticMux_33(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output         io_sources_0_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_0_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_0_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_1_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_2_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_2_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_2_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_3_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_3_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_3_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_4_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_4_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_4_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_5_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_5_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_5_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_6_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_6_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_6_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_7_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_7_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_7_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_8_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_8_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_8_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_9_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_9_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_9_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_10_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_10_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_10_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_11_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_11_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_11_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_12_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_12_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_12_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_13_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_13_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_13_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_14_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_14_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_14_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_15_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_15_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_15_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_16_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_16_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_16_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_17_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_17_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_17_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_18_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_18_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_18_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_19_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_19_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_19_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_20_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_20_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_20_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_21_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_21_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_21_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_22_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_22_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_22_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_23_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_23_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_23_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_24_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_24_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_24_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_25_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_25_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_25_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_26_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_26_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_26_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_27_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_27_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_27_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_28_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_28_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_28_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_29_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_29_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_29_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_30_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_30_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_30_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_31_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_31_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_31_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [255:0] io_sink_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [4:0]   io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire [31:0]        _GEN =
    {{io_sources_31_valid},
     {io_sources_30_valid},
     {io_sources_29_valid},
     {io_sources_28_valid},
     {io_sources_27_valid},
     {io_sources_26_valid},
     {io_sources_25_valid},
     {io_sources_24_valid},
     {io_sources_23_valid},
     {io_sources_22_valid},
     {io_sources_21_valid},
     {io_sources_20_valid},
     {io_sources_19_valid},
     {io_sources_18_valid},
     {io_sources_17_valid},
     {io_sources_16_valid},
     {io_sources_15_valid},
     {io_sources_14_valid},
     {io_sources_13_valid},
     {io_sources_12_valid},
     {io_sources_11_valid},
     {io_sources_10_valid},
     {io_sources_9_valid},
     {io_sources_8_valid},
     {io_sources_7_valid},
     {io_sources_6_valid},
     {io_sources_5_valid},
     {io_sources_4_valid},
     {io_sources_3_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire [31:0][255:0] _GEN_0 =
    {{io_sources_31_bits},
     {io_sources_30_bits},
     {io_sources_29_bits},
     {io_sources_28_bits},
     {io_sources_27_bits},
     {io_sources_26_bits},
     {io_sources_25_bits},
     {io_sources_24_bits},
     {io_sources_23_bits},
     {io_sources_22_bits},
     {io_sources_21_bits},
     {io_sources_20_bits},
     {io_sources_19_bits},
     {io_sources_18_bits},
     {io_sources_17_bits},
     {io_sources_16_bits},
     {io_sources_15_bits},
     {io_sources_14_bits},
     {io_sources_13_bits},
     {io_sources_12_bits},
     {io_sources_11_bits},
     {io_sources_10_bits},
     {io_sources_9_bits},
     {io_sources_8_bits},
     {io_sources_7_bits},
     {io_sources_6_bits},
     {io_sources_5_bits},
     {io_sources_4_bits},
     {io_sources_3_bits},
     {io_sources_2_bits},
     {io_sources_1_bits},
     {io_sources_0_bits}};	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire               fire = _GEN[io_select_bits] & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_0_ready = fire & io_select_bits == 5'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_1_ready = fire & io_select_bits == 5'h1;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_2_ready = fire & io_select_bits == 5'h2;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_3_ready = fire & io_select_bits == 5'h3;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_4_ready = fire & io_select_bits == 5'h4;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_5_ready = fire & io_select_bits == 5'h5;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_6_ready = fire & io_select_bits == 5'h6;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_7_ready = fire & io_select_bits == 5'h7;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_8_ready = fire & io_select_bits == 5'h8;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_9_ready = fire & io_select_bits == 5'h9;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_10_ready = fire & io_select_bits == 5'hA;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_11_ready = fire & io_select_bits == 5'hB;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_12_ready = fire & io_select_bits == 5'hC;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_13_ready = fire & io_select_bits == 5'hD;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_14_ready = fire & io_select_bits == 5'hE;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_15_ready = fire & io_select_bits == 5'hF;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_16_ready = fire & io_select_bits == 5'h10;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_17_ready = fire & io_select_bits == 5'h11;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_18_ready = fire & io_select_bits == 5'h12;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_19_ready = fire & io_select_bits == 5'h13;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_20_ready = fire & io_select_bits == 5'h14;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_21_ready = fire & io_select_bits == 5'h15;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_22_ready = fire & io_select_bits == 5'h16;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_23_ready = fire & io_select_bits == 5'h17;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_24_ready = fire & io_select_bits == 5'h18;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_25_ready = fire & io_select_bits == 5'h19;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_26_ready = fire & io_select_bits == 5'h1A;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_27_ready = fire & io_select_bits == 5'h1B;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_28_ready = fire & io_select_bits == 5'h1C;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_29_ready = fire & io_select_bits == 5'h1D;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_30_ready = fire & io_select_bits == 5'h1E;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sources_31_ready = fire & (&io_select_bits);	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sink_valid = _GEN[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits = _GEN_0[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module RowReduce(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
  input          clock,	// <stdin>:72665:11
                 reset,	// <stdin>:72666:11
  output         sourceElem_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:108:22
  input          sourceElem_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:108:22
  input  [255:0] sourceElem_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:108:22
  output         sourceCount_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:109:23
  input          sourceCount_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:109:23
  input  [31:0]  sourceCount_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:109:23
  input          sinkResult_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:110:22
  output         sinkResult_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:110:22
  output [255:0] sinkResult_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:110:22
);

  wire         _mux_io_sources_0_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_1_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_2_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_3_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_4_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_5_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_6_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_7_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_8_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_9_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_10_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_11_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_12_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_13_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_14_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_15_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_16_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_17_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_18_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_19_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_20_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_21_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_22_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_23_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_24_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_25_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_26_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_27_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_28_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_29_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_30_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sources_31_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [4:0]   _elasticCounter_1_sink_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
  wire         _sourceBuffer_31_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_31_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_31_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_30_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_30_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_30_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_29_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_29_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_29_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_28_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_28_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_28_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_27_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_27_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_27_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_26_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_26_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_26_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_25_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_25_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_25_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_24_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_24_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_24_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_23_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_23_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_23_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_22_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_22_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_22_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_21_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_21_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_21_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_20_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_20_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_20_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_19_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_19_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_19_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_18_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_18_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_18_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_17_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_17_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_17_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_16_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_16_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_16_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_15_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_15_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_15_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_14_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_14_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_14_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_13_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_13_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_13_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_12_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_12_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_12_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_11_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_11_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_11_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_10_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_10_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_10_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_9_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_9_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_9_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_8_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_8_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_8_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_7_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_7_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_7_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_6_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_6_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_6_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_5_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_5_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_5_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_4_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_4_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_4_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_3_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_3_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_3_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_2_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_1_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _sourceBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_0_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_0_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_1_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_1_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_2_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_2_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_3_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_3_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_4_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_4_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_4_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_5_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_5_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_5_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_6_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_6_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_6_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_7_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_7_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_7_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_8_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_8_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_8_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_9_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_9_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_9_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_10_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_10_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_10_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_11_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_11_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_11_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_12_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_12_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_12_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_13_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_13_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_13_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_14_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_14_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_14_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_15_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_15_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_15_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_16_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_16_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_16_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_17_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_17_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_17_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_18_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_18_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_18_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_19_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_19_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_19_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_20_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_20_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_20_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_21_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_21_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_21_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_22_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_22_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_22_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_23_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_23_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_23_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_24_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_24_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_24_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_25_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_25_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_25_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_26_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_26_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_26_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_27_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_27_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_27_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_28_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_28_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_28_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_29_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_29_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_29_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_30_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_30_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_30_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_31_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_31_bits_data;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_31_bits_last;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [4:0]   _elasticCounter_sink_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
  wire         _sinkBuffer_31_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_31_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_31_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_31_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_30_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_30_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_30_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_30_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_29_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_29_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_29_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_29_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_28_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_28_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_28_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_28_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_27_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_27_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_27_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_27_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_26_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_26_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_26_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_26_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_25_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_25_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_25_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_25_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_24_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_24_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_24_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_24_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_23_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_23_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_23_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_23_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_22_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_22_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_22_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_22_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_21_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_21_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_21_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_21_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_20_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_20_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_20_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_20_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_19_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_19_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_19_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_19_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_18_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_18_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_18_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_18_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_17_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_17_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_17_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_17_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_16_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_16_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_16_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_16_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_15_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_15_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_15_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_15_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_14_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_14_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_14_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_14_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_13_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_13_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_13_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_13_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_12_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_12_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_12_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_12_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_11_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_11_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_11_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_11_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_10_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_10_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_10_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_10_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_9_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_9_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_9_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_9_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_8_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_8_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_8_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_8_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_7_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_7_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_7_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_7_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_6_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_6_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_6_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_6_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_5_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_5_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_5_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_5_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_4_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_4_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_4_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_4_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_3_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_3_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_3_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_3_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_2_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_1_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [255:0] _sinkBuffered__sinkBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _batchAddCluster3_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_1_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_2_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_3_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_4_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_4_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_5_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_5_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_6_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_6_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_sinks_7_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster3_demux_io_sinks_7_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster3_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_4_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_5_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_6_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sources_7_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster3_arbiter_io_sink_bits__1;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster3_arbiter_io_sink_bits__2;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _batchAddCluster3_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster3_batchAddQueue_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster3_batchAddQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire [4:0]   _batchAddCluster3_batchAddQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster3_batchAdd_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster3_batchAdd_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire [255:0] _batchAddCluster3_batchAdd_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster2_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_1_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_2_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_3_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_4_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_4_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_5_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_5_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_6_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_6_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_sinks_7_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster2_demux_io_sinks_7_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster2_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_4_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_5_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_6_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sources_7_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster2_arbiter_io_sink_bits__1;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster2_arbiter_io_sink_bits__2;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _batchAddCluster2_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster2_batchAddQueue_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster2_batchAddQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire [4:0]   _batchAddCluster2_batchAddQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster2_batchAdd_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster2_batchAdd_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire [255:0] _batchAddCluster2_batchAdd_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster1_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_1_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_2_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_3_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_4_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_4_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_5_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_5_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_6_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_6_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_sinks_7_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster1_demux_io_sinks_7_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster1_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_4_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_5_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_6_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sources_7_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster1_arbiter_io_sink_bits__1;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster1_arbiter_io_sink_bits__2;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _batchAddCluster1_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster1_batchAddQueue_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster1_batchAddQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire [4:0]   _batchAddCluster1_batchAddQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster1_batchAdd_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster1_batchAdd_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire [255:0] _batchAddCluster1_batchAdd_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster0_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_1_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_1_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_2_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_2_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_3_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_3_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_4_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_4_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_5_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_5_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_6_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_6_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_sinks_7_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _batchAddCluster0_demux_io_sinks_7_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _batchAddCluster0_arbiter_io_sources_0_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_1_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_2_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_3_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_4_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_5_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_6_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sources_7_ready;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster0_arbiter_io_sink_bits__1;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [255:0] _batchAddCluster0_arbiter_io_sink_bits__2;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _batchAddCluster0_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _batchAddCluster0_batchAddQueue_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster0_batchAddQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire [4:0]   _batchAddCluster0_batchAddQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
  wire         _batchAddCluster0_batchAdd_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _batchAddCluster0_batchAdd_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire [255:0] _batchAddCluster0_batchAdd_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
  wire         _rowReduceSingleN_31_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_31_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_31_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_31_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_31_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_31_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_31_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_30_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_30_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_30_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_30_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_30_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_30_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_30_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_29_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_29_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_29_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_29_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_29_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_29_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_29_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_28_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_28_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_28_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_28_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_28_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_28_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_28_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_27_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_27_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_27_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_27_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_27_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_27_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_27_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_26_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_26_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_26_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_26_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_26_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_26_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_26_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_25_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_25_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_25_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_25_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_25_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_25_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_25_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_24_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_24_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_24_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_24_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_24_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_24_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_24_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_23_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_23_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_23_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_23_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_23_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_23_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_23_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_22_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_22_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_22_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_22_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_22_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_22_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_22_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_21_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_21_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_21_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_21_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_21_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_21_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_21_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_20_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_20_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_20_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_20_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_20_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_20_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_20_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_19_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_19_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_19_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_19_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_19_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_19_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_19_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_18_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_18_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_18_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_18_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_18_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_18_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_18_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_17_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_17_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_17_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_17_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_17_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_17_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_17_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_16_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_16_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_16_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_16_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_16_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_16_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_16_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_15_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_15_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_15_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_15_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_15_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_15_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_15_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_14_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_14_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_14_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_14_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_14_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_14_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_14_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_13_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_13_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_13_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_13_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_13_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_13_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_13_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_12_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_12_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_12_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_12_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_12_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_12_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_12_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_11_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_11_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_11_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_11_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_11_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_11_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_11_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_10_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_10_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_10_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_10_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_10_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_10_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_10_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_9_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_9_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_9_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_9_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_9_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_9_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_9_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_8_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_8_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_8_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_8_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_8_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_8_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_8_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_7_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_7_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_7_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_7_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_7_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_7_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_7_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_6_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_6_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_6_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_6_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_6_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_6_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_6_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_5_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_5_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_5_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_5_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_5_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_5_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_5_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_4_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_4_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_4_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_4_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_4_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_4_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_4_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_3_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_3_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_3_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_3_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_3_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_3_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_3_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_2_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_2_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_2_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_2_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_2_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_2_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_2_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_1_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_1_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_1_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_1_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_1_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_1_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_1_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_0_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_0_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_0_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_0_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_0_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire [255:0] _rowReduceSingleN_0_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  wire         _rowReduceSingleN_0_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
  reg          rIsGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38
  reg  [31:0]  rRemaining;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35
  wire         _GEN = _sinkBuffered__sinkBuffer_io_enq_ready & sourceCount_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _GEN_0 = rRemaining == 32'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35, :161:27
  wire         _GEN_1 = sourceCount_bits == 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35, :181:17
  wire         _GEN_2 = sourceCount_bits == 32'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:161:27, :187:23
  wire         _GEN_3 = rIsGenerating | ~_GEN_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :157:27, :158:32, :181:{17,26}, :187:32, src/main/scala/chisel3/util/Decoupled.scala:83:20
  always @(posedge clock) begin	// <stdin>:72665:11
    if (reset) begin	// <stdin>:72665:11
      rIsGenerating <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, :146:38
      rRemaining <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35
    end
    else if (_GEN) begin	// src/main/scala/chext/elastic/Arrival.scala:68:28
      if (rIsGenerating) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38
        rIsGenerating <= ~(sourceElem_valid & _GEN_0) & rIsGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :158:32, :161:{27,36}, :165:27
        if (sourceElem_valid) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:108:22
          if (_GEN_0)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:161:27
            rRemaining <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35
          else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:161:27
            rRemaining <= rRemaining - 32'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35, :173:38
        end
      end
      else begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38
        automatic logic _GEN_4 = _GEN_1 | _GEN_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :181:{17,26}, :187:{23,32}, :199:34
        rIsGenerating <= ~_GEN_4 & sourceElem_valid | rIsGenerating;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :181:26, :187:32, :199:34
        if (_GEN_4 | ~sourceElem_valid) begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :149:35, :181:26, :187:32, :199:34
        end
        else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35, :181:26, :187:32, :199:34
          rRemaining <= sourceCount_bits - 32'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:149:35, :206:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
      automatic logic [31:0] _RANDOM[0:1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
        rIsGenerating = _RANDOM[1'h0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, :146:38
        rRemaining = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, :146:38, :149:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RowReduceSingle rowReduceSingleN_0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_0_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_0_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_0_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_0_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_0_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_0_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_0_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_0_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_1 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_1_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_1_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_1_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_1_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_1_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_1_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_1_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_1_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_1_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_1_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_2 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_2_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_2_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_2_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_2_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_2_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_2_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_2_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_2_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_2_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_3 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_3_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_3_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_3_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_3_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_3_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_3_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_3_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_3_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_3_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_3_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_3_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_3_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_4 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_4_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_4_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_4_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_4_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_4_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_4_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_4_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_4_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_4_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_4_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_4_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_4_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_4_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_4_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_5 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_5_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_5_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_5_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_5_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_5_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_5_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_5_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_5_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_5_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_5_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_5_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_5_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_5_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_5_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_6 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_6_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_6_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_6_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_6_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_6_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_6_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_6_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_6_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_6_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_6_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_6_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_6_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_6_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_6_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_7 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_7_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_7_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_7_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_7_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_7_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_7_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_7_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster0_arbiter_io_sources_7_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_7_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_7_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_7_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_7_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster0_demux_io_sinks_7_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster0_demux_io_sinks_7_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_8 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_8_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_8_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_8_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_8_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_8_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_8_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_8_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_8_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_8_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_8_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_8_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_0_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_9 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_9_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_9_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_9_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_9_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_9_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_9_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_9_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_9_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_9_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_9_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_9_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_1_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_10 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_10_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_10_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_10_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_10_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_10_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_10_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_10_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_10_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_10_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_10_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_10_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_2_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_11 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_11_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_11_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_11_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_11_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_11_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_11_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_11_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_11_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_11_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_11_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_11_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_3_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_12 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_12_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_12_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_12_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_12_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_12_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_12_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_12_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_4_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_12_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_12_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_12_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_12_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_4_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_4_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_13 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_13_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_13_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_13_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_13_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_13_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_13_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_13_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_5_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_13_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_13_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_13_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_13_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_5_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_5_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_14 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_14_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_14_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_14_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_14_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_14_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_14_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_14_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_6_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_14_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_14_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_14_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_14_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_6_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_6_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_15 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_15_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_15_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_15_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_15_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_15_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_15_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_15_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster1_arbiter_io_sources_7_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_15_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_15_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_15_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_15_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster1_demux_io_sinks_7_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster1_demux_io_sinks_7_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_16 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_16_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_16_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_16_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_16_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_16_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_16_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_16_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_16_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_16_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_16_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_16_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_0_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_17 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_17_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_17_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_17_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_17_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_17_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_17_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_17_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_17_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_17_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_17_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_17_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_1_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_18 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_18_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_18_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_18_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_18_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_18_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_18_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_18_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_18_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_18_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_18_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_18_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_2_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_19 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_19_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_19_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_19_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_19_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_19_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_19_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_19_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_19_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_19_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_19_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_19_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_3_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_20 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_20_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_20_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_20_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_20_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_20_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_20_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_20_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_4_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_20_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_20_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_20_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_20_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_4_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_4_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_21 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_21_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_21_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_21_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_21_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_21_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_21_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_21_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_5_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_21_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_21_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_21_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_21_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_5_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_5_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_22 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_22_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_22_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_22_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_22_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_22_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_22_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_22_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_6_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_22_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_22_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_22_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_22_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_6_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_6_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_23 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_23_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_23_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_23_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_23_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_23_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_23_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_23_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster2_arbiter_io_sources_7_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_23_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_23_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_23_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_23_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster2_demux_io_sinks_7_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster2_demux_io_sinks_7_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_24 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_24_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_24_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_24_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_24_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_24_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_24_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_24_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_0_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_24_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_24_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_24_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_24_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_0_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_25 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_25_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_25_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_25_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_25_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_25_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_25_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_25_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_1_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_25_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_25_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_25_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_25_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_1_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_26 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_26_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_26_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_26_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_26_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_26_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_26_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_26_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_2_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_26_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_26_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_26_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_26_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_2_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_27 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_27_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_27_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_27_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_27_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_27_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_27_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_27_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_3_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_27_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_27_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_27_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_27_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_3_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_28 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_28_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_28_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_28_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_28_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_28_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_28_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_28_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_4_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_28_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_28_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_28_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_28_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_4_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_4_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_29 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_29_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_29_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_29_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_29_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_29_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_29_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_29_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_5_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_29_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_29_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_29_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_29_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_5_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_5_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_30 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_30_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_30_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_30_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_30_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_30_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_30_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_30_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_6_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_30_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_30_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_30_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_30_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_6_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_6_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  RowReduceSingle rowReduceSingleN_31 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (_rowReduceSingleN_31_sourceElem_ready),
    .sourceElem_valid     (_sinkBuffer_31_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_data (_sinkBuffer_31_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits_last (_sinkBuffer_31_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready     (_sourceBuffer_31_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkResult_valid     (_rowReduceSingleN_31_sinkResult_valid),
    .sinkResult_bits      (_rowReduceSingleN_31_sinkResult_bits),
    .batchAddReq_ready    (_batchAddCluster3_arbiter_io_sources_7_ready),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .batchAddReq_valid    (_rowReduceSingleN_31_batchAddReq_valid),
    .batchAddReq_bits__1  (_rowReduceSingleN_31_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_rowReduceSingleN_31_batchAddReq_bits__2),
    .batchAddResp_ready   (_rowReduceSingleN_31_batchAddResp_ready),
    .batchAddResp_valid   (_batchAddCluster3_demux_io_sinks_7_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .batchAddResp_bits    (_batchAddCluster3_demux_io_sinks_7_bits)	// src/main/scala/chext/elastic/Demux.scala:48:23
  );
  BatchAdd batchAddCluster0_batchAdd (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAddCluster0_batchAdd_req_ready),
    .req_valid   (_batchAddCluster0_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__1 (_batchAddCluster0_arbiter_io_sink_bits__1),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__2 (_batchAddCluster0_arbiter_io_sink_bits__2),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .resp_ready  (_batchAddCluster0_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .resp_valid  (_batchAddCluster0_batchAdd_resp_valid),
    .resp_bits   (_batchAddCluster0_batchAdd_resp_bits)
  );
  Queue16_UInt5 batchAddCluster0_batchAddQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_batchAddCluster0_batchAddQueue_io_enq_ready),
    .io_enq_valid (_batchAddCluster0_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  ({2'h0, _batchAddCluster0_arbiter_io_select_bits}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_deq_ready (_batchAddCluster0_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_batchAddCluster0_batchAddQueue_io_deq_valid),
    .io_deq_bits  (_batchAddCluster0_batchAddQueue_io_deq_bits)
  );
  elasticBasicArbiter_2 batchAddCluster0_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                (clock),
    .reset                (reset),
    .io_sources_0_ready   (_batchAddCluster0_arbiter_io_sources_0_ready),
    .io_sources_0_valid   (_rowReduceSingleN_0_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__1 (_rowReduceSingleN_0_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__2 (_rowReduceSingleN_0_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_ready   (_batchAddCluster0_arbiter_io_sources_1_ready),
    .io_sources_1_valid   (_rowReduceSingleN_1_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__1 (_rowReduceSingleN_1_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__2 (_rowReduceSingleN_1_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_ready   (_batchAddCluster0_arbiter_io_sources_2_ready),
    .io_sources_2_valid   (_rowReduceSingleN_2_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__1 (_rowReduceSingleN_2_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__2 (_rowReduceSingleN_2_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_ready   (_batchAddCluster0_arbiter_io_sources_3_ready),
    .io_sources_3_valid   (_rowReduceSingleN_3_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__1 (_rowReduceSingleN_3_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__2 (_rowReduceSingleN_3_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_ready   (_batchAddCluster0_arbiter_io_sources_4_ready),
    .io_sources_4_valid   (_rowReduceSingleN_4_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__1 (_rowReduceSingleN_4_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__2 (_rowReduceSingleN_4_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_ready   (_batchAddCluster0_arbiter_io_sources_5_ready),
    .io_sources_5_valid   (_rowReduceSingleN_5_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__1 (_rowReduceSingleN_5_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__2 (_rowReduceSingleN_5_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_ready   (_batchAddCluster0_arbiter_io_sources_6_ready),
    .io_sources_6_valid   (_rowReduceSingleN_6_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__1 (_rowReduceSingleN_6_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__2 (_rowReduceSingleN_6_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_ready   (_batchAddCluster0_arbiter_io_sources_7_ready),
    .io_sources_7_valid   (_rowReduceSingleN_7_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__1 (_rowReduceSingleN_7_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__2 (_rowReduceSingleN_7_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sink_ready        (_batchAddCluster0_batchAdd_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sink_valid        (_batchAddCluster0_arbiter_io_sink_valid),
    .io_sink_bits__1      (_batchAddCluster0_arbiter_io_sink_bits__1),
    .io_sink_bits__2      (_batchAddCluster0_arbiter_io_sink_bits__2),
    .io_select_ready      (_batchAddCluster0_batchAddQueue_io_enq_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_valid      (_batchAddCluster0_arbiter_io_select_valid),
    .io_select_bits       (_batchAddCluster0_arbiter_io_select_bits)
  );
  elasticDemux_34 batchAddCluster0_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_batchAddCluster0_demux_io_source_ready),
    .io_source_valid  (_batchAddCluster0_batchAdd_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_source_bits   (_batchAddCluster0_batchAdd_resp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sinks_0_ready (_rowReduceSingleN_0_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_0_valid (_batchAddCluster0_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_batchAddCluster0_demux_io_sinks_0_bits),
    .io_sinks_1_ready (_rowReduceSingleN_1_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_1_valid (_batchAddCluster0_demux_io_sinks_1_valid),
    .io_sinks_1_bits  (_batchAddCluster0_demux_io_sinks_1_bits),
    .io_sinks_2_ready (_rowReduceSingleN_2_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_2_valid (_batchAddCluster0_demux_io_sinks_2_valid),
    .io_sinks_2_bits  (_batchAddCluster0_demux_io_sinks_2_bits),
    .io_sinks_3_ready (_rowReduceSingleN_3_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_3_valid (_batchAddCluster0_demux_io_sinks_3_valid),
    .io_sinks_3_bits  (_batchAddCluster0_demux_io_sinks_3_bits),
    .io_sinks_4_ready (_rowReduceSingleN_4_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_4_valid (_batchAddCluster0_demux_io_sinks_4_valid),
    .io_sinks_4_bits  (_batchAddCluster0_demux_io_sinks_4_bits),
    .io_sinks_5_ready (_rowReduceSingleN_5_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_5_valid (_batchAddCluster0_demux_io_sinks_5_valid),
    .io_sinks_5_bits  (_batchAddCluster0_demux_io_sinks_5_bits),
    .io_sinks_6_ready (_rowReduceSingleN_6_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_6_valid (_batchAddCluster0_demux_io_sinks_6_valid),
    .io_sinks_6_bits  (_batchAddCluster0_demux_io_sinks_6_bits),
    .io_sinks_7_ready (_rowReduceSingleN_7_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_7_valid (_batchAddCluster0_demux_io_sinks_7_valid),
    .io_sinks_7_bits  (_batchAddCluster0_demux_io_sinks_7_bits),
    .io_select_ready  (_batchAddCluster0_demux_io_select_ready),
    .io_select_valid  (_batchAddCluster0_batchAddQueue_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_bits   (_batchAddCluster0_batchAddQueue_io_deq_bits[2:0])	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33, src/main/scala/chext/elastic/Connect.scala:12:15
  );
  BatchAdd batchAddCluster1_batchAdd (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAddCluster1_batchAdd_req_ready),
    .req_valid   (_batchAddCluster1_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__1 (_batchAddCluster1_arbiter_io_sink_bits__1),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__2 (_batchAddCluster1_arbiter_io_sink_bits__2),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .resp_ready  (_batchAddCluster1_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .resp_valid  (_batchAddCluster1_batchAdd_resp_valid),
    .resp_bits   (_batchAddCluster1_batchAdd_resp_bits)
  );
  Queue16_UInt5 batchAddCluster1_batchAddQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_batchAddCluster1_batchAddQueue_io_enq_ready),
    .io_enq_valid (_batchAddCluster1_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  ({2'h0, _batchAddCluster1_arbiter_io_select_bits}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_deq_ready (_batchAddCluster1_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_batchAddCluster1_batchAddQueue_io_deq_valid),
    .io_deq_bits  (_batchAddCluster1_batchAddQueue_io_deq_bits)
  );
  elasticBasicArbiter_2 batchAddCluster1_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                (clock),
    .reset                (reset),
    .io_sources_0_ready   (_batchAddCluster1_arbiter_io_sources_0_ready),
    .io_sources_0_valid   (_rowReduceSingleN_8_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__1 (_rowReduceSingleN_8_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__2 (_rowReduceSingleN_8_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_ready   (_batchAddCluster1_arbiter_io_sources_1_ready),
    .io_sources_1_valid   (_rowReduceSingleN_9_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__1 (_rowReduceSingleN_9_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__2 (_rowReduceSingleN_9_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_ready   (_batchAddCluster1_arbiter_io_sources_2_ready),
    .io_sources_2_valid   (_rowReduceSingleN_10_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__1 (_rowReduceSingleN_10_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__2 (_rowReduceSingleN_10_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_ready   (_batchAddCluster1_arbiter_io_sources_3_ready),
    .io_sources_3_valid   (_rowReduceSingleN_11_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__1 (_rowReduceSingleN_11_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__2 (_rowReduceSingleN_11_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_ready   (_batchAddCluster1_arbiter_io_sources_4_ready),
    .io_sources_4_valid   (_rowReduceSingleN_12_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__1 (_rowReduceSingleN_12_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__2 (_rowReduceSingleN_12_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_ready   (_batchAddCluster1_arbiter_io_sources_5_ready),
    .io_sources_5_valid   (_rowReduceSingleN_13_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__1 (_rowReduceSingleN_13_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__2 (_rowReduceSingleN_13_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_ready   (_batchAddCluster1_arbiter_io_sources_6_ready),
    .io_sources_6_valid   (_rowReduceSingleN_14_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__1 (_rowReduceSingleN_14_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__2 (_rowReduceSingleN_14_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_ready   (_batchAddCluster1_arbiter_io_sources_7_ready),
    .io_sources_7_valid   (_rowReduceSingleN_15_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__1 (_rowReduceSingleN_15_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__2 (_rowReduceSingleN_15_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sink_ready        (_batchAddCluster1_batchAdd_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sink_valid        (_batchAddCluster1_arbiter_io_sink_valid),
    .io_sink_bits__1      (_batchAddCluster1_arbiter_io_sink_bits__1),
    .io_sink_bits__2      (_batchAddCluster1_arbiter_io_sink_bits__2),
    .io_select_ready      (_batchAddCluster1_batchAddQueue_io_enq_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_valid      (_batchAddCluster1_arbiter_io_select_valid),
    .io_select_bits       (_batchAddCluster1_arbiter_io_select_bits)
  );
  elasticDemux_34 batchAddCluster1_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_batchAddCluster1_demux_io_source_ready),
    .io_source_valid  (_batchAddCluster1_batchAdd_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_source_bits   (_batchAddCluster1_batchAdd_resp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sinks_0_ready (_rowReduceSingleN_8_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_0_valid (_batchAddCluster1_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_batchAddCluster1_demux_io_sinks_0_bits),
    .io_sinks_1_ready (_rowReduceSingleN_9_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_1_valid (_batchAddCluster1_demux_io_sinks_1_valid),
    .io_sinks_1_bits  (_batchAddCluster1_demux_io_sinks_1_bits),
    .io_sinks_2_ready (_rowReduceSingleN_10_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_2_valid (_batchAddCluster1_demux_io_sinks_2_valid),
    .io_sinks_2_bits  (_batchAddCluster1_demux_io_sinks_2_bits),
    .io_sinks_3_ready (_rowReduceSingleN_11_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_3_valid (_batchAddCluster1_demux_io_sinks_3_valid),
    .io_sinks_3_bits  (_batchAddCluster1_demux_io_sinks_3_bits),
    .io_sinks_4_ready (_rowReduceSingleN_12_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_4_valid (_batchAddCluster1_demux_io_sinks_4_valid),
    .io_sinks_4_bits  (_batchAddCluster1_demux_io_sinks_4_bits),
    .io_sinks_5_ready (_rowReduceSingleN_13_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_5_valid (_batchAddCluster1_demux_io_sinks_5_valid),
    .io_sinks_5_bits  (_batchAddCluster1_demux_io_sinks_5_bits),
    .io_sinks_6_ready (_rowReduceSingleN_14_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_6_valid (_batchAddCluster1_demux_io_sinks_6_valid),
    .io_sinks_6_bits  (_batchAddCluster1_demux_io_sinks_6_bits),
    .io_sinks_7_ready (_rowReduceSingleN_15_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_7_valid (_batchAddCluster1_demux_io_sinks_7_valid),
    .io_sinks_7_bits  (_batchAddCluster1_demux_io_sinks_7_bits),
    .io_select_ready  (_batchAddCluster1_demux_io_select_ready),
    .io_select_valid  (_batchAddCluster1_batchAddQueue_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_bits   (_batchAddCluster1_batchAddQueue_io_deq_bits[2:0])	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33, src/main/scala/chext/elastic/Connect.scala:12:15
  );
  BatchAdd batchAddCluster2_batchAdd (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAddCluster2_batchAdd_req_ready),
    .req_valid   (_batchAddCluster2_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__1 (_batchAddCluster2_arbiter_io_sink_bits__1),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__2 (_batchAddCluster2_arbiter_io_sink_bits__2),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .resp_ready  (_batchAddCluster2_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .resp_valid  (_batchAddCluster2_batchAdd_resp_valid),
    .resp_bits   (_batchAddCluster2_batchAdd_resp_bits)
  );
  Queue16_UInt5 batchAddCluster2_batchAddQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_batchAddCluster2_batchAddQueue_io_enq_ready),
    .io_enq_valid (_batchAddCluster2_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  ({2'h0, _batchAddCluster2_arbiter_io_select_bits}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_deq_ready (_batchAddCluster2_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_batchAddCluster2_batchAddQueue_io_deq_valid),
    .io_deq_bits  (_batchAddCluster2_batchAddQueue_io_deq_bits)
  );
  elasticBasicArbiter_2 batchAddCluster2_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                (clock),
    .reset                (reset),
    .io_sources_0_ready   (_batchAddCluster2_arbiter_io_sources_0_ready),
    .io_sources_0_valid   (_rowReduceSingleN_16_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__1 (_rowReduceSingleN_16_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__2 (_rowReduceSingleN_16_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_ready   (_batchAddCluster2_arbiter_io_sources_1_ready),
    .io_sources_1_valid   (_rowReduceSingleN_17_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__1 (_rowReduceSingleN_17_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__2 (_rowReduceSingleN_17_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_ready   (_batchAddCluster2_arbiter_io_sources_2_ready),
    .io_sources_2_valid   (_rowReduceSingleN_18_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__1 (_rowReduceSingleN_18_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__2 (_rowReduceSingleN_18_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_ready   (_batchAddCluster2_arbiter_io_sources_3_ready),
    .io_sources_3_valid   (_rowReduceSingleN_19_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__1 (_rowReduceSingleN_19_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__2 (_rowReduceSingleN_19_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_ready   (_batchAddCluster2_arbiter_io_sources_4_ready),
    .io_sources_4_valid   (_rowReduceSingleN_20_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__1 (_rowReduceSingleN_20_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__2 (_rowReduceSingleN_20_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_ready   (_batchAddCluster2_arbiter_io_sources_5_ready),
    .io_sources_5_valid   (_rowReduceSingleN_21_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__1 (_rowReduceSingleN_21_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__2 (_rowReduceSingleN_21_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_ready   (_batchAddCluster2_arbiter_io_sources_6_ready),
    .io_sources_6_valid   (_rowReduceSingleN_22_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__1 (_rowReduceSingleN_22_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__2 (_rowReduceSingleN_22_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_ready   (_batchAddCluster2_arbiter_io_sources_7_ready),
    .io_sources_7_valid   (_rowReduceSingleN_23_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__1 (_rowReduceSingleN_23_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__2 (_rowReduceSingleN_23_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sink_ready        (_batchAddCluster2_batchAdd_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sink_valid        (_batchAddCluster2_arbiter_io_sink_valid),
    .io_sink_bits__1      (_batchAddCluster2_arbiter_io_sink_bits__1),
    .io_sink_bits__2      (_batchAddCluster2_arbiter_io_sink_bits__2),
    .io_select_ready      (_batchAddCluster2_batchAddQueue_io_enq_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_valid      (_batchAddCluster2_arbiter_io_select_valid),
    .io_select_bits       (_batchAddCluster2_arbiter_io_select_bits)
  );
  elasticDemux_34 batchAddCluster2_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_batchAddCluster2_demux_io_source_ready),
    .io_source_valid  (_batchAddCluster2_batchAdd_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_source_bits   (_batchAddCluster2_batchAdd_resp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sinks_0_ready (_rowReduceSingleN_16_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_0_valid (_batchAddCluster2_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_batchAddCluster2_demux_io_sinks_0_bits),
    .io_sinks_1_ready (_rowReduceSingleN_17_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_1_valid (_batchAddCluster2_demux_io_sinks_1_valid),
    .io_sinks_1_bits  (_batchAddCluster2_demux_io_sinks_1_bits),
    .io_sinks_2_ready (_rowReduceSingleN_18_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_2_valid (_batchAddCluster2_demux_io_sinks_2_valid),
    .io_sinks_2_bits  (_batchAddCluster2_demux_io_sinks_2_bits),
    .io_sinks_3_ready (_rowReduceSingleN_19_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_3_valid (_batchAddCluster2_demux_io_sinks_3_valid),
    .io_sinks_3_bits  (_batchAddCluster2_demux_io_sinks_3_bits),
    .io_sinks_4_ready (_rowReduceSingleN_20_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_4_valid (_batchAddCluster2_demux_io_sinks_4_valid),
    .io_sinks_4_bits  (_batchAddCluster2_demux_io_sinks_4_bits),
    .io_sinks_5_ready (_rowReduceSingleN_21_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_5_valid (_batchAddCluster2_demux_io_sinks_5_valid),
    .io_sinks_5_bits  (_batchAddCluster2_demux_io_sinks_5_bits),
    .io_sinks_6_ready (_rowReduceSingleN_22_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_6_valid (_batchAddCluster2_demux_io_sinks_6_valid),
    .io_sinks_6_bits  (_batchAddCluster2_demux_io_sinks_6_bits),
    .io_sinks_7_ready (_rowReduceSingleN_23_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_7_valid (_batchAddCluster2_demux_io_sinks_7_valid),
    .io_sinks_7_bits  (_batchAddCluster2_demux_io_sinks_7_bits),
    .io_select_ready  (_batchAddCluster2_demux_io_select_ready),
    .io_select_valid  (_batchAddCluster2_batchAddQueue_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_bits   (_batchAddCluster2_batchAddQueue_io_deq_bits[2:0])	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33, src/main/scala/chext/elastic/Connect.scala:12:15
  );
  BatchAdd batchAddCluster3_batchAdd (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAddCluster3_batchAdd_req_ready),
    .req_valid   (_batchAddCluster3_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__1 (_batchAddCluster3_arbiter_io_sink_bits__1),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .req_bits__2 (_batchAddCluster3_arbiter_io_sink_bits__2),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .resp_ready  (_batchAddCluster3_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .resp_valid  (_batchAddCluster3_batchAdd_resp_valid),
    .resp_bits   (_batchAddCluster3_batchAdd_resp_bits)
  );
  Queue16_UInt5 batchAddCluster3_batchAddQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_batchAddCluster3_batchAddQueue_io_enq_ready),
    .io_enq_valid (_batchAddCluster3_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  ({2'h0, _batchAddCluster3_arbiter_io_select_bits}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, src/main/scala/chext/elastic/Arbiter.scala:60:25, src/main/scala/chext/elastic/Connect.scala:12:15
    .io_deq_ready (_batchAddCluster3_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_batchAddCluster3_batchAddQueue_io_deq_valid),
    .io_deq_bits  (_batchAddCluster3_batchAddQueue_io_deq_bits)
  );
  elasticBasicArbiter_2 batchAddCluster3_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                (clock),
    .reset                (reset),
    .io_sources_0_ready   (_batchAddCluster3_arbiter_io_sources_0_ready),
    .io_sources_0_valid   (_rowReduceSingleN_24_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__1 (_rowReduceSingleN_24_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_0_bits__2 (_rowReduceSingleN_24_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_ready   (_batchAddCluster3_arbiter_io_sources_1_ready),
    .io_sources_1_valid   (_rowReduceSingleN_25_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__1 (_rowReduceSingleN_25_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_1_bits__2 (_rowReduceSingleN_25_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_ready   (_batchAddCluster3_arbiter_io_sources_2_ready),
    .io_sources_2_valid   (_rowReduceSingleN_26_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__1 (_rowReduceSingleN_26_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_2_bits__2 (_rowReduceSingleN_26_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_ready   (_batchAddCluster3_arbiter_io_sources_3_ready),
    .io_sources_3_valid   (_rowReduceSingleN_27_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__1 (_rowReduceSingleN_27_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_3_bits__2 (_rowReduceSingleN_27_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_ready   (_batchAddCluster3_arbiter_io_sources_4_ready),
    .io_sources_4_valid   (_rowReduceSingleN_28_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__1 (_rowReduceSingleN_28_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_4_bits__2 (_rowReduceSingleN_28_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_ready   (_batchAddCluster3_arbiter_io_sources_5_ready),
    .io_sources_5_valid   (_rowReduceSingleN_29_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__1 (_rowReduceSingleN_29_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_5_bits__2 (_rowReduceSingleN_29_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_ready   (_batchAddCluster3_arbiter_io_sources_6_ready),
    .io_sources_6_valid   (_rowReduceSingleN_30_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__1 (_rowReduceSingleN_30_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_6_bits__2 (_rowReduceSingleN_30_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_ready   (_batchAddCluster3_arbiter_io_sources_7_ready),
    .io_sources_7_valid   (_rowReduceSingleN_31_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__1 (_rowReduceSingleN_31_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sources_7_bits__2 (_rowReduceSingleN_31_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sink_ready        (_batchAddCluster3_batchAdd_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sink_valid        (_batchAddCluster3_arbiter_io_sink_valid),
    .io_sink_bits__1      (_batchAddCluster3_arbiter_io_sink_bits__1),
    .io_sink_bits__2      (_batchAddCluster3_arbiter_io_sink_bits__2),
    .io_select_ready      (_batchAddCluster3_batchAddQueue_io_enq_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_valid      (_batchAddCluster3_arbiter_io_select_valid),
    .io_select_bits       (_batchAddCluster3_arbiter_io_select_bits)
  );
  elasticDemux_34 batchAddCluster3_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_batchAddCluster3_demux_io_source_ready),
    .io_source_valid  (_batchAddCluster3_batchAdd_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_source_bits   (_batchAddCluster3_batchAdd_resp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:125:28
    .io_sinks_0_ready (_rowReduceSingleN_24_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_0_valid (_batchAddCluster3_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_batchAddCluster3_demux_io_sinks_0_bits),
    .io_sinks_1_ready (_rowReduceSingleN_25_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_1_valid (_batchAddCluster3_demux_io_sinks_1_valid),
    .io_sinks_1_bits  (_batchAddCluster3_demux_io_sinks_1_bits),
    .io_sinks_2_ready (_rowReduceSingleN_26_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_2_valid (_batchAddCluster3_demux_io_sinks_2_valid),
    .io_sinks_2_bits  (_batchAddCluster3_demux_io_sinks_2_bits),
    .io_sinks_3_ready (_rowReduceSingleN_27_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_3_valid (_batchAddCluster3_demux_io_sinks_3_valid),
    .io_sinks_3_bits  (_batchAddCluster3_demux_io_sinks_3_bits),
    .io_sinks_4_ready (_rowReduceSingleN_28_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_4_valid (_batchAddCluster3_demux_io_sinks_4_valid),
    .io_sinks_4_bits  (_batchAddCluster3_demux_io_sinks_4_bits),
    .io_sinks_5_ready (_rowReduceSingleN_29_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_5_valid (_batchAddCluster3_demux_io_sinks_5_valid),
    .io_sinks_5_bits  (_batchAddCluster3_demux_io_sinks_5_bits),
    .io_sinks_6_ready (_rowReduceSingleN_30_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_6_valid (_batchAddCluster3_demux_io_sinks_6_valid),
    .io_sinks_6_bits  (_batchAddCluster3_demux_io_sinks_6_bits),
    .io_sinks_7_ready (_rowReduceSingleN_31_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_sinks_7_valid (_batchAddCluster3_demux_io_sinks_7_valid),
    .io_sinks_7_bits  (_batchAddCluster3_demux_io_sinks_7_bits),
    .io_select_ready  (_batchAddCluster3_demux_io_select_ready),
    .io_select_valid  (_batchAddCluster3_batchAddQueue_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33
    .io_select_bits   (_batchAddCluster3_batchAddQueue_io_deq_bits[2:0])	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:126:33, src/main/scala/chext/elastic/Connect.scala:12:15
  );
  Queue2_DataLast sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_GEN & (~rIsGenerating & _GEN_1 | sourceElem_valid)),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :157:27, :158:32, :181:{17,26}, src/main/scala/chext/elastic/Arrival.scala:39:25, :68:{28,45}
    .io_enq_bits_data (_GEN_3 ? sourceElem_bits : 256'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:157:27, :158:32, :181:26, :183:20
    .io_enq_bits_last (rIsGenerating ? _GEN_0 : _GEN_1 | _GEN_2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:146:38, :157:27, :158:32, :161:27, :181:{17,26}, :184:20, :187:{23,32}
    .io_deq_ready     (_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid     (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_data (_sinkBuffered__sinkBuffer_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_0_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_0_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_0_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_1_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_1_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_1_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_1_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_1_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_1_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_1_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_2_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_2_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_2_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_2_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_2_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_2_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_2_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_2_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_3 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_3_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_3_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_3_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_3_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_3_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_3_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_3_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_3_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_4 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_4_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_4_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_4_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_4_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_4_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_4_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_4_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_4_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_5 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_5_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_5_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_5_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_5_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_5_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_5_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_5_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_5_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_6 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_6_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_6_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_6_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_6_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_6_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_6_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_6_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_6_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_7 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_7_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_7_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_7_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_7_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_7_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_7_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_7_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_7_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_8 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_8_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_8_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_8_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_8_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_8_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_8_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_8_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_8_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_9 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_9_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_9_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_9_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_9_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_9_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_9_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_9_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_9_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_10 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_10_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_10_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_10_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_10_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_10_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_10_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_10_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_10_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_11 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_11_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_11_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_11_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_11_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_11_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_11_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_11_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_11_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_12 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_12_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_12_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_12_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_12_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_12_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_12_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_12_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_12_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_13 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_13_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_13_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_13_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_13_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_13_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_13_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_13_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_13_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_14 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_14_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_14_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_14_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_14_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_14_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_14_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_14_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_14_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_15 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_15_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_15_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_15_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_15_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_15_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_15_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_15_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_15_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_16 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_16_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_16_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_16_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_16_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_16_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_16_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_16_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_16_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_17 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_17_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_17_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_17_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_17_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_17_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_17_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_17_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_17_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_18 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_18_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_18_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_18_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_18_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_18_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_18_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_18_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_18_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_19 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_19_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_19_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_19_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_19_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_19_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_19_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_19_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_19_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_20 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_20_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_20_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_20_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_20_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_20_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_20_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_20_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_20_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_21 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_21_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_21_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_21_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_21_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_21_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_21_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_21_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_21_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_22 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_22_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_22_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_22_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_22_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_22_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_22_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_22_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_22_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_23 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_23_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_23_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_23_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_23_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_23_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_23_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_23_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_23_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_24 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_24_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_24_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_24_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_24_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_24_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_24_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_24_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_24_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_25 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_25_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_25_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_25_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_25_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_25_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_25_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_25_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_25_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_26 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_26_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_26_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_26_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_26_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_26_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_26_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_26_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_26_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_27 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_27_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_27_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_27_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_27_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_27_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_27_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_27_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_27_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_28 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_28_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_28_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_28_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_28_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_28_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_28_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_28_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_28_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_29 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_29_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_29_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_29_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_29_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_29_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_29_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_29_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_29_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_30 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_30_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_30_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_30_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_30_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_30_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_30_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_30_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_30_io_deq_bits_last)
  );
  Queue32_DataLast sinkBuffer_31 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sinkBuffer_31_io_enq_ready),
    .io_enq_valid     (_demux_io_sinks_31_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_data (_demux_io_sinks_31_bits_data),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_enq_bits_last (_demux_io_sinks_31_bits_last),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_ready     (_rowReduceSingleN_31_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_valid     (_sinkBuffer_31_io_deq_valid),
    .io_deq_bits_data (_sinkBuffer_31_io_deq_bits_data),
    .io_deq_bits_last (_sinkBuffer_31_io_deq_bits_last)
  );
  Counter_37 elasticCounter (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
    .clock      (clock),
    .reset      (reset),
    .sink_ready (_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .sink_bits  (_elasticCounter_sink_bits)
  );
  elasticDemux_38 demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready       (_demux_io_source_ready),
    .io_source_valid       (_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_source_bits_data   (_sinkBuffered__sinkBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_source_bits_last   (_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_sinks_0_ready      (_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_0_valid      (_demux_io_sinks_0_valid),
    .io_sinks_0_bits_data  (_demux_io_sinks_0_bits_data),
    .io_sinks_0_bits_last  (_demux_io_sinks_0_bits_last),
    .io_sinks_1_ready      (_sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_1_valid      (_demux_io_sinks_1_valid),
    .io_sinks_1_bits_data  (_demux_io_sinks_1_bits_data),
    .io_sinks_1_bits_last  (_demux_io_sinks_1_bits_last),
    .io_sinks_2_ready      (_sinkBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_2_valid      (_demux_io_sinks_2_valid),
    .io_sinks_2_bits_data  (_demux_io_sinks_2_bits_data),
    .io_sinks_2_bits_last  (_demux_io_sinks_2_bits_last),
    .io_sinks_3_ready      (_sinkBuffer_3_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_3_valid      (_demux_io_sinks_3_valid),
    .io_sinks_3_bits_data  (_demux_io_sinks_3_bits_data),
    .io_sinks_3_bits_last  (_demux_io_sinks_3_bits_last),
    .io_sinks_4_ready      (_sinkBuffer_4_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_4_valid      (_demux_io_sinks_4_valid),
    .io_sinks_4_bits_data  (_demux_io_sinks_4_bits_data),
    .io_sinks_4_bits_last  (_demux_io_sinks_4_bits_last),
    .io_sinks_5_ready      (_sinkBuffer_5_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_5_valid      (_demux_io_sinks_5_valid),
    .io_sinks_5_bits_data  (_demux_io_sinks_5_bits_data),
    .io_sinks_5_bits_last  (_demux_io_sinks_5_bits_last),
    .io_sinks_6_ready      (_sinkBuffer_6_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_6_valid      (_demux_io_sinks_6_valid),
    .io_sinks_6_bits_data  (_demux_io_sinks_6_bits_data),
    .io_sinks_6_bits_last  (_demux_io_sinks_6_bits_last),
    .io_sinks_7_ready      (_sinkBuffer_7_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_7_valid      (_demux_io_sinks_7_valid),
    .io_sinks_7_bits_data  (_demux_io_sinks_7_bits_data),
    .io_sinks_7_bits_last  (_demux_io_sinks_7_bits_last),
    .io_sinks_8_ready      (_sinkBuffer_8_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_8_valid      (_demux_io_sinks_8_valid),
    .io_sinks_8_bits_data  (_demux_io_sinks_8_bits_data),
    .io_sinks_8_bits_last  (_demux_io_sinks_8_bits_last),
    .io_sinks_9_ready      (_sinkBuffer_9_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_9_valid      (_demux_io_sinks_9_valid),
    .io_sinks_9_bits_data  (_demux_io_sinks_9_bits_data),
    .io_sinks_9_bits_last  (_demux_io_sinks_9_bits_last),
    .io_sinks_10_ready     (_sinkBuffer_10_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_10_valid     (_demux_io_sinks_10_valid),
    .io_sinks_10_bits_data (_demux_io_sinks_10_bits_data),
    .io_sinks_10_bits_last (_demux_io_sinks_10_bits_last),
    .io_sinks_11_ready     (_sinkBuffer_11_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_11_valid     (_demux_io_sinks_11_valid),
    .io_sinks_11_bits_data (_demux_io_sinks_11_bits_data),
    .io_sinks_11_bits_last (_demux_io_sinks_11_bits_last),
    .io_sinks_12_ready     (_sinkBuffer_12_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_12_valid     (_demux_io_sinks_12_valid),
    .io_sinks_12_bits_data (_demux_io_sinks_12_bits_data),
    .io_sinks_12_bits_last (_demux_io_sinks_12_bits_last),
    .io_sinks_13_ready     (_sinkBuffer_13_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_13_valid     (_demux_io_sinks_13_valid),
    .io_sinks_13_bits_data (_demux_io_sinks_13_bits_data),
    .io_sinks_13_bits_last (_demux_io_sinks_13_bits_last),
    .io_sinks_14_ready     (_sinkBuffer_14_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_14_valid     (_demux_io_sinks_14_valid),
    .io_sinks_14_bits_data (_demux_io_sinks_14_bits_data),
    .io_sinks_14_bits_last (_demux_io_sinks_14_bits_last),
    .io_sinks_15_ready     (_sinkBuffer_15_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_15_valid     (_demux_io_sinks_15_valid),
    .io_sinks_15_bits_data (_demux_io_sinks_15_bits_data),
    .io_sinks_15_bits_last (_demux_io_sinks_15_bits_last),
    .io_sinks_16_ready     (_sinkBuffer_16_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_16_valid     (_demux_io_sinks_16_valid),
    .io_sinks_16_bits_data (_demux_io_sinks_16_bits_data),
    .io_sinks_16_bits_last (_demux_io_sinks_16_bits_last),
    .io_sinks_17_ready     (_sinkBuffer_17_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_17_valid     (_demux_io_sinks_17_valid),
    .io_sinks_17_bits_data (_demux_io_sinks_17_bits_data),
    .io_sinks_17_bits_last (_demux_io_sinks_17_bits_last),
    .io_sinks_18_ready     (_sinkBuffer_18_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_18_valid     (_demux_io_sinks_18_valid),
    .io_sinks_18_bits_data (_demux_io_sinks_18_bits_data),
    .io_sinks_18_bits_last (_demux_io_sinks_18_bits_last),
    .io_sinks_19_ready     (_sinkBuffer_19_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_19_valid     (_demux_io_sinks_19_valid),
    .io_sinks_19_bits_data (_demux_io_sinks_19_bits_data),
    .io_sinks_19_bits_last (_demux_io_sinks_19_bits_last),
    .io_sinks_20_ready     (_sinkBuffer_20_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_20_valid     (_demux_io_sinks_20_valid),
    .io_sinks_20_bits_data (_demux_io_sinks_20_bits_data),
    .io_sinks_20_bits_last (_demux_io_sinks_20_bits_last),
    .io_sinks_21_ready     (_sinkBuffer_21_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_21_valid     (_demux_io_sinks_21_valid),
    .io_sinks_21_bits_data (_demux_io_sinks_21_bits_data),
    .io_sinks_21_bits_last (_demux_io_sinks_21_bits_last),
    .io_sinks_22_ready     (_sinkBuffer_22_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_22_valid     (_demux_io_sinks_22_valid),
    .io_sinks_22_bits_data (_demux_io_sinks_22_bits_data),
    .io_sinks_22_bits_last (_demux_io_sinks_22_bits_last),
    .io_sinks_23_ready     (_sinkBuffer_23_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_23_valid     (_demux_io_sinks_23_valid),
    .io_sinks_23_bits_data (_demux_io_sinks_23_bits_data),
    .io_sinks_23_bits_last (_demux_io_sinks_23_bits_last),
    .io_sinks_24_ready     (_sinkBuffer_24_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_24_valid     (_demux_io_sinks_24_valid),
    .io_sinks_24_bits_data (_demux_io_sinks_24_bits_data),
    .io_sinks_24_bits_last (_demux_io_sinks_24_bits_last),
    .io_sinks_25_ready     (_sinkBuffer_25_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_25_valid     (_demux_io_sinks_25_valid),
    .io_sinks_25_bits_data (_demux_io_sinks_25_bits_data),
    .io_sinks_25_bits_last (_demux_io_sinks_25_bits_last),
    .io_sinks_26_ready     (_sinkBuffer_26_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_26_valid     (_demux_io_sinks_26_valid),
    .io_sinks_26_bits_data (_demux_io_sinks_26_bits_data),
    .io_sinks_26_bits_last (_demux_io_sinks_26_bits_last),
    .io_sinks_27_ready     (_sinkBuffer_27_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_27_valid     (_demux_io_sinks_27_valid),
    .io_sinks_27_bits_data (_demux_io_sinks_27_bits_data),
    .io_sinks_27_bits_last (_demux_io_sinks_27_bits_last),
    .io_sinks_28_ready     (_sinkBuffer_28_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_28_valid     (_demux_io_sinks_28_valid),
    .io_sinks_28_bits_data (_demux_io_sinks_28_bits_data),
    .io_sinks_28_bits_last (_demux_io_sinks_28_bits_last),
    .io_sinks_29_ready     (_sinkBuffer_29_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_29_valid     (_demux_io_sinks_29_valid),
    .io_sinks_29_bits_data (_demux_io_sinks_29_bits_data),
    .io_sinks_29_bits_last (_demux_io_sinks_29_bits_last),
    .io_sinks_30_ready     (_sinkBuffer_30_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_30_valid     (_demux_io_sinks_30_valid),
    .io_sinks_30_bits_data (_demux_io_sinks_30_bits_data),
    .io_sinks_30_bits_last (_demux_io_sinks_30_bits_last),
    .io_sinks_31_ready     (_sinkBuffer_31_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_31_valid     (_demux_io_sinks_31_valid),
    .io_sinks_31_bits_data (_demux_io_sinks_31_bits_data),
    .io_sinks_31_bits_last (_demux_io_sinks_31_bits_last),
    .io_select_ready       (_demux_io_select_ready),
    .io_select_bits        (_elasticCounter_sink_bits)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
  );
  Queue2_UInt256 sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_0_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_0_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_0_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_1_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_1_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_1_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_1_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_1_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_1_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_2_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_2_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_2_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_2_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_2_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_2_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_3 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_3_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_3_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_3_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_3_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_3_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_3_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_4 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_4_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_4_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_4_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_4_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_4_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_4_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_5 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_5_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_5_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_5_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_5_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_5_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_5_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_6 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_6_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_6_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_6_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_6_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_6_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_6_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_7 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_7_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_7_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_7_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_7_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_7_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_7_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_8 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_8_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_8_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_8_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_8_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_8_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_8_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_9 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_9_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_9_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_9_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_9_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_9_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_9_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_10 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_10_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_10_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_10_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_10_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_10_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_10_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_11 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_11_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_11_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_11_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_11_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_11_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_11_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_12 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_12_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_12_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_12_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_12_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_12_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_12_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_13 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_13_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_13_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_13_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_13_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_13_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_13_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_14 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_14_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_14_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_14_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_14_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_14_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_14_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_15 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_15_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_15_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_15_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_15_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_15_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_15_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_16 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_16_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_16_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_16_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_16_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_16_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_16_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_17 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_17_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_17_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_17_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_17_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_17_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_17_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_18 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_18_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_18_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_18_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_18_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_18_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_18_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_19 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_19_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_19_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_19_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_19_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_19_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_19_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_20 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_20_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_20_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_20_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_20_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_20_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_20_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_21 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_21_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_21_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_21_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_21_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_21_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_21_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_22 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_22_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_22_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_22_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_22_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_22_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_22_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_23 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_23_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_23_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_23_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_23_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_23_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_23_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_24 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_24_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_24_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_24_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_24_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_24_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_24_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_25 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_25_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_25_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_25_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_25_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_25_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_25_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_26 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_26_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_26_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_26_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_26_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_26_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_26_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_27 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_27_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_27_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_27_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_27_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_27_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_27_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_28 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_28_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_28_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_28_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_28_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_28_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_28_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_29 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_29_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_29_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_29_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_29_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_29_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_29_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_30 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_30_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_30_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_30_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_30_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_30_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_30_io_deq_bits)
  );
  Queue2_UInt256 sourceBuffer_31 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_31_io_enq_ready),
    .io_enq_valid (_rowReduceSingleN_31_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_enq_bits  (_rowReduceSingleN_31_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:120:27
    .io_deq_ready (_mux_io_sources_31_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sourceBuffer_31_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_31_io_deq_bits)
  );
  Counter_37 elasticCounter_1 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
    .clock      (clock),
    .reset      (reset),
    .sink_ready (_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .sink_bits  (_elasticCounter_1_sink_bits)
  );
  elasticMux_33 mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_0_ready  (_mux_io_sources_0_ready),
    .io_sources_0_valid  (_sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_0_bits   (_sourceBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_ready  (_mux_io_sources_1_ready),
    .io_sources_1_valid  (_sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_1_bits   (_sourceBuffer_1_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_ready  (_mux_io_sources_2_ready),
    .io_sources_2_valid  (_sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_2_bits   (_sourceBuffer_2_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_ready  (_mux_io_sources_3_ready),
    .io_sources_3_valid  (_sourceBuffer_3_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_3_bits   (_sourceBuffer_3_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_4_ready  (_mux_io_sources_4_ready),
    .io_sources_4_valid  (_sourceBuffer_4_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_4_bits   (_sourceBuffer_4_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_5_ready  (_mux_io_sources_5_ready),
    .io_sources_5_valid  (_sourceBuffer_5_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_5_bits   (_sourceBuffer_5_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_6_ready  (_mux_io_sources_6_ready),
    .io_sources_6_valid  (_sourceBuffer_6_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_6_bits   (_sourceBuffer_6_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_7_ready  (_mux_io_sources_7_ready),
    .io_sources_7_valid  (_sourceBuffer_7_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_7_bits   (_sourceBuffer_7_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_8_ready  (_mux_io_sources_8_ready),
    .io_sources_8_valid  (_sourceBuffer_8_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_8_bits   (_sourceBuffer_8_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_9_ready  (_mux_io_sources_9_ready),
    .io_sources_9_valid  (_sourceBuffer_9_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_9_bits   (_sourceBuffer_9_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_10_ready (_mux_io_sources_10_ready),
    .io_sources_10_valid (_sourceBuffer_10_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_10_bits  (_sourceBuffer_10_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_11_ready (_mux_io_sources_11_ready),
    .io_sources_11_valid (_sourceBuffer_11_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_11_bits  (_sourceBuffer_11_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_12_ready (_mux_io_sources_12_ready),
    .io_sources_12_valid (_sourceBuffer_12_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_12_bits  (_sourceBuffer_12_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_13_ready (_mux_io_sources_13_ready),
    .io_sources_13_valid (_sourceBuffer_13_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_13_bits  (_sourceBuffer_13_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_14_ready (_mux_io_sources_14_ready),
    .io_sources_14_valid (_sourceBuffer_14_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_14_bits  (_sourceBuffer_14_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_15_ready (_mux_io_sources_15_ready),
    .io_sources_15_valid (_sourceBuffer_15_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_15_bits  (_sourceBuffer_15_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_16_ready (_mux_io_sources_16_ready),
    .io_sources_16_valid (_sourceBuffer_16_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_16_bits  (_sourceBuffer_16_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_17_ready (_mux_io_sources_17_ready),
    .io_sources_17_valid (_sourceBuffer_17_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_17_bits  (_sourceBuffer_17_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_18_ready (_mux_io_sources_18_ready),
    .io_sources_18_valid (_sourceBuffer_18_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_18_bits  (_sourceBuffer_18_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_19_ready (_mux_io_sources_19_ready),
    .io_sources_19_valid (_sourceBuffer_19_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_19_bits  (_sourceBuffer_19_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_20_ready (_mux_io_sources_20_ready),
    .io_sources_20_valid (_sourceBuffer_20_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_20_bits  (_sourceBuffer_20_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_21_ready (_mux_io_sources_21_ready),
    .io_sources_21_valid (_sourceBuffer_21_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_21_bits  (_sourceBuffer_21_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_22_ready (_mux_io_sources_22_ready),
    .io_sources_22_valid (_sourceBuffer_22_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_22_bits  (_sourceBuffer_22_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_23_ready (_mux_io_sources_23_ready),
    .io_sources_23_valid (_sourceBuffer_23_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_23_bits  (_sourceBuffer_23_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_24_ready (_mux_io_sources_24_ready),
    .io_sources_24_valid (_sourceBuffer_24_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_24_bits  (_sourceBuffer_24_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_25_ready (_mux_io_sources_25_ready),
    .io_sources_25_valid (_sourceBuffer_25_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_25_bits  (_sourceBuffer_25_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_26_ready (_mux_io_sources_26_ready),
    .io_sources_26_valid (_sourceBuffer_26_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_26_bits  (_sourceBuffer_26_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_27_ready (_mux_io_sources_27_ready),
    .io_sources_27_valid (_sourceBuffer_27_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_27_bits  (_sourceBuffer_27_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_28_ready (_mux_io_sources_28_ready),
    .io_sources_28_valid (_sourceBuffer_28_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_28_bits  (_sourceBuffer_28_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_29_ready (_mux_io_sources_29_ready),
    .io_sources_29_valid (_sourceBuffer_29_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_29_bits  (_sourceBuffer_29_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_30_ready (_mux_io_sources_30_ready),
    .io_sources_30_valid (_sourceBuffer_30_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_30_bits  (_sourceBuffer_30_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_31_ready (_mux_io_sources_31_ready),
    .io_sources_31_valid (_sourceBuffer_31_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sources_31_bits  (_sourceBuffer_31_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_ready       (sinkResult_ready),
    .io_sink_valid       (sinkResult_valid),
    .io_sink_bits        (sinkResult_bits),
    .io_select_ready     (_mux_io_select_ready),
    .io_select_bits      (_elasticCounter_1_sink_bits)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Counter.scala:27:32
  );
  assign sourceElem_ready = _GEN & _GEN_3 & sourceElem_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, :157:27, :158:32, :181:26, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
  assign sourceCount_ready =
    _GEN
    & (rIsGenerating ? sourceElem_valid & _GEN_0 : _GEN_1 | _GEN_2 & sourceElem_valid);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:107:7, :146:38, :157:27, :158:32, :161:{27,36}, :181:{17,26}, :187:{23,32}, :188:34, :199:34, src/main/scala/chext/elastic/Arrival.scala:31:18, :38:18, :68:{28,45}
endmodule

module Spmv(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
  input          clock,	// <stdin>:74236:11
                 reset,	// <stdin>:74237:11
  output         sourceTask_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
  input          sourceTask_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
  input  [63:0]  sourceTask_bits_ptrValues,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_ptrColumnIndices,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_ptrRowLengths,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_ptrInputVector,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_ptrOutputVector,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_numValues,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
                 sourceTask_bits_numRows,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:123:22
  input          sinkDone_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:126:20
  output         sinkDone_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:126:20
  output [63:0]  sinkDone_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:126:20
  input          m_axi_random_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output         m_axi_random_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output [29:0]  m_axi_random_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output [3:0]   m_axi_random_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output [2:0]   m_axi_random_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output [1:0]   m_axi_random_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  output         m_axi_random_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  input          m_axi_random_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  input  [255:0] m_axi_random_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:129:24
  input          m_axi_regular_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output         m_axi_regular_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [1:0]   m_axi_regular_ar_bits_id,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [29:0]  m_axi_regular_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [3:0]   m_axi_regular_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [2:0]   m_axi_regular_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [1:0]   m_axi_regular_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output         m_axi_regular_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input          m_axi_regular_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input  [1:0]   m_axi_regular_r_bits_id,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input  [255:0] m_axi_regular_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input  [1:0]   m_axi_regular_r_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input          m_axi_regular_r_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
                 m_axi_regular_aw_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output         m_axi_regular_aw_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [1:0]   m_axi_regular_aw_bits_id,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [29:0]  m_axi_regular_aw_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [3:0]   m_axi_regular_aw_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [2:0]   m_axi_regular_aw_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [1:0]   m_axi_regular_aw_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input          m_axi_regular_w_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output         m_axi_regular_w_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [255:0] m_axi_regular_w_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output [31:0]  m_axi_regular_w_bits_strb,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  output         m_axi_regular_w_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
                 m_axi_regular_b_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input          m_axi_regular_b_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
  input  [1:0]   m_axi_regular_b_bits_id,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
                 m_axi_regular_b_bits_resp	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:132:25
);

  wire         _sinkBuffer_4_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_4_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_4_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_3_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_3_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_3_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [31:0]  _sinkBuffer_2_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _rowReduce_sourceElem_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
  wire         _rowReduce_sourceCount_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
  wire         _rowReduce_sinkResult_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
  wire [255:0] _rowReduce_sinkResult_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
  wire         _sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_1_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [31:0]  _sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _batchMultiply_sourceInA_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
  wire         _batchMultiply_sourceInB_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
  wire         _batchMultiply_sinkOut_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
  wire [255:0] _batchMultiply_sinkOut_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
  wire         _sinkBuffered__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_ptrValues;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_ptrColumnIndices;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_ptrRowLengths;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_ptrInputVector;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_ptrOutputVector;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_numValues;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [63:0]  _sinkBuffered__sinkBuffer_io_deq_bits_numRows;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _qPtrInputVector_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31
  wire         _qPtrInputVector_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31
  wire [63:0]  _qPtrInputVector_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31
  wire         _downsizerRowLengths_source_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
  wire         _downsizerRowLengths_sink_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
  wire [31:0]  _downsizerRowLengths_sink_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
  wire         _downsizerColumnIndices_source_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
  wire         _downsizerColumnIndices_sink_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
  wire [31:0]  _downsizerColumnIndices_sink_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
  wire         _downsizerColumnIndices_sink_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
  wire         _downsizerValues_source_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
  wire         _downsizerValues_sink_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
  wire [31:0]  _downsizerValues_sink_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
  wire         _mux_s_axi_0_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_0_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [255:0] _mux_s_axi_0_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [1:0]   _mux_s_axi_0_r_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_0_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_1_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_1_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [255:0] _mux_s_axi_1_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [1:0]   _mux_s_axi_1_r_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_1_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_2_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_2_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [255:0] _mux_s_axi_2_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [1:0]   _mux_s_axi_2_r_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_2_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_3_aw_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_3_w_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _mux_s_axi_3_b_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire [1:0]   _mux_s_axi_3_b_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  wire         _responseBufferReadStreamRowLengths_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire         _responseBufferReadStreamRowLengths_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire [255:0] _responseBufferReadStreamRowLengths_s_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire         _responseBufferReadStreamRowLengths_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire [29:0]  _responseBufferReadStreamRowLengths_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire [3:0]   _responseBufferReadStreamRowLengths_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire [2:0]   _responseBufferReadStreamRowLengths_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire [1:0]   _responseBufferReadStreamRowLengths_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire         _responseBufferReadStreamRowLengths_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
  wire         _responseBufferReadStreamColumnIndices_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire         _responseBufferReadStreamColumnIndices_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire [255:0] _responseBufferReadStreamColumnIndices_s_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire         _responseBufferReadStreamColumnIndices_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire [29:0]  _responseBufferReadStreamColumnIndices_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire [3:0]   _responseBufferReadStreamColumnIndices_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire [2:0]   _responseBufferReadStreamColumnIndices_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire [1:0]   _responseBufferReadStreamColumnIndices_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire         _responseBufferReadStreamColumnIndices_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
  wire         _responseBufferReadStreamValue_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire         _responseBufferReadStreamValue_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire [255:0] _responseBufferReadStreamValue_s_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire         _responseBufferReadStreamValue_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire [29:0]  _responseBufferReadStreamValue_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire [3:0]   _responseBufferReadStreamValue_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire [2:0]   _responseBufferReadStreamValue_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire [1:0]   _responseBufferReadStreamValue_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire         _responseBufferReadStreamValue_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
  wire         _writeStreamResult_m_axi_aw_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [29:0]  _writeStreamResult_m_axi_aw_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [3:0]   _writeStreamResult_m_axi_aw_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [2:0]   _writeStreamResult_m_axi_aw_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [1:0]   _writeStreamResult_m_axi_aw_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_m_axi_w_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [255:0] _writeStreamResult_m_axi_w_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire [31:0]  _writeStreamResult_m_axi_w_bits_strb;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_m_axi_w_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_m_axi_b_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_sourceTask_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_sinkDone_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _writeStreamResult_sourceData_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
  wire         _readStreamRowLengths_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire [29:0]  _readStreamRowLengths_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire [3:0]   _readStreamRowLengths_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire [2:0]   _readStreamRowLengths_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire [1:0]   _readStreamRowLengths_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire         _readStreamRowLengths_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire         _readStreamRowLengths_sourceTask_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire         _readStreamRowLengths_sinkData_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire [255:0] _readStreamRowLengths_sinkData_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
  wire         _readStreamColumnIndices_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire [29:0]  _readStreamColumnIndices_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire [3:0]   _readStreamColumnIndices_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire [2:0]   _readStreamColumnIndices_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire [1:0]   _readStreamColumnIndices_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire         _readStreamColumnIndices_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire         _readStreamColumnIndices_sourceTask_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire         _readStreamColumnIndices_sinkData_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire [255:0] _readStreamColumnIndices_sinkData_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire         _readStreamColumnIndices_sinkData_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
  wire         _readStreamValues_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire [29:0]  _readStreamValues_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire [3:0]   _readStreamValues_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire [2:0]   _readStreamValues_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire [1:0]   _readStreamValues_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire         _readStreamValues_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire         _readStreamValues_sourceTask_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire         _readStreamValues_sinkData_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire [255:0] _readStreamValues_sinkData_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
  wire         _qTime_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29
  wire         _qTime_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29
  wire [63:0]  _qTime_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29
  reg  [63:0]  rTime;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:135:30
  wire         sourceTask_ready_0 =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceTask_valid & _qTime_io_enq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29, :188:32, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chisel3/util/Decoupled.scala:67:20
  reg          eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_3;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_4;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         eagerFork_rvTask_ready_qual1_0 =
    _readStreamValues_sourceTask_ready | eagerFork_regs_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_rvTask_ready_qual1_1 =
    _readStreamColumnIndices_sourceTask_ready | eagerFork_regs_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_rvTask_ready_qual1_2 =
    _readStreamRowLengths_sourceTask_ready | eagerFork_regs_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_rvTask_ready_qual1_3 =
    _writeStreamResult_sourceTask_ready | eagerFork_regs_3;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_rvTask_ready_qual1_4 =
    _qPtrInputVector_io_enq_ready | eagerFork_regs_4;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         rvTask_ready =
    eagerFork_rvTask_ready_qual1_0 & eagerFork_rvTask_ready_qual1_1
    & eagerFork_rvTask_ready_qual1_2 & eagerFork_rvTask_ready_qual1_3
    & eagerFork_rvTask_ready_qual1_4;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire         _GEN =
    _sinkBuffered__sinkBuffer_1_io_enq_ready & _downsizerColumnIndices_sink_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46, src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _GEN_0 = _GEN & _qPtrInputVector_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31, :243:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  wire         sinkDone_valid_0 = _writeStreamResult_sinkDone_valid & _qTime_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29, :143:41, src/main/scala/chext/elastic/Join.scala:41:55
  wire         mkJoin_fire = sinkDone_ready & sinkDone_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  always @(posedge clock) begin	// <stdin>:74236:11
    if (reset) begin	// <stdin>:74236:11
      rTime <= 64'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:135:30
      eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chisel3/util/Decoupled.scala:67:20
      eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chisel3/util/Decoupled.scala:67:20
      eagerFork_regs_2 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chisel3/util/Decoupled.scala:67:20
      eagerFork_regs_3 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chisel3/util/Decoupled.scala:67:20
      eagerFork_regs_4 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chisel3/util/Decoupled.scala:67:20
    end
    else begin	// <stdin>:74236:11
      rTime <= rTime + 64'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:135:30, :136:18
      eagerFork_regs_0 <=
        eagerFork_rvTask_ready_qual1_0 & _sinkBuffered__sinkBuffer_io_deq_valid
        & ~rvTask_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_1 <=
        eagerFork_rvTask_ready_qual1_1 & _sinkBuffered__sinkBuffer_io_deq_valid
        & ~rvTask_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_2 <=
        eagerFork_rvTask_ready_qual1_2 & _sinkBuffered__sinkBuffer_io_deq_valid
        & ~rvTask_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_3 <=
        eagerFork_rvTask_ready_qual1_3 & _sinkBuffered__sinkBuffer_io_deq_valid
        & ~rvTask_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_4 <=
        eagerFork_rvTask_ready_qual1_4 & _sinkBuffered__sinkBuffer_io_deq_valid
        & ~rvTask_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
      automatic logic [31:0] _RANDOM[0:2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
        rTime = {_RANDOM[2'h0], _RANDOM[2'h1]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, :135:30
        eagerFork_regs_0 = _RANDOM[2'h2][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_1 = _RANDOM[2'h2][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_2 = _RANDOM[2'h2][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_3 = _RANDOM[2'h2][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_4 = _RANDOM[2'h2][4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue16_UInt64 qTime (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:138:29
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_qTime_io_enq_ready),
    .io_enq_valid (sourceTask_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:188:32, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:67:20
    .io_enq_bits  (rTime),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:135:30
    .io_deq_ready (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid (_qTime_io_deq_valid),
    .io_deq_bits  (_qTime_io_deq_bits)
  );
  ReadStream readStreamValues (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .clock                   (clock),
    .reset                   (reset),
    .m_axi_ar_ready          (_responseBufferReadStreamValue_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .m_axi_ar_valid          (_readStreamValues_m_axi_ar_valid),
    .m_axi_ar_bits_addr      (_readStreamValues_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len       (_readStreamValues_m_axi_ar_bits_len),
    .m_axi_ar_bits_size      (_readStreamValues_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst     (_readStreamValues_m_axi_ar_bits_burst),
    .m_axi_r_ready           (_readStreamValues_m_axi_r_ready),
    .m_axi_r_valid           (_responseBufferReadStreamValue_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .m_axi_r_bits_data       (_responseBufferReadStreamValue_s_axi_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .sourceTask_ready        (_readStreamValues_sourceTask_ready),
    .sourceTask_valid        (_sinkBuffered__sinkBuffer_io_deq_valid & ~eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .sourceTask_bits_address (_sinkBuffered__sinkBuffer_io_deq_bits_ptrValues),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sourceTask_bits_length  (_sinkBuffered__sinkBuffer_io_deq_bits_numValues),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sinkData_ready          (_downsizerValues_source_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
    .sinkData_valid          (_readStreamValues_sinkData_valid),
    .sinkData_bits           (_readStreamValues_sinkData_bits)
  );
  ReadStreamWithLast readStreamColumnIndices (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .clock                   (clock),
    .reset                   (reset),
    .m_axi_ar_ready          (_responseBufferReadStreamColumnIndices_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .m_axi_ar_valid          (_readStreamColumnIndices_m_axi_ar_valid),
    .m_axi_ar_bits_addr      (_readStreamColumnIndices_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len       (_readStreamColumnIndices_m_axi_ar_bits_len),
    .m_axi_ar_bits_size      (_readStreamColumnIndices_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst     (_readStreamColumnIndices_m_axi_ar_bits_burst),
    .m_axi_r_ready           (_readStreamColumnIndices_m_axi_r_ready),
    .m_axi_r_valid           (_responseBufferReadStreamColumnIndices_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .m_axi_r_bits_data       (_responseBufferReadStreamColumnIndices_s_axi_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .sourceTask_ready        (_readStreamColumnIndices_sourceTask_ready),
    .sourceTask_valid        (_sinkBuffered__sinkBuffer_io_deq_valid & ~eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .sourceTask_bits_address (_sinkBuffered__sinkBuffer_io_deq_bits_ptrColumnIndices),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sourceTask_bits_length  (_sinkBuffered__sinkBuffer_io_deq_bits_numValues),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sinkData_ready          (_downsizerColumnIndices_source_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
    .sinkData_valid          (_readStreamColumnIndices_sinkData_valid),
    .sinkData_bits_data      (_readStreamColumnIndices_sinkData_bits_data),
    .sinkData_bits_last      (_readStreamColumnIndices_sinkData_bits_last)
  );
  ReadStream readStreamRowLengths (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .clock                   (clock),
    .reset                   (reset),
    .m_axi_ar_ready          (_responseBufferReadStreamRowLengths_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .m_axi_ar_valid          (_readStreamRowLengths_m_axi_ar_valid),
    .m_axi_ar_bits_addr      (_readStreamRowLengths_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len       (_readStreamRowLengths_m_axi_ar_bits_len),
    .m_axi_ar_bits_size      (_readStreamRowLengths_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst     (_readStreamRowLengths_m_axi_ar_bits_burst),
    .m_axi_r_ready           (_readStreamRowLengths_m_axi_r_ready),
    .m_axi_r_valid           (_responseBufferReadStreamRowLengths_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .m_axi_r_bits_data       (_responseBufferReadStreamRowLengths_s_axi_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .sourceTask_ready        (_readStreamRowLengths_sourceTask_ready),
    .sourceTask_valid        (_sinkBuffered__sinkBuffer_io_deq_valid & ~eagerFork_regs_2),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .sourceTask_bits_address (_sinkBuffered__sinkBuffer_io_deq_bits_ptrRowLengths),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sourceTask_bits_length  (_sinkBuffered__sinkBuffer_io_deq_bits_numRows),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sinkData_ready          (_downsizerRowLengths_source_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
    .sinkData_valid          (_readStreamRowLengths_sinkData_valid),
    .sinkData_bits           (_readStreamRowLengths_sinkData_bits)
  );
  WriteStream writeStreamResult (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .clock                   (clock),
    .reset                   (reset),
    .m_axi_aw_ready          (_mux_s_axi_3_aw_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_aw_valid          (_writeStreamResult_m_axi_aw_valid),
    .m_axi_aw_bits_addr      (_writeStreamResult_m_axi_aw_bits_addr),
    .m_axi_aw_bits_len       (_writeStreamResult_m_axi_aw_bits_len),
    .m_axi_aw_bits_size      (_writeStreamResult_m_axi_aw_bits_size),
    .m_axi_aw_bits_burst     (_writeStreamResult_m_axi_aw_bits_burst),
    .m_axi_w_ready           (_mux_s_axi_3_w_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_w_valid           (_writeStreamResult_m_axi_w_valid),
    .m_axi_w_bits_data       (_writeStreamResult_m_axi_w_bits_data),
    .m_axi_w_bits_strb       (_writeStreamResult_m_axi_w_bits_strb),
    .m_axi_w_bits_last       (_writeStreamResult_m_axi_w_bits_last),
    .m_axi_b_ready           (_writeStreamResult_m_axi_b_ready),
    .m_axi_b_valid           (_mux_s_axi_3_b_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_b_bits_resp       (_mux_s_axi_3_b_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .sourceTask_ready        (_writeStreamResult_sourceTask_ready),
    .sourceTask_valid        (_sinkBuffered__sinkBuffer_io_deq_valid & ~eagerFork_regs_3),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .sourceTask_bits_address (_sinkBuffered__sinkBuffer_io_deq_bits_ptrOutputVector),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .sourceTask_bits_length
      ({_sinkBuffered__sinkBuffer_io_deq_bits_numRows[60:0], 3'h0}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:228:22, :241:26, src/main/scala/chext/elastic/Buffer.scala:189:30
    .sinkDone_ready          (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .sinkDone_valid          (_writeStreamResult_sinkDone_valid),
    .sourceData_ready        (_writeStreamResult_sourceData_ready),
    .sourceData_valid        (_sinkBuffer_4_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceData_bits         (_sinkBuffer_4_io_deq_bits)	// src/main/scala/chext/elastic/Buffer.scala:208:30
  );
  ResponseBuffer responseBufferReadStreamValue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_responseBufferReadStreamValue_s_axi_ar_ready),
    .s_axi_ar_valid      (_readStreamValues_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_ar_bits_addr  (_readStreamValues_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_ar_bits_len   (_readStreamValues_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_ar_bits_size  (_readStreamValues_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_ar_bits_burst (_readStreamValues_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_r_ready       (_readStreamValues_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .s_axi_r_valid       (_responseBufferReadStreamValue_s_axi_r_valid),
    .s_axi_r_bits_data   (_responseBufferReadStreamValue_s_axi_r_bits_data),
    .m_axi_ar_ready      (_mux_s_axi_0_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_ar_valid      (_responseBufferReadStreamValue_m_axi_ar_valid),
    .m_axi_ar_bits_addr  (_responseBufferReadStreamValue_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len   (_responseBufferReadStreamValue_m_axi_ar_bits_len),
    .m_axi_ar_bits_size  (_responseBufferReadStreamValue_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst (_responseBufferReadStreamValue_m_axi_ar_bits_burst),
    .m_axi_r_ready       (_responseBufferReadStreamValue_m_axi_r_ready),
    .m_axi_r_valid       (_mux_s_axi_0_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_data   (_mux_s_axi_0_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_resp   (_mux_s_axi_0_r_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_last   (_mux_s_axi_0_r_bits_last)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  );
  ResponseBuffer responseBufferReadStreamColumnIndices (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_responseBufferReadStreamColumnIndices_s_axi_ar_ready),
    .s_axi_ar_valid      (_readStreamColumnIndices_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_ar_bits_addr  (_readStreamColumnIndices_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_ar_bits_len   (_readStreamColumnIndices_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_ar_bits_size  (_readStreamColumnIndices_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_ar_bits_burst (_readStreamColumnIndices_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_r_ready       (_readStreamColumnIndices_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .s_axi_r_valid       (_responseBufferReadStreamColumnIndices_s_axi_r_valid),
    .s_axi_r_bits_data   (_responseBufferReadStreamColumnIndices_s_axi_r_bits_data),
    .m_axi_ar_ready      (_mux_s_axi_1_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_ar_valid      (_responseBufferReadStreamColumnIndices_m_axi_ar_valid),
    .m_axi_ar_bits_addr  (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len   (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_len),
    .m_axi_ar_bits_size  (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_burst),
    .m_axi_r_ready       (_responseBufferReadStreamColumnIndices_m_axi_r_ready),
    .m_axi_r_valid       (_mux_s_axi_1_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_data   (_mux_s_axi_1_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_resp   (_mux_s_axi_1_r_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_last   (_mux_s_axi_1_r_bits_last)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  );
  ResponseBuffer responseBufferReadStreamRowLengths (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_responseBufferReadStreamRowLengths_s_axi_ar_ready),
    .s_axi_ar_valid      (_readStreamRowLengths_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_ar_bits_addr  (_readStreamRowLengths_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_ar_bits_len   (_readStreamRowLengths_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_ar_bits_size  (_readStreamRowLengths_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_ar_bits_burst (_readStreamRowLengths_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_r_ready       (_readStreamRowLengths_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .s_axi_r_valid       (_responseBufferReadStreamRowLengths_s_axi_r_valid),
    .s_axi_r_bits_data   (_responseBufferReadStreamRowLengths_s_axi_r_bits_data),
    .m_axi_ar_ready      (_mux_s_axi_2_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_ar_valid      (_responseBufferReadStreamRowLengths_m_axi_ar_valid),
    .m_axi_ar_bits_addr  (_responseBufferReadStreamRowLengths_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len   (_responseBufferReadStreamRowLengths_m_axi_ar_bits_len),
    .m_axi_ar_bits_size  (_responseBufferReadStreamRowLengths_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst (_responseBufferReadStreamRowLengths_m_axi_ar_bits_burst),
    .m_axi_r_ready       (_responseBufferReadStreamRowLengths_m_axi_r_ready),
    .m_axi_r_valid       (_mux_s_axi_2_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_data   (_mux_s_axi_2_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_resp   (_mux_s_axi_2_r_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .m_axi_r_bits_last   (_mux_s_axi_2_r_bits_last)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
  );
  Mux mux (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:151:27
    .clock                 (clock),
    .reset                 (reset),
    .s_axi_0_ar_ready      (_mux_s_axi_0_ar_ready),
    .s_axi_0_ar_valid      (_responseBufferReadStreamValue_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_ar_bits_addr  (_responseBufferReadStreamValue_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_ar_bits_len   (_responseBufferReadStreamValue_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_ar_bits_size  (_responseBufferReadStreamValue_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_ar_bits_burst (_responseBufferReadStreamValue_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_r_ready       (_responseBufferReadStreamValue_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:147:53
    .s_axi_0_r_valid       (_mux_s_axi_0_r_valid),
    .s_axi_0_r_bits_data   (_mux_s_axi_0_r_bits_data),
    .s_axi_0_r_bits_resp   (_mux_s_axi_0_r_bits_resp),
    .s_axi_0_r_bits_last   (_mux_s_axi_0_r_bits_last),
    .s_axi_1_ar_ready      (_mux_s_axi_1_ar_ready),
    .s_axi_1_ar_valid      (_responseBufferReadStreamColumnIndices_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_ar_bits_addr  (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_ar_bits_len   (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_ar_bits_size  (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_ar_bits_burst (_responseBufferReadStreamColumnIndices_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_r_ready       (_responseBufferReadStreamColumnIndices_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:148:61
    .s_axi_1_r_valid       (_mux_s_axi_1_r_valid),
    .s_axi_1_r_bits_data   (_mux_s_axi_1_r_bits_data),
    .s_axi_1_r_bits_resp   (_mux_s_axi_1_r_bits_resp),
    .s_axi_1_r_bits_last   (_mux_s_axi_1_r_bits_last),
    .s_axi_2_ar_ready      (_mux_s_axi_2_ar_ready),
    .s_axi_2_ar_valid      (_responseBufferReadStreamRowLengths_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_ar_bits_addr  (_responseBufferReadStreamRowLengths_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_ar_bits_len   (_responseBufferReadStreamRowLengths_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_ar_bits_size  (_responseBufferReadStreamRowLengths_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_ar_bits_burst (_responseBufferReadStreamRowLengths_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_r_ready       (_responseBufferReadStreamRowLengths_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:149:58
    .s_axi_2_r_valid       (_mux_s_axi_2_r_valid),
    .s_axi_2_r_bits_data   (_mux_s_axi_2_r_bits_data),
    .s_axi_2_r_bits_resp   (_mux_s_axi_2_r_bits_resp),
    .s_axi_2_r_bits_last   (_mux_s_axi_2_r_bits_last),
    .s_axi_3_aw_ready      (_mux_s_axi_3_aw_ready),
    .s_axi_3_aw_valid      (_writeStreamResult_m_axi_aw_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_aw_bits_addr  (_writeStreamResult_m_axi_aw_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_aw_bits_len   (_writeStreamResult_m_axi_aw_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_aw_bits_size  (_writeStreamResult_m_axi_aw_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_aw_bits_burst (_writeStreamResult_m_axi_aw_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_w_ready       (_mux_s_axi_3_w_ready),
    .s_axi_3_w_valid       (_writeStreamResult_m_axi_w_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_w_bits_data   (_writeStreamResult_m_axi_w_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_w_bits_strb   (_writeStreamResult_m_axi_w_bits_strb),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_w_bits_last   (_writeStreamResult_m_axi_w_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_b_ready       (_writeStreamResult_m_axi_b_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .s_axi_3_b_valid       (_mux_s_axi_3_b_valid),
    .s_axi_3_b_bits_resp   (_mux_s_axi_3_b_bits_resp),
    .m_axi_ar_ready        (m_axi_regular_ar_ready),
    .m_axi_ar_valid        (m_axi_regular_ar_valid),
    .m_axi_ar_bits_id      (m_axi_regular_ar_bits_id),
    .m_axi_ar_bits_addr    (m_axi_regular_ar_bits_addr),
    .m_axi_ar_bits_len     (m_axi_regular_ar_bits_len),
    .m_axi_ar_bits_size    (m_axi_regular_ar_bits_size),
    .m_axi_ar_bits_burst   (m_axi_regular_ar_bits_burst),
    .m_axi_r_ready         (m_axi_regular_r_ready),
    .m_axi_r_valid         (m_axi_regular_r_valid),
    .m_axi_r_bits_id       (m_axi_regular_r_bits_id),
    .m_axi_r_bits_data     (m_axi_regular_r_bits_data),
    .m_axi_r_bits_resp     (m_axi_regular_r_bits_resp),
    .m_axi_r_bits_last     (m_axi_regular_r_bits_last),
    .m_axi_aw_ready        (m_axi_regular_aw_ready),
    .m_axi_aw_valid        (m_axi_regular_aw_valid),
    .m_axi_aw_bits_id      (m_axi_regular_aw_bits_id),
    .m_axi_aw_bits_addr    (m_axi_regular_aw_bits_addr),
    .m_axi_aw_bits_len     (m_axi_regular_aw_bits_len),
    .m_axi_aw_bits_size    (m_axi_regular_aw_bits_size),
    .m_axi_aw_bits_burst   (m_axi_regular_aw_bits_burst),
    .m_axi_w_ready         (m_axi_regular_w_ready),
    .m_axi_w_valid         (m_axi_regular_w_valid),
    .m_axi_w_bits_data     (m_axi_regular_w_bits_data),
    .m_axi_w_bits_strb     (m_axi_regular_w_bits_strb),
    .m_axi_w_bits_last     (m_axi_regular_w_bits_last),
    .m_axi_b_ready         (m_axi_regular_b_ready),
    .m_axi_b_valid         (m_axi_regular_b_valid),
    .m_axi_b_bits_id       (m_axi_regular_b_bits_id),
    .m_axi_b_bits_resp     (m_axi_regular_b_bits_resp)
  );
  Downsize downsizerValues (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
    .clock        (clock),
    .reset        (reset),
    .source_ready (_downsizerValues_source_ready),
    .source_valid (_readStreamValues_sinkData_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .source_bits  (_readStreamValues_sinkData_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:140:40
    .sink_ready   (_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sink_valid   (_downsizerValues_sink_valid),
    .sink_bits    (_downsizerValues_sink_bits)
  );
  DownsizeWithLast downsizerColumnIndices (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46
    .clock            (clock),
    .reset            (reset),
    .source_ready     (_downsizerColumnIndices_source_ready),
    .source_valid     (_readStreamColumnIndices_sinkData_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .source_bits_data (_readStreamColumnIndices_sinkData_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .source_bits_last (_readStreamColumnIndices_sinkData_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:141:47
    .sink_ready       (_GEN_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:243:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .sink_valid       (_downsizerColumnIndices_sink_valid),
    .sink_bits_data   (_downsizerColumnIndices_sink_bits_data),
    .sink_bits_last   (_downsizerColumnIndices_sink_bits_last)
  );
  Downsize downsizerRowLengths (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
    .clock        (clock),
    .reset        (reset),
    .source_ready (_downsizerRowLengths_source_ready),
    .source_valid (_readStreamRowLengths_sinkData_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .source_bits  (_readStreamRowLengths_sinkData_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:142:44
    .sink_ready   (_sinkBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sink_valid   (_downsizerRowLengths_sink_valid),
    .sink_bits    (_downsizerRowLengths_sink_bits)
  );
  Queue16_UInt64 qPtrInputVector (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_qPtrInputVector_io_enq_ready),
    .io_enq_valid (_sinkBuffered__sinkBuffer_io_deq_valid & ~eagerFork_regs_4),	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (_sinkBuffered__sinkBuffer_io_deq_bits_ptrInputVector),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_deq_ready
      (_GEN & _qPtrInputVector_io_deq_valid & _downsizerColumnIndices_sink_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46, :183:31, :243:36, :251:23, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid (_qPtrInputVector_io_deq_valid),
    .io_deq_bits  (_qPtrInputVector_io_deq_bits)
  );
  Queue2_SpmvTask sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid                 (sourceTask_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:188:32, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:67:20
    .io_enq_bits_ptrValues        (sourceTask_bits_ptrValues),
    .io_enq_bits_ptrColumnIndices (sourceTask_bits_ptrColumnIndices),
    .io_enq_bits_ptrRowLengths    (sourceTask_bits_ptrRowLengths),
    .io_enq_bits_ptrInputVector   (sourceTask_bits_ptrInputVector),
    .io_enq_bits_ptrOutputVector  (sourceTask_bits_ptrOutputVector),
    .io_enq_bits_numValues        (sourceTask_bits_numValues),
    .io_enq_bits_numRows          (sourceTask_bits_numRows),
    .io_deq_ready                 (rvTask_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid                 (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_ptrValues        (_sinkBuffered__sinkBuffer_io_deq_bits_ptrValues),
    .io_deq_bits_ptrColumnIndices
      (_sinkBuffered__sinkBuffer_io_deq_bits_ptrColumnIndices),
    .io_deq_bits_ptrRowLengths    (_sinkBuffered__sinkBuffer_io_deq_bits_ptrRowLengths),
    .io_deq_bits_ptrInputVector   (_sinkBuffered__sinkBuffer_io_deq_bits_ptrInputVector),
    .io_deq_bits_ptrOutputVector  (_sinkBuffered__sinkBuffer_io_deq_bits_ptrOutputVector),
    .io_deq_bits_numValues        (_sinkBuffered__sinkBuffer_io_deq_bits_numValues),
    .io_deq_bits_numRows          (_sinkBuffered__sinkBuffer_io_deq_bits_numRows)
  );
  Queue2_ReadAddressChannel sinkBuffered__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sinkBuffered__sinkBuffer_1_io_enq_ready),
    .io_enq_valid      (_GEN_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:243:36, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_enq_bits_addr
      (_qPtrInputVector_io_deq_valid
         ? {_downsizerColumnIndices_sink_bits_data[24:0], 5'h0}
           + _qPtrInputVector_io_deq_bits[29:0]
         : 30'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:170:46, :183:31, :241:{11,26}, :243:36, :246:{18,30,42}
    .io_enq_bits_len   (4'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:241:26
    .io_enq_bits_size  (_qPtrInputVector_io_deq_valid ? 3'h5 : 3'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:183:31, :241:{11,26}, :243:36, :247:18
    .io_enq_bits_burst (2'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7
    .io_deq_ready      (m_axi_random_ar_ready),
    .io_deq_valid      (m_axi_random_ar_valid),
    .io_deq_bits_addr  (m_axi_random_ar_bits_addr),
    .io_deq_bits_len   (m_axi_random_ar_bits_len),
    .io_deq_bits_size  (m_axi_random_ar_bits_size),
    .io_deq_bits_burst (m_axi_random_ar_bits_burst)
  );
  BatchMultiply batchMultiply (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
    .clock           (clock),
    .reset           (reset),
    .sourceInA_ready (_batchMultiply_sourceInA_ready),
    .sourceInA_valid (_sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceInA_bits  (_sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceInB_ready (_batchMultiply_sourceInB_ready),
    .sourceInB_valid (_sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceInB_bits  (_sinkBuffer_1_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkOut_ready   (_sinkBuffer_3_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkOut_valid   (_batchMultiply_sinkOut_valid),
    .sinkOut_bits    (_batchMultiply_sinkOut_bits)
  );
  Queue2_UInt32 sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_io_enq_ready),
    .io_enq_valid (_downsizerValues_sink_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
    .io_enq_bits  (_downsizerValues_sink_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:169:39
    .io_deq_ready (_batchMultiply_sourceInA_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
    .io_deq_valid (_sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_io_deq_bits)
  );
  Queue2_UInt256 sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (m_axi_random_r_ready),
    .io_enq_valid (m_axi_random_r_valid),
    .io_enq_bits  (m_axi_random_r_bits_data),
    .io_deq_ready (_batchMultiply_sourceInB_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
    .io_deq_valid (_sinkBuffer_1_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_1_io_deq_bits)
  );
  RowReduce rowReduce (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
    .clock             (clock),
    .reset             (reset),
    .sourceElem_ready  (_rowReduce_sourceElem_ready),
    .sourceElem_valid  (_sinkBuffer_3_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceElem_bits   (_sinkBuffer_3_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceCount_ready (_rowReduce_sourceCount_ready),
    .sourceCount_valid (_sinkBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sourceCount_bits  (_sinkBuffer_2_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_ready  (_sinkBuffer_4_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResult_valid  (_rowReduce_sinkResult_valid),
    .sinkResult_bits   (_rowReduce_sinkResult_bits)
  );
  Queue2_UInt32 sinkBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_2_io_enq_ready),
    .io_enq_valid (_downsizerRowLengths_sink_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
    .io_enq_bits  (_downsizerRowLengths_sink_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:171:43
    .io_deq_ready (_rowReduce_sourceCount_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
    .io_deq_valid (_sinkBuffer_2_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_2_io_deq_bits)
  );
  Queue2_UInt256 sinkBuffer_3 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_3_io_enq_ready),
    .io_enq_valid (_batchMultiply_sinkOut_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
    .io_enq_bits  (_batchMultiply_sinkOut_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:260:37
    .io_deq_ready (_rowReduce_sourceElem_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
    .io_deq_valid (_sinkBuffer_3_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_3_io_deq_bits)
  );
  Queue2_UInt256 sinkBuffer_4 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_4_io_enq_ready),
    .io_enq_valid (_rowReduce_sinkResult_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
    .io_enq_bits  (_rowReduce_sinkResult_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:270:33
    .io_deq_ready (_writeStreamResult_sourceData_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:143:41
    .io_deq_valid (_sinkBuffer_4_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_4_io_deq_bits)
  );
  assign sourceTask_ready = sourceTask_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, :188:32, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chisel3/util/Decoupled.scala:67:20
  assign sinkDone_valid = sinkDone_valid_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, src/main/scala/chext/elastic/Join.scala:41:55
  assign sinkDone_bits = rTime - _qTime_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Spmv.scala:118:7, :135:30, :138:29, :279:20
endmodule

// VCS coverage exclude_file
module ram_2x13(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [12:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [12:0] W0_data
);

  reg [12:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[12:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 13'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:74935:11, :75037:11
               reset,	// <stdin>:74936:11, :75038:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0] io_deq_bits_prot	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [12:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:74935:11, :75037:11
    if (reset) begin	// <stdin>:74935:11, :75037:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:74935:11, :75037:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x13 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_prot, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_prot = _ram_ext_R0_data[12:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x34(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [33:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [33:0] W0_data
);

  reg [33:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[33:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 34'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel_3(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:74986:11
                reset,	// <stdin>:74987:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [33:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:74986:11
    if (reset) begin	// <stdin>:74986:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:74986:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x34 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x36(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [35:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [35:0] W0_data
);

  reg [35:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[35:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 36'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteDataChannel_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:75088:11
                reset,	// <stdin>:75089:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [35:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:75088:11
    if (reset) begin	// <stdin>:75088:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:75088:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x36 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_strb, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = _ram_ext_R0_data[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:75139:11
               reset,	// <stdin>:75140:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:75139:11
    if (reset) begin	// <stdin>:75139:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:75139:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (2'h0)	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Queue1_AddressChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:75190:11, :75282:11
               reset,	// <stdin>:75191:11, :75283:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0] io_enq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_addr	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [12:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:75190:11, :75282:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {io_enq_bits_prot, io_enq_bits_addr};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// <stdin>:75190:11, :75282:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = _RANDOM[/*Zero width*/ 1'b0][13:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_addr = ram[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:75236:11
                reset,	// <stdin>:75237:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [33:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:75236:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {2'h0, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
    if (reset)	// <stdin>:75236:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][2:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_data = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = ram[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_WriteDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:75328:11
                reset,	// <stdin>:75329:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg [35:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:75328:11
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <= {io_enq_bits_strb, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// <stdin>:75328:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][4:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_data = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_strb = ram[35:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue1_WriteResponseChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:75374:11
         reset,	// <stdin>:75375:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// <stdin>:75374:11
    if (reset)	// <stdin>:75374:11
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else begin	// <stdin>:75374:11
      automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
      if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
endmodule

module MemAdapter(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
  input          clock,	// <stdin>:75420:11
                 reset,	// <stdin>:75421:11
  output         s_axil_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input          s_axil_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [9:0]   s_axil_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [2:0]   s_axil_ar_bits_prot,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input          s_axil_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output         s_axil_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output [31:0]  s_axil_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output [1:0]   s_axil_r_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output         s_axil_aw_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input          s_axil_aw_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [9:0]   s_axil_aw_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [2:0]   s_axil_aw_bits_prot,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output         s_axil_w_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input          s_axil_w_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [31:0]  s_axil_w_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input  [3:0]   s_axil_w_bits_strb,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  input          s_axil_b_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output         s_axil_b_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output [1:0]   s_axil_b_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:32:18
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:33:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:33:18
  input  [63:0]  source_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:33:18
  input          sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:34:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:34:16
  output [447:0] sink_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:34:16
);

  wire        _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
  wire        _wrReqData__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReqData__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0] _wrReqData__deq_q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [3:0]  _wrReqData__deq_q_io_deq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _wrReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [9:0]  _wrReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdRespQueue__io_deq_valid;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [31:0] _rdRespQueue__io_deq_bits_data;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire [1:0]  _rdRespQueue__io_deq_bits_resp;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
  wire        _rdReq__deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _rdReq__deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [9:0]  _rdReq__deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        _s_axil__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _s_axil__sourceBuffer_2_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [31:0] _s_axil__sourceBuffer_2_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [3:0]  _s_axil__sourceBuffer_2_io_deq_bits_strb;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire        _s_axil__sourceBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [9:0]  _s_axil__sourceBuffer_1_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]  _s_axil__sourceBuffer_1_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire        _s_axil__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _s_axil__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [9:0]  _s_axil__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]  _s_axil__sourceBuffer_io_deq_bits_prot;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire        rdReq = _rdReq__deq_q_io_deq_valid & _rdRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36, :226:35, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire        wrReq =
    _wrReq__deq_q_io_deq_valid & _wrReqData__deq_q_io_deq_valid
    & _wrRespQueue__io_enq_ready;	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36, :265:54, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg         rSourceDeqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:40:38
  reg         rSinkEnqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:43:36
  reg  [31:0] rSinkDataVector_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_3;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_4;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_5;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_6;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_7;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_8;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_9;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_10;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_11;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_12;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  reg  [31:0] rSinkDataVector_13;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
  always @(posedge clock) begin	// <stdin>:75420:11
    if (reset) begin	// <stdin>:75420:11
      rSourceDeqOne <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:40:38, src/main/scala/chisel3/util/Decoupled.scala:83:20
      rSinkEnqOne <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:43:36, src/main/scala/chisel3/util/Decoupled.scala:83:20
      rSinkDataVector_0 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_1 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_2 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_3 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_4 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_5 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_6 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_7 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_8 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_9 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_10 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_11 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_12 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
      rSinkDataVector_13 <= 32'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66
    end
    else begin	// <stdin>:75420:11
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'h1)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:71:23, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSourceDeqOne <=
          _wrReqData__deq_q_io_deq_bits_strb[0]
            ? _wrReqData__deq_q_io_deq_bits_data[0]
            : rSourceDeqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:40:38, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :29:14, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:71:23, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :281:38
        rSourceDeqOne <= ~(rSourceDeqOne & source_valid) & rSourceDeqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:40:38, :71:23, :74:23, :75:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'h3)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:80:21, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkEnqOne <=
          _wrReqData__deq_q_io_deq_bits_strb[0]
            ? _wrReqData__deq_q_io_deq_bits_data[0]
            : rSinkEnqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:43:36, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :29:14, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:80:21, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :281:38
        rSinkEnqOne <= ~(rSinkEnqOne & sink_ready) & rSinkEnqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:43:36, :80:21, :83:21, :84:19
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC0)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_0 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_0[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_0[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_0[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_0[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC1)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_1 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_1[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_1[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_1[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_1[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC2)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_2 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_2[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_2[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_2[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_2[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC3)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_3 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_3[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_3[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_3[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_3[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC4)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_4 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_4[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_4[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_4[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_4[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC5)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_5 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_5[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_5[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_5[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_5[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC6)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_6 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_6[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_6[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_6[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_6[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC7)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_7 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_7[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_7[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_7[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_7[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC8)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_8 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_8[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_8[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_8[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_8[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hC9)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_9 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_9[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_9[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_9[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_9[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hCA)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_10 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_10[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_10[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_10[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_10[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hCB)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_11 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_11[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_11[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_11[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_11[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hCC)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_12 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_12[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_12[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_12[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_12[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
      if (wrReq & _wrReq__deq_q_io_deq_bits_addr[9:2] == 8'hCD)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, :92:24, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:123:11, :241:26, :265:54, :268:39, :281:{26,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        rSinkDataVector_13 <=
          {_wrReqData__deq_q_io_deq_bits_strb[3]
             ? _wrReqData__deq_q_io_deq_bits_data[31:24]
             : rSinkDataVector_13[31:24],
           _wrReqData__deq_q_io_deq_bits_strb[2]
             ? _wrReqData__deq_q_io_deq_bits_data[23:16]
             : rSinkDataVector_13[23:16],
           _wrReqData__deq_q_io_deq_bits_strb[1]
             ? _wrReqData__deq_q_io_deq_bits_data[15:8]
             : rSinkDataVector_13[15:8],
           _wrReqData__deq_q_io_deq_bits_strb[0]
             ? _wrReqData__deq_q_io_deq_bits_data[7:0]
             : rSinkDataVector_13[7:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:45:66, src/main/scala/chext/amba/axi4/Util.scala:25:13, :27:33, :28:39, :29:14, :32:7, src/main/scala/chisel3/util/Decoupled.scala:362:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
      automatic logic [31:0] _RANDOM[0:14];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
        rSourceDeqOne = _RANDOM[4'h0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :40:38
        rSinkEnqOne = _RANDOM[4'h0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :40:38, :43:36
        rSinkDataVector_0 = {_RANDOM[4'h0][31:2], _RANDOM[4'h1][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :40:38, :45:66
        rSinkDataVector_1 = {_RANDOM[4'h1][31:2], _RANDOM[4'h2][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_2 = {_RANDOM[4'h2][31:2], _RANDOM[4'h3][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_3 = {_RANDOM[4'h3][31:2], _RANDOM[4'h4][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_4 = {_RANDOM[4'h4][31:2], _RANDOM[4'h5][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_5 = {_RANDOM[4'h5][31:2], _RANDOM[4'h6][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_6 = {_RANDOM[4'h6][31:2], _RANDOM[4'h7][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_7 = {_RANDOM[4'h7][31:2], _RANDOM[4'h8][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_8 = {_RANDOM[4'h8][31:2], _RANDOM[4'h9][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_9 = {_RANDOM[4'h9][31:2], _RANDOM[4'hA][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_10 = {_RANDOM[4'hA][31:2], _RANDOM[4'hB][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_11 = {_RANDOM[4'hB][31:2], _RANDOM[4'hC][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_12 = {_RANDOM[4'hC][31:2], _RANDOM[4'hD][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
        rSinkDataVector_13 = {_RANDOM[4'hD][31:2], _RANDOM[4'hE][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddressChannel s_axil__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_ar_ready),
    .io_enq_valid     (s_axil_ar_valid),
    .io_enq_bits_addr (s_axil_ar_bits_addr),
    .io_enq_bits_prot (s_axil_ar_bits_prot),
    .io_deq_ready     (_rdReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot)
  );
  Queue2_ReadDataChannel_3 s_axil__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_io_enq_ready),
    .io_enq_valid     (_rdRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_data (_rdRespQueue__io_deq_bits_data),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_enq_bits_resp (_rdRespQueue__io_deq_bits_resp),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .io_deq_ready     (s_axil_r_ready),
    .io_deq_valid     (s_axil_r_valid),
    .io_deq_bits_data (s_axil_r_bits_data),
    .io_deq_bits_resp (s_axil_r_bits_resp)
  );
  Queue2_AddressChannel s_axil__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_aw_ready),
    .io_enq_valid     (s_axil_aw_valid),
    .io_enq_bits_addr (s_axil_aw_bits_addr),
    .io_enq_bits_prot (s_axil_aw_bits_prot),
    .io_deq_ready     (_wrReq__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),
    .io_deq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),
    .io_deq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot)
  );
  Queue2_WriteDataChannel_1 s_axil__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (s_axil_w_ready),
    .io_enq_valid     (s_axil_w_valid),
    .io_enq_bits_data (s_axil_w_bits_data),
    .io_enq_bits_strb (s_axil_w_bits_strb),
    .io_deq_ready     (_wrReqData__deq_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),
    .io_deq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),
    .io_deq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb)
  );
  Queue2_WriteResponseChannel s_axil__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_s_axil__sinkBuffer_1_io_enq_ready),
    .io_enq_valid     (_wrRespQueue__io_deq_valid),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .io_deq_ready     (s_axil_b_ready),
    .io_deq_valid     (s_axil_b_valid),
    .io_deq_bits_resp (s_axil_b_bits_resp)
  );
  Queue1_AddressChannel rdReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_deq_valid     (_rdReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_rdReq__deq_q_io_deq_bits_addr)
  );
  Queue1_ReadDataChannel rdRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:173:36
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_rdRespQueue__io_enq_ready),
    .io_enq_valid     (rdReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:226:35
    .io_enq_bits_data
      (_rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hCD
         ? rSinkDataVector_13
         : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hCC
             ? rSinkDataVector_12
             : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hCB
                 ? rSinkDataVector_11
                 : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hCA
                     ? rSinkDataVector_10
                     : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC9
                         ? rSinkDataVector_9
                         : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC8
                             ? rSinkDataVector_8
                             : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC7
                                 ? rSinkDataVector_7
                                 : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC6
                                     ? rSinkDataVector_6
                                     : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC5
                                         ? rSinkDataVector_5
                                         : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC4
                                             ? rSinkDataVector_4
                                             : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC3
                                                 ? rSinkDataVector_3
                                                 : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC2
                                                     ? rSinkDataVector_2
                                                     : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC1
                                                         ? rSinkDataVector_1
                                                         : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'hC0
                                                             ? rSinkDataVector_0
                                                             : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h81
                                                                 ? source_bits[63:32]
                                                                 : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h80
                                                                     ? source_bits[31:0]
                                                                     : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h3
                                                                         ? {31'h0,
                                                                            rSinkEnqOne}
                                                                         : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h2
                                                                             ? {31'h0,
                                                                                sink_ready}
                                                                             : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h1
                                                                                 ? {31'h0,
                                                                                    rSourceDeqOne}
                                                                                 : _rdReq__deq_q_io_deq_bits_addr[9:2] == 8'h0
                                                                                     ? {31'h0,
                                                                                        source_valid}
                                                                                     : 32'hFFFFFFFF),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:40:38, :41:55, :43:36, :45:66, src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:229:39, :237:{10,29}, :241:{26,38}, :242:16, src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready     (_s_axil__sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_deq_valid     (_rdRespQueue__io_deq_valid),
    .io_deq_bits_data (_rdRespQueue__io_deq_bits_data),
    .io_deq_bits_resp (_rdRespQueue__io_deq_bits_resp)
  );
  Queue1_AddressChannel wrReq__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReq__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_addr (_s_axil__sourceBuffer_1_io_deq_bits_addr),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_prot (_s_axil__sourceBuffer_1_io_deq_bits_prot),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReq__deq_q_io_deq_valid),
    .io_deq_bits_addr (_wrReq__deq_q_io_deq_bits_addr)
  );
  Queue1_WriteDataChannel wrReqData__deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wrReqData__deq_q_io_enq_ready),
    .io_enq_valid     (_s_axil__sourceBuffer_2_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_data (_s_axil__sourceBuffer_2_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_strb (_s_axil__sourceBuffer_2_io_deq_bits_strb),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready     (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_valid     (_wrReqData__deq_q_io_deq_valid),
    .io_deq_bits_data (_wrReqData__deq_q_io_deq_bits_data),
    .io_deq_bits_strb (_wrReqData__deq_q_io_deq_bits_strb)
  );
  Queue1_WriteResponseChannel wrRespQueue_ (	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:181:36
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrRespQueue__io_enq_ready),
    .io_enq_valid (wrReq),	// src/main/scala/chext/amba/axi4/lite/components/RegisterBlock.scala:265:54
    .io_deq_ready (_s_axil__sinkBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_deq_valid (_wrRespQueue__io_deq_valid)
  );
  assign source_ready = rSourceDeqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :40:38
  assign sink_valid = rSinkEnqOne;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :43:36
  assign sink_bits =
    {rSinkDataVector_13,
     rSinkDataVector_12,
     rSinkDataVector_11,
     rSinkDataVector_10,
     rSinkDataVector_9,
     rSinkDataVector_8,
     rSinkDataVector_7,
     rSinkDataVector_6,
     rSinkDataVector_5,
     rSinkDataVector_4,
     rSinkDataVector_3,
     rSinkDataVector_2,
     rSinkDataVector_1,
     rSinkDataVector_0};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/stream/MemAdapter.scala:29:7, :45:66, :46:52
endmodule

// VCS coverage exclude_file
module mem_33554432x256(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  input  [24:0]  R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [24:0]  W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data,
  input  [31:0]  W0_mask
);

  reg [255:0] Memory[0:33554431];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg         _R0_en_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  reg [24:0]  _R0_addr_d0;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  always @(posedge R0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_en_d0 <= R0_en;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    _R0_addr_d0 <= R0_addr;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[0])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[1])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[2])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[3])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[4])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[5])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[6])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[7])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[8])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h40 +: 8] <= W0_data[71:64];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[9])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h48 +: 8] <= W0_data[79:72];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[10])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h50 +: 8] <= W0_data[87:80];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[11])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h58 +: 8] <= W0_data[95:88];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[12])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h60 +: 8] <= W0_data[103:96];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[13])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h68 +: 8] <= W0_data[111:104];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[14])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h70 +: 8] <= W0_data[119:112];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[15])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h78 +: 8] <= W0_data[127:120];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[16])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h80 +: 8] <= W0_data[135:128];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[17])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h88 +: 8] <= W0_data[143:136];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[18])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h90 +: 8] <= W0_data[151:144];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[19])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'h98 +: 8] <= W0_data[159:152];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[20])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hA0 +: 8] <= W0_data[167:160];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[21])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hA8 +: 8] <= W0_data[175:168];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[22])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hB0 +: 8] <= W0_data[183:176];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[23])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hB8 +: 8] <= W0_data[191:184];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[24])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hC0 +: 8] <= W0_data[199:192];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[25])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hC8 +: 8] <= W0_data[207:200];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[26])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hD0 +: 8] <= W0_data[215:208];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[27])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hD8 +: 8] <= W0_data[223:216];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[28])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hE0 +: 8] <= W0_data[231:224];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[29])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hE8 +: 8] <= W0_data[239:232];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[30])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hF0 +: 8] <= W0_data[247:240];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    if (W0_en & W0_mask[31])	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      Memory[W0_addr][32'hF8 +: 8] <= W0_data[255:248];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      reg [31:0] _RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    `endif // RANDOMIZE_REG_INIT
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    initial begin	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        for (logic [25:0] i = 26'h0; i < 26'h2000000; i += 26'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
          Memory[i[24:0]] = _RANDOM_MEM;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        end	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _RANDOM = {`RANDOM};	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
        _R0_addr_d0 = _RANDOM[25:1];	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 256'bx;	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
endmodule

module ChiselSimpleDualPortMem(	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
  input          clock,	// <stdin>:76246:11
  input  [24:0]  raw1_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  output [255:0] raw1_dOut,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:143:16
  input  [24:0]  raw2_addr,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [255:0] raw2_dIn,	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
  input  [31:0]  raw2_wstrb	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:146:16
);

  mem_33554432x256 mem_ext (	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:154:16
    .R0_addr (raw1_addr),
    .R0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .R0_clk  (clock),
    .R0_data (raw1_dOut),
    .W0_addr (raw2_addr),
    .W0_en   (1'h1),	// src/main/scala/chext/ip/memory/chisel/RawMemories.scala:134:7
    .W0_clk  (clock),
    .W0_data (raw2_dIn),
    .W0_mask (raw2_wstrb)
  );
endmodule

module Queue4_UInt256_33(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:76845:11, :77197:11
                 reset,	// <stdin>:76846:11, :77198:11
                 io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire         io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  wire [255:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire         do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire         do_enq = ~(empty & io_deq_ready) & io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :263:27, :286:16, :298:17, :301:{26,35}, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// <stdin>:76845:11, :77197:11
    if (reset) begin	// <stdin>:76845:11, :77197:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:76845:11, :77197:11
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:264:27, :298:17, :300:14
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module ReadWriteToRawBridge(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input          clock,	// <stdin>:76905:11
                 reset,	// <stdin>:76906:11
  output         read_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input          read_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input  [24:0]  read_req_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  input          read_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output         read_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [255:0] read_resp_bits,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:118:16
  output [24:0]  raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  input  [255:0] raw_dOut	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire         _read_dataQueue_io_deq_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire [255:0] _read_dataQueue_io_deq_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
  wire         _ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
  wire         _rdResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _read_T_1 = ~_ctrRead_io_full & read_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31, src/main/scala/chext/util/Counter.scala:33:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg          read_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
  wire         rdResp_valid =
    _rdResp_sinkBuffer_io_enq_ready & _read_dataQueue_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27, :194:23
  always @(posedge clock)	// <stdin>:76905:11
    read_r <= _read_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        read_r = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :190:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt256 rdResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_rdResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_enq_bits  (_read_dataQueue_io_deq_bits),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .io_deq_ready (read_resp_ready),
    .io_deq_valid (read_resp_valid),
    .io_deq_bits  (read_resp_bits)
  );
  Counter ctrRead (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:128:31
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_read_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_empty (/* unused */),
    .io_full  (_ctrRead_io_full)
  );
  Queue4_UInt256_33 read_dataQueue (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:171:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (read_r),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:190:23
    .io_enq_bits  (raw_dOut),
    .io_deq_ready (rdResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:194:23
    .io_deq_valid (_read_dataQueue_io_deq_valid),
    .io_deq_bits  (_read_dataQueue_io_deq_bits)
  );
  assign read_req_ready = ~_ctrRead_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :128:31, src/main/scala/chext/util/Counter.scala:33:17
  assign raw_addr = read_req_bits;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
endmodule

module ReadWriteToRawBridge_1(	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  input          clock,	// <stdin>:77257:11
                 reset,	// <stdin>:77258:11
  output         write_req_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input          write_req_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [24:0]  write_req_bits_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [255:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input  [31:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  input          write_resp_ready,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output         write_resp_valid,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:119:17
  output [24:0]  raw_addr,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [255:0] raw_dIn,	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
  output [31:0]  raw_wstrb	// src/main/scala/chext/ip/memory/ElasticBridges.scala:120:15
);

  wire _ctrWriteResp_io_empty;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
  wire _ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
  wire _wrResp_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire _write_T_1 = ~_ctrWrite_io_full & write_req_valid;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32, src/main/scala/chext/util/Counter.scala:33:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  write_r;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
  wire wrResp_valid = _wrResp_sinkBuffer_io_enq_ready & ~_ctrWriteResp_io_empty;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36, :208:23, src/main/scala/chext/util/Counter.scala:30:17
  always @(posedge clock)	// <stdin>:77257:11
    write_r <= _write_T_1;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23, src/main/scala/chisel3/util/Decoupled.scala:51:35
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
        write_r = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :205:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt0 wrResp_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_wrResp_sinkBuffer_io_enq_ready),
    .io_enq_valid (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_deq_ready (write_resp_ready),
    .io_deq_valid (write_resp_valid)
  );
  Counter ctrWrite (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:134:32
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_write_T_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (/* unused */),
    .io_full  (_ctrWrite_io_full)
  );
  Counter ctrWriteResp (	// src/main/scala/chext/ip/memory/ElasticBridges.scala:138:36
    .clock    (clock),
    .reset    (reset),
    .io_incEn (write_r),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:205:23
    .io_decEn (wrResp_valid),	// src/main/scala/chext/ip/memory/ElasticBridges.scala:208:23
    .io_empty (_ctrWriteResp_io_empty),
    .io_full  (/* unused */)
  );
  assign write_req_ready = ~_ctrWrite_io_full;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :134:32, src/main/scala/chext/util/Counter.scala:33:17
  assign raw_addr = _write_T_1 ? write_req_bits_addr : 25'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :118:16, :159:22, :163:22, :164:16, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign raw_dIn = write_req_bits_data;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7
  assign raw_wstrb = _write_T_1 ? write_req_bits_strb : 32'h0;	// src/main/scala/chext/ip/memory/ElasticBridges.scala:114:7, :146:13, :163:22, :166:17, src/main/scala/chisel3/util/Decoupled.scala:51:35
endmodule

module ChiselTrueDualPortRAM(	// src/main/scala/chext/ip/memory/RAM.scala:70:7
  input          clock,	// <stdin>:77366:11
                 reset,	// <stdin>:77367:11
  output         read1_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input          read1_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input  [24:0]  read1_req_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  input          read1_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output         read1_resp_valid,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output [255:0] read1_resp_bits,	// src/main/scala/chext/ip/memory/RAM.scala:79:17
  output         write2_req_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input          write2_req_valid,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [24:0]  write2_req_bits_addr,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [255:0] write2_req_bits_data,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input  [31:0]  write2_req_bits_strb,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  input          write2_resp_ready,	// src/main/scala/chext/ip/memory/RAM.scala:82:18
  output         write2_resp_valid	// src/main/scala/chext/ip/memory/RAM.scala:82:18
);

  wire [24:0]  _bridge2_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [255:0] _bridge2_raw_dIn;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [31:0]  _bridge2_raw_wstrb;	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  wire [24:0]  _bridge1_raw_addr;	// src/main/scala/chext/ip/memory/RAM.scala:89:31
  wire [255:0] _rawMem_raw1_dOut;	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  ChiselSimpleDualPortMem rawMem (	// src/main/scala/chext/ip/memory/RAM.scala:84:30
    .clock      (clock),
    .raw1_addr  (_bridge1_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .raw1_dOut  (_rawMem_raw1_dOut),
    .raw2_addr  (_bridge2_raw_addr),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_dIn   (_bridge2_raw_dIn),	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .raw2_wstrb (_bridge2_raw_wstrb)	// src/main/scala/chext/ip/memory/RAM.scala:90:31
  );
  ReadWriteToRawBridge bridge1 (	// src/main/scala/chext/ip/memory/RAM.scala:89:31
    .clock           (clock),
    .reset           (reset),
    .read_req_ready  (read1_req_ready),
    .read_req_valid  (read1_req_valid),
    .read_req_bits   (read1_req_bits),
    .read_resp_ready (read1_resp_ready),
    .read_resp_valid (read1_resp_valid),
    .read_resp_bits  (read1_resp_bits),
    .raw_addr        (_bridge1_raw_addr),
    .raw_dOut        (_rawMem_raw1_dOut)	// src/main/scala/chext/ip/memory/RAM.scala:84:30
  );
  ReadWriteToRawBridge_1 bridge2 (	// src/main/scala/chext/ip/memory/RAM.scala:90:31
    .clock               (clock),
    .reset               (reset),
    .write_req_ready     (write2_req_ready),
    .write_req_valid     (write2_req_valid),
    .write_req_bits_addr (write2_req_bits_addr),
    .write_req_bits_data (write2_req_bits_data),
    .write_req_bits_strb (write2_req_bits_strb),
    .write_resp_ready    (write2_resp_ready),
    .write_resp_valid    (write2_resp_valid),
    .raw_addr            (_bridge2_raw_addr),
    .raw_dIn             (_bridge2_raw_dIn),
    .raw_wstrb           (_bridge2_raw_wstrb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x43(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [42:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [42:0] W0_data
);

  reg [42:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[42:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 43'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_AddrLenSizeBurstBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:77402:11, :77710:11
                reset,	// <stdin>:77403:11, :77711:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [42:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:77402:11, :77710:11
    if (reset) begin	// <stdin>:77402:11, :77710:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:77402:11, :77710:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x43 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_burst, io_enq_bits_size, io_enq_bits_len, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[37:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[40:38];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[42:41];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_AddrSizeLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:77453:11, :77761:11
                reset,	// <stdin>:77454:11, :77762:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [32:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:77453:11, :77761:11
    if (reset) begin	// <stdin>:77453:11, :77761:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:77453:11, :77761:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x33 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_size, io_enq_bits_addr})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_addr = _ram_ext_R0_data[29:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[32:30];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AddressGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
  input         clock,	// <stdin>:77504:11, :77812:11
                reset,	// <stdin>:77505:11, :77813:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [29:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:54:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [29:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
  output [2:0]  sink_bits_size	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:55:16
);

  wire        _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _source__sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [29:0] _source__sourceBuffer_io_deq_bits_addr;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [7:0]  _source__sourceBuffer_io_deq_bits_len;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [2:0]  _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]  _source__sourceBuffer_io_deq_bits_burst;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  reg  [29:0] addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25
  reg  [7:0]  ctr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24
  reg         generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
  wire        sink__valid =
    _source__sourceBuffer_io_deq_valid & _sink__sinkBuffer_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22, src/main/scala/chext/elastic/Buffer.scala:123:32, :208:30
  wire        last = ctr == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :76:22
  wire [36:0] _result_addr_T = {7'h0, addr} << _source__sourceBuffer_io_deq_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :105:31, src/main/scala/chext/elastic/Buffer.scala:123:32
  wire        last_1 = _source__sourceBuffer_io_deq_bits_len == 8'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:76:22, :113:30, src/main/scala/chext/elastic/Buffer.scala:123:32
  always @(posedge clock) begin	// <stdin>:77504:11, :77812:11
    if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        if (~last) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
          if (_source__sourceBuffer_io_deq_bits_burst == 2'h1)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :84:28, src/main/scala/chext/elastic/Buffer.scala:123:32
            addr <= addr + 30'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24
          else if (_source__sourceBuffer_io_deq_bits_burst == 2'h2)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :86:34, src/main/scala/chext/elastic/Buffer.scala:123:32
            addr <=
              addr & {22'h3FFFFF, ~_source__sourceBuffer_io_deq_bits_len} | addr + 30'h1
              & {22'h0, _source__sourceBuffer_io_deq_bits_len};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :87:35, :88:23, :89:{25,34,44,51}, src/main/scala/chext/elastic/Buffer.scala:123:32
          ctr <= ctr - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :82:20
        end
      end
      else if (~last_1) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
        addr <=
          (_source__sourceBuffer_io_deq_bits_addr
           >> _source__sourceBuffer_io_deq_bits_size) + 30'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:63:25, :85:24, :119:{32,49}, src/main/scala/chext/elastic/Buffer.scala:123:32
        ctr <= _source__sourceBuffer_io_deq_bits_len - 8'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:66:24, :120:28, src/main/scala/chext/elastic/Buffer.scala:123:32
      end
    end
    if (reset)	// <stdin>:77504:11, :77812:11
      generating <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :69:35
    else if (sink__valid) begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
      if (generating)	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last & generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :76:22, :78:18, :79:20
      else	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35
        generating <= ~last_1 | generating;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :113:30, :115:18, :118:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        end	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
        addr = _RANDOM[1'h0][29:0];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25
        ctr = {_RANDOM[1'h0][31:30], _RANDOM[1'h1][5:0]};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :63:25, :66:24
        generating = _RANDOM[1'h1][6];	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :66:24, :69:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AddrLenSizeBurstBundle source__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (source_ready),
    .io_enq_valid      (source_valid),
    .io_enq_bits_addr  (source_bits_addr),
    .io_enq_bits_len   (source_bits_len),
    .io_enq_bits_size  (source_bits_size),
    .io_enq_bits_burst (source_bits_burst),
    .io_deq_ready      (sink__valid & (generating ? last : last_1)),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :74:{22,38}, :75:22, :76:22, :78:18, :113:30, :115:18, src/main/scala/chisel3/util/Decoupled.scala:83:20
    .io_deq_valid      (_source__sourceBuffer_io_deq_valid),
    .io_deq_bits_addr  (_source__sourceBuffer_io_deq_bits_addr),
    .io_deq_bits_len   (_source__sourceBuffer_io_deq_bits_len),
    .io_deq_bits_size  (_source__sourceBuffer_io_deq_bits_size),
    .io_deq_bits_burst (_source__sourceBuffer_io_deq_bits_burst)
  );
  Queue2_AddrSizeLastBundle sink__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_sink__sinkBuffer_io_enq_ready),
    .io_enq_valid     (sink__valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:74:22
    .io_enq_bits_addr
      (~generating | _source__sourceBuffer_io_deq_bits_burst == 2'h0
         ? _source__sourceBuffer_io_deq_bits_addr
         : _result_addr_T[29:0]),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:50:7, :69:35, :75:22, :93:{26,47}, :105:{23,31}, src/main/scala/chext/elastic/Buffer.scala:123:32, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_enq_bits_size (_source__sourceBuffer_io_deq_bits_size),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (generating ? last : last_1),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:69:35, :75:22, :76:22, :93:47, :113:30, src/main/scala/chisel3/util/Decoupled.scala:59:19
    .io_deq_ready     (sink_ready),
    .io_deq_valid     (sink_valid),
    .io_deq_bits_addr (sink_bits_addr),
    .io_deq_bits_size (sink_bits_size)
  );
endmodule

// VCS coverage exclude_file
module ram_4x11(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [10:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [10:0] W0_data
);

  reg [10:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM[10:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 11'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:77608:11, :78125:11
               reset,	// <stdin>:77609:11, :78126:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [10:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [1:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:77608:11, :78125:11
    if (reset) begin	// <stdin>:77608:11, :78125:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:77608:11, :78125:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x11 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x11(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [10:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [10:0] W0_data
);

  reg [10:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[10:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 11'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_IdLastBundle(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:77659:11, :78176:11
               reset,	// <stdin>:77660:11, :78177:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [10:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:77659:11, :78176:11
    if (reset) begin	// <stdin>:77659:11, :78176:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:77659:11, :78176:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x11 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module StrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [29:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:139:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [29:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
  output [31:0] sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:140:16
);

  wire [11:0] _upperByteIndex_T_4 =
    ({7'h0, (source_bits_addr[4:0] >> source_bits_size) + 5'h1} << source_bits_size)
    - 12'h1;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:147:25, :153:{34,42,55,67}, :166:47
  assign source_ready = sink_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_valid = source_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_addr = source_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7
  assign sink_bits_strb =
    {_upperByteIndex_T_4 > 12'h1E,
     _upperByteIndex_T_4 > 12'h1D & source_bits_addr[4:0] != 5'h1F,
     _upperByteIndex_T_4 > 12'h1C & source_bits_addr[4:1] != 4'hF,
     _upperByteIndex_T_4 > 12'h1B & source_bits_addr[4:0] < 5'h1D,
     _upperByteIndex_T_4 > 12'h1A & source_bits_addr[4:2] != 3'h7,
     _upperByteIndex_T_4 > 12'h19 & source_bits_addr[4:0] < 5'h1B,
     _upperByteIndex_T_4 > 12'h18 & source_bits_addr[4:0] < 5'h1A,
     _upperByteIndex_T_4 > 12'h17 & source_bits_addr[4:0] < 5'h19,
     _upperByteIndex_T_4 > 12'h16 & source_bits_addr[4:3] != 2'h3,
     _upperByteIndex_T_4 > 12'h15 & source_bits_addr[4:0] < 5'h17,
     _upperByteIndex_T_4 > 12'h14 & source_bits_addr[4:0] < 5'h16,
     _upperByteIndex_T_4 > 12'h13 & source_bits_addr[4:0] < 5'h15,
     _upperByteIndex_T_4 > 12'h12 & source_bits_addr[4:0] < 5'h14,
     _upperByteIndex_T_4 > 12'h11 & source_bits_addr[4:0] < 5'h13,
     _upperByteIndex_T_4 > 12'h10 & source_bits_addr[4:0] < 5'h12,
     (|(_upperByteIndex_T_4[11:4])) & source_bits_addr[4:0] < 5'h11,
     _upperByteIndex_T_4 > 12'hE & ~(source_bits_addr[4]),
     _upperByteIndex_T_4 > 12'hD & source_bits_addr[4:0] < 5'hF,
     _upperByteIndex_T_4 > 12'hC & source_bits_addr[4:0] < 5'hE,
     _upperByteIndex_T_4 > 12'hB & source_bits_addr[4:0] < 5'hD,
     _upperByteIndex_T_4 > 12'hA & source_bits_addr[4:0] < 5'hC,
     _upperByteIndex_T_4 > 12'h9 & source_bits_addr[4:0] < 5'hB,
     _upperByteIndex_T_4 > 12'h8 & source_bits_addr[4:0] < 5'hA,
     (|(_upperByteIndex_T_4[11:3])) & source_bits_addr[4:0] < 5'h9,
     _upperByteIndex_T_4 > 12'h6 & source_bits_addr[4:0] < 5'h8,
     _upperByteIndex_T_4 > 12'h5 & source_bits_addr[4:0] < 5'h7,
     _upperByteIndex_T_4 > 12'h4 & source_bits_addr[4:0] < 5'h6,
     (|(_upperByteIndex_T_4[11:2])) & source_bits_addr[4:0] < 5'h5,
     _upperByteIndex_T_4 > 12'h2 & source_bits_addr[4:0] < 5'h4,
     (|(_upperByteIndex_T_4[11:1])) & source_bits_addr[4:0] < 5'h3,
     (|_upperByteIndex_T_4) & source_bits_addr[4:0] < 5'h2,
     source_bits_addr[4:0] == 5'h0};	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:135:7, :147:25, :153:67, :166:{18,37,47}, :168:10
endmodule

module AddressStrobeGenerator(	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:173:7
  input         clock,	// <stdin>:78098:11
                reset,	// <stdin>:78099:11
  output        source_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         source_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [29:0] source_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [7:0]  source_bits_len,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [2:0]  source_bits_size,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input  [1:0]  source_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:180:18
  input         sink_ready,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output        sink_valid,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [29:0] sink_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
  output [31:0] sink_bits_strb	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:181:16
);

  wire        _strobeGenerator_source_ready;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
  wire        _addressGenerator_sink_valid;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [29:0] _addressGenerator_sink_bits_addr;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  wire [2:0]  _addressGenerator_sink_bits_size;	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
  AddressGenerator addressGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (source_ready),
    .source_valid      (source_valid),
    .source_bits_addr  (source_bits_addr),
    .source_bits_len   (source_bits_len),
    .source_bits_size  (source_bits_size),
    .source_bits_burst (source_bits_burst),
    .sink_ready        (_strobeGenerator_source_ready),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .sink_valid        (_addressGenerator_sink_valid),
    .sink_bits_addr    (_addressGenerator_sink_bits_addr),
    .sink_bits_size    (_addressGenerator_sink_bits_size)
  );
  StrobeGenerator strobeGenerator (	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:175:39
    .source_ready     (_strobeGenerator_source_ready),
    .source_valid     (_addressGenerator_sink_valid),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_addr (_addressGenerator_sink_bits_addr),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .source_bits_size (_addressGenerator_sink_bits_size),	// src/main/scala/chext/amba/axi4/full/components/AddressGenerator.scala:174:40
    .sink_ready       (sink_ready),
    .sink_valid       (sink_valid),
    .sink_bits_addr   (sink_bits_addr),
    .sink_bits_strb   (sink_bits_strb)
  );
endmodule

// VCS coverage exclude_file
module ram_2x12(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [11:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [11:0] W0_data
);

  reg [11:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[11:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 12'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_WriteResponseChannel_1(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// <stdin>:78227:11, :78752:11
               reset,	// <stdin>:78228:11, :78753:11
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [11:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:78227:11, :78752:11
    if (reset) begin	// <stdin>:78227:11, :78752:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:78227:11, :78752:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x12 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_resp, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[11:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Axi4FullToReadWriteBridge(	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  input          clock,	// <stdin>:78278:11
                 reset,	// <stdin>:78279:11
  output         s_axi_ar_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          s_axi_ar_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [9:0]   s_axi_ar_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [29:0]  s_axi_ar_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [3:0]   s_axi_ar_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]   s_axi_ar_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]   s_axi_ar_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          s_axi_r_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output         s_axi_r_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [9:0]   s_axi_r_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [255:0] s_axi_r_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output         s_axi_r_bits_last,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
                 s_axi_aw_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          s_axi_aw_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [9:0]   s_axi_aw_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [29:0]  s_axi_aw_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [3:0]   s_axi_aw_bits_len,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [2:0]   s_axi_aw_bits_size,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [1:0]   s_axi_aw_bits_burst,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output         s_axi_w_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          s_axi_w_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [255:0] s_axi_w_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input  [31:0]  s_axi_w_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          s_axi_b_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output         s_axi_b_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [9:0]   s_axi_b_bits_id,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  output [1:0]   s_axi_b_bits_resp,	// src/main/scala/chext/ip/memory/AxiBridges.scala:28:17
  input          read_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output         read_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output [24:0]  read_req_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  output         read_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input          read_resp_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input  [255:0] read_resp_bits,	// src/main/scala/chext/ip/memory/AxiBridges.scala:29:16
  input          write_req_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output         write_req_valid,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [24:0]  write_req_bits_addr,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [255:0] write_req_bits_data,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output [31:0]  write_req_bits_strb,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  output         write_resp_ready,	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
  input          write_resp_valid	// src/main/scala/chext/ip/memory/AxiBridges.scala:30:17
);

  wire        write_idLastJoined_ready;	// src/main/scala/chext/elastic/Arrival.scala:68:28
  wire        _write_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] write_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [4:0]  _write_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
  wire        _read_fork1_eagerFork_result_valid_T;	// src/main/scala/chext/elastic/Fork.scala:79:41
  wire [15:0] read_fork1_replicate1_idx;	// src/main/scala/chext/elastic/Replicate.scala:61:23, :62:9, :64:9
  wire [4:0]  _read_fork1_replicate1_len_T;	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  wire        _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [9:0]  _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _write_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [9:0]  _write_fork1_replicate1_sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _write_fork1_replicate1_sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _write_addressStrobeGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _write_addressStrobeGenerator_sink_valid;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [29:0] _write_addressStrobeGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire [31:0] _write_addressStrobeGenerator_sink_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [9:0]  _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire        _read_fork1_replicate1_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire        _read_addressGenerator_source_ready;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire [29:0] _read_addressGenerator_sink_bits_addr;	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  reg         read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] read_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        read_fork1_replicate1_last =
    read_fork1_replicate1_idx == {11'h0, _read_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:{17,27}
  assign _read_fork1_replicate1_len_T = {1'h0, s_axi_ar_bits_len} + 5'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27
  wire        _read_fork1_replicate1_T =
    s_axi_ar_valid & _read_fork1_eagerFork_result_valid_T
    & _read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _read_fork1_replicate1_T_2 = _read_fork1_replicate1_len_T == 5'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
  assign read_fork1_replicate1_idx =
    read_fork1_replicate1_generating_ ? read_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _read_fork1_eagerFork_result_valid_T = ~read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 =
    _read_fork1_replicate1_T
    & (read_fork1_replicate1_generating_
         ? read_fork1_replicate1_last
         : ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2)
    | read_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 =
    _read_addressGenerator_source_ready | read_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
  wire        s_axi_ar_ready_0 =
    read_fork1_eagerFork_s_axi_ar_ready_qual1_0
    & read_fork1_eagerFork_s_axi_ar_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        s_axi_r_valid_0 =
    read_resp_valid & _read_fork1_replicate1_sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        read_resp_ready_0 = s_axi_r_ready & s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg         write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36
  reg  [15:0] write_fork1_replicate1_idx_;	// src/main/scala/chext/elastic/Replicate.scala:21:29
  wire        write_fork1_replicate1_last =
    write_fork1_replicate1_idx == {11'h0, _write_fork1_replicate1_len_T} - 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:27:{29,38}, :61:23, :62:9, :64:9, src/main/scala/chext/ip/memory/AxiBridges.scala:43:17, :89:27
  assign _write_fork1_replicate1_len_T = {1'h0, s_axi_aw_bits_len} + 5'h1;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :43:27, :89:27
  wire        _write_fork1_replicate1_T =
    s_axi_aw_valid & _write_fork1_eagerFork_result_valid_T
    & _write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:79:41, src/main/scala/chext/elastic/Replicate.scala:36:21
  wire        _write_fork1_replicate1_T_2 = _write_fork1_replicate1_len_T == 5'h1;	// src/main/scala/chext/elastic/Replicate.scala:50:22, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :89:27
  assign write_fork1_replicate1_idx =
    write_fork1_replicate1_generating_ ? write_fork1_replicate1_idx_ : 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, :61:23, :62:9, :64:9
  reg         write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg         write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  assign _write_fork1_eagerFork_result_valid_T = ~write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 =
    _write_fork1_replicate1_T
    & (write_fork1_replicate1_generating_
         ? write_fork1_replicate1_last
         : ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2)
    | write_fork1_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :33:16, :36:{21,45}, :37:23, :38:18, :48:{16,25}, :50:{22,31}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27, src/main/scala/chisel3/util/Decoupled.scala:76:20
  wire        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 =
    _write_addressStrobeGenerator_source_ready | write_fork1_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_aw_ready_0 =
    write_fork1_eagerFork_s_axi_aw_ready_qual1_0
    & write_fork1_eagerFork_s_axi_aw_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  wire        write_req_valid_0 =
    _write_addressStrobeGenerator_sink_valid & s_axi_w_valid;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
  wire        s_axi_w_ready_0 = write_req_ready & write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  wire        write_idLastJoined_valid =
    _write_fork1_replicate1_sinkBuffer_io_deq_valid & write_resp_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Join.scala:41:55
  wire        write_resp_ready_0 = write_idLastJoined_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  assign write_idLastJoined_ready =
    _write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready & write_idLastJoined_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Join.scala:41:55
  always @(posedge clock) begin	// <stdin>:78278:11
    if (reset) begin	// <stdin>:78278:11
      read_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      read_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      read_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_generating_ <= 1'h0;	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_replicate1_idx_ <= 16'h0;	// src/main/scala/chext/elastic/Replicate.scala:21:29
      write_fork1_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      write_fork1_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    end
    else begin	// <stdin>:78278:11
      if (_read_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (read_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          read_fork1_replicate1_generating_ <=
            ~read_fork1_replicate1_last & read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          read_fork1_replicate1_idx_ <= read_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN =
            ~(|_read_fork1_replicate1_len_T) | _read_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
          read_fork1_replicate1_generating_ <= ~_GEN | read_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            read_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      read_fork1_eagerFork_regs_0 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_0 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_fork1_eagerFork_regs_1 <=
        read_fork1_eagerFork_s_axi_ar_ready_qual1_1 & s_axi_ar_valid & ~s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (_write_fork1_replicate1_T) begin	// src/main/scala/chext/elastic/Replicate.scala:36:21
        if (write_fork1_replicate1_generating_) begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          write_fork1_replicate1_generating_ <=
            ~write_fork1_replicate1_last & write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :27:29, :38:18, :40:21
          write_fork1_replicate1_idx_ <= write_fork1_replicate1_idx_ + 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :46:20, :56:14
        end
        else begin	// src/main/scala/chext/elastic/Replicate.scala:20:36
          automatic logic _GEN_0 =
            ~(|_write_fork1_replicate1_len_T) | _write_fork1_replicate1_T_2;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:{16,25}, :50:{22,31}, :55:21, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
          write_fork1_replicate1_generating_ <=
            ~_GEN_0 | write_fork1_replicate1_generating_;	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
          if (~_GEN_0)	// src/main/scala/chext/elastic/Replicate.scala:20:36, :48:25, :50:31, :55:21
            write_fork1_replicate1_idx_ <= 16'h1;	// src/main/scala/chext/elastic/Replicate.scala:21:29, :56:14
        end
      end
      write_fork1_eagerFork_regs_0 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_0 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_fork1_eagerFork_regs_1 <=
        write_fork1_eagerFork_s_axi_aw_ready_qual1_1 & s_axi_aw_valid & ~s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        end	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_generating_ = _RANDOM[1'h0][0];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_replicate1_idx_ = _RANDOM[1'h0][16:1];	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_0 = _RANDOM[1'h0][17];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        read_fork1_eagerFork_regs_1 = _RANDOM[1'h0][18];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_generating_ = _RANDOM[1'h0][19];	// src/main/scala/chext/elastic/Replicate.scala:20:36, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_replicate1_idx_ = {_RANDOM[1'h0][31:20], _RANDOM[1'h1][3:0]};	// src/main/scala/chext/elastic/Replicate.scala:20:36, :21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_0 = _RANDOM[1'h1][4];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
        write_fork1_eagerFork_regs_1 = _RANDOM[1'h1][5];	// src/main/scala/chext/elastic/Fork.scala:75:25, src/main/scala/chext/elastic/Replicate.scala:21:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressGenerator read_addressGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:33:34
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_read_addressGenerator_source_ready),
    .source_valid      (s_axi_ar_valid & ~read_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_ar_bits_addr),
    .source_bits_len   ({4'h0, s_axi_ar_bits_len}),	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :52:21
    .source_bits_size  (s_axi_ar_bits_size),
    .source_bits_burst (s_axi_ar_bits_burst),
    .sink_ready        (read_req_ready),
    .sink_valid        (read_req_valid),
    .sink_bits_addr    (_read_addressGenerator_sink_bits_addr),
    .sink_bits_size    (/* unused */)
  );
  Queue4_IdLastBundle read_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_deq_ready     (read_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (s_axi_r_bits_id),
    .io_deq_bits_last (s_axi_r_bits_last)
  );
  Queue2_IdLastBundle read_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_read_fork1_replicate1_T
       & (read_fork1_replicate1_generating_ | (|_read_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:43:27
    .io_enq_bits_id   (s_axi_ar_bits_id),
    .io_enq_bits_last (read_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_read_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_deq_valid     (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_read_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  AddressStrobeGenerator write_addressStrobeGenerator (	// src/main/scala/chext/ip/memory/AxiBridges.scala:81:40
    .clock             (clock),
    .reset             (reset),
    .source_ready      (_write_addressStrobeGenerator_source_ready),
    .source_valid      (s_axi_aw_valid & ~write_fork1_eagerFork_regs_1),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .source_bits_addr  (s_axi_aw_bits_addr),
    .source_bits_len   ({4'h0, s_axi_aw_bits_len}),	// src/main/scala/chext/ip/memory/AxiBridges.scala:43:27, :98:21
    .source_bits_size  (s_axi_aw_bits_size),
    .source_bits_burst (s_axi_aw_bits_burst),
    .sink_ready        (s_axi_w_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .sink_valid        (_write_addressStrobeGenerator_sink_valid),
    .sink_bits_addr    (_write_addressStrobeGenerator_sink_bits_addr),
    .sink_bits_strb    (_write_addressStrobeGenerator_sink_bits_strb)
  );
  Queue4_IdLastBundle write_fork1_replicate1_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),
    .io_enq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_enq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_deq_ready     (write_resp_ready_0),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffer_io_deq_bits_last)
  );
  Queue2_IdLastBundle write_fork1_replicate1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (_write_fork1_replicate1_T
       & (write_fork1_replicate1_generating_ | (|_write_fork1_replicate1_len_T))),	// src/main/scala/chext/elastic/Replicate.scala:20:36, :34:23, :36:{21,45}, :37:23, :45:27, :48:{16,25}, src/main/scala/chext/ip/memory/AxiBridges.scala:89:27
    .io_enq_bits_id   (s_axi_aw_bits_id),
    .io_enq_bits_last (write_fork1_replicate1_last),	// src/main/scala/chext/elastic/Replicate.scala:27:29
    .io_deq_ready     (_write_fork1_replicate1_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_deq_valid     (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_last (_write_fork1_replicate1_sinkBuffered__sinkBuffer_io_deq_bits_last)
  );
  Queue2_WriteResponseChannel_1 write_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_write_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid
      (write_idLastJoined_ready & _write_fork1_replicate1_sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Arrival.scala:39:25, :68:{28,45}, src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/ip/memory/AxiBridges.scala:130:23
    .io_enq_bits_id   (_write_fork1_replicate1_sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_enq_bits_resp (2'h0),	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
    .io_deq_ready     (s_axi_b_ready),
    .io_deq_valid     (s_axi_b_valid),
    .io_deq_bits_id   (s_axi_b_bits_id),
    .io_deq_bits_resp (s_axi_b_bits_resp)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_valid = s_axi_r_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_r_bits_data = read_resp_bits;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_aw_ready = s_axi_aw_ready_0;	// src/main/scala/chext/elastic/Fork.scala:87:23, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign s_axi_w_ready = s_axi_w_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign read_req_bits = _read_addressGenerator_sink_bits_addr[29:5];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :33:34, :62:24
  assign read_resp_ready = read_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_valid = write_req_valid_0;	// src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_addr = _write_addressStrobeGenerator_sink_bits_addr[29:5];	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :111:37
  assign write_req_bits_data = s_axi_w_bits_data;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
  assign write_req_bits_strb =
    _write_addressStrobeGenerator_sink_bits_strb & s_axi_w_bits_strb;	// src/main/scala/chext/ip/memory/AxiBridges.scala:20:7, :81:40, :113:37
  assign write_resp_ready = write_resp_ready_0;	// src/main/scala/chext/elastic/Join.scala:42:29, src/main/scala/chext/ip/memory/AxiBridges.scala:20:7
endmodule

// VCS coverage exclude_file
module ram_2x49(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [48:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [48:0] W0_data
);

  reg [48:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[48:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 49'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadAddressChannel_8(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:78548:11, :78803:11
                reset,	// <stdin>:78549:11, :78804:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [48:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:78548:11, :78803:11
    if (reset) begin	// <stdin>:78548:11, :78803:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:78548:11, :78803:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x49 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr,
        io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_addr = _ram_ext_R0_data[39:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[43:40];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[46:44];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[48:47];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x269(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [268:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [268:0] W0_data
);

  reg [268:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[268:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 269'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_ReadDataChannel_4(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:78599:11
                 reset,	// <stdin>:78600:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0]   io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0]   io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]   io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [268:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:78599:11
    if (reset) begin	// <stdin>:78599:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:78599:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x269 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, 2'h0, io_enq_bits_data, io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:255:14, :256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data = _ram_ext_R0_data[265:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[267:266];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[268];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module Queue2_WriteAddressChannel_2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:78650:11, :79058:11
                reset,	// <stdin>:78651:11, :79059:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [9:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [29:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [9:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [29:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [48:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:78650:11, :79058:11
    if (reset) begin	// <stdin>:78650:11, :79058:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:78650:11, :79058:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x49 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_burst,
        io_enq_bits_size,
        io_enq_bits_len,
        io_enq_bits_addr,
        io_enq_bits_id})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_id = _ram_ext_R0_data[9:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_addr = _ram_ext_R0_data[39:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_len = _ram_ext_R0_data[43:40];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_size = _ram_ext_R0_data[46:44];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_burst = _ram_ext_R0_data[48:47];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module elasticBasicArbiter_6(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input         clock,	// <stdin>:78905:11
                reset,	// <stdin>:78906:11
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [9:0]  io_sources_0_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_0_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_0_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_0_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_0_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [9:0]  io_sources_1_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_1_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_1_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_1_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_1_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_2_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_2_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_2_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_2_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_2_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_2_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [9:0]  io_sink_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [29:0] io_sink_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [3:0]  io_sink_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [2:0]  io_sink_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_burst	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire             _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire             _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  reg  [1:0]       chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire             _chooser_rrChoice_T_4 =
    chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]       chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : 2'h2;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : 2'h2;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]       _GEN =
    {{io_sources_0_valid},
     {io_sources_2_valid},
     {io_sources_1_valid},
     {io_sources_0_valid}};	// src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]       choice =
    _GEN[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][9:0]  _GEN_0 =
    {{io_sources_0_bits_id}, {10'h200}, {io_sources_1_bits_id}, {io_sources_0_bits_id}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire [3:0][29:0] _GEN_1 =
    {{io_sources_0_bits_addr},
     {io_sources_2_bits_addr},
     {io_sources_1_bits_addr},
     {io_sources_0_bits_addr}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][3:0]  _GEN_2 =
    {{io_sources_0_bits_len},
     {io_sources_2_bits_len},
     {io_sources_1_bits_len},
     {io_sources_0_bits_len}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][2:0]  _GEN_3 =
    {{io_sources_0_bits_size},
     {io_sources_2_bits_size},
     {io_sources_1_bits_size},
     {io_sources_0_bits_size}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire [3:0][1:0]  _GEN_4 =
    {{io_sources_0_bits_burst},
     {io_sources_2_bits_burst},
     {io_sources_1_bits_burst},
     {io_sources_0_bits_burst}};	// src/main/scala/chext/elastic/Arbiter.scala:36:44
  wire             fire =
    _GEN[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:189:30, :208:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:78905:11
    if (reset)	// <stdin>:78905:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h2;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadAddressChannel_8 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid      (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_id    (_GEN_0[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_addr  (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_len   (_GEN_2[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_size  (_GEN_3[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_burst (_GEN_4[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready      (io_sink_ready),
    .io_deq_valid      (io_sink_valid),
    .io_deq_bits_id    (io_sink_bits_id),
    .io_deq_bits_addr  (io_sink_bits_addr),
    .io_deq_bits_len   (io_sink_bits_len),
    .io_deq_bits_size  (io_sink_bits_size),
    .io_deq_bits_burst (io_sink_bits_burst)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits  (choice),	// src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready (1'h1),	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    .io_deq_valid (/* unused */),
    .io_deq_bits  (/* unused */)
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:24:35, :28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_sources_2_ready = fire & choice == 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, :37:13
endmodule

module elasticDemux_39(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [9:0]   io_source_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]   io_source_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [9:0]   io_sinks_0_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_0_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [9:0]   io_sinks_1_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_1_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_2_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_2_bits_data,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0]   io_sinks_2_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_2_bits_last,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0]   io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN =
    {{io_sinks_0_ready}, {io_sinks_2_ready}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :27:28, :34:{22,30}
  assign io_sinks_0_bits_id = io_source_bits_id;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_id = io_source_bits_id;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_valid = valid & io_select_bits == 2'h2;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_2_bits_data = io_source_bits_data;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_2_bits_last = io_source_bits_last;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module elasticBasicArbiter_7(	// src/main/scala/chext/elastic/Arbiter.scala:11:7
  input         clock,	// <stdin>:79160:11
                reset,	// <stdin>:79161:11
  output        io_sources_0_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_0_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [9:0]  io_sources_0_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_0_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_0_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_0_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_0_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sources_1_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sources_1_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [9:0]  io_sources_1_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [29:0] io_sources_1_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [3:0]  io_sources_1_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [2:0]  io_sources_1_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input  [1:0]  io_sources_1_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_sink_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_sink_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [9:0]  io_sink_bits_id,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [29:0] io_sink_bits_addr,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [3:0]  io_sink_bits_len,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [2:0]  io_sink_bits_size,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_sink_bits_burst,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  input         io_select_ready,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output        io_select_valid,	// src/main/scala/chext/elastic/Arbiter.scala:21:14
  output [1:0]  io_select_bits	// src/main/scala/chext/elastic/Arbiter.scala:21:14
);

  wire             _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire             _sink_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  reg  [1:0]       chooser_lastChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35
  wire             _chooser_rrChoice_T_4 =
    chooser_lastChoice == 2'h0 & io_sources_1_valid;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :37:{13,26}
  wire [1:0]       chooser_rrChoice =
    (&chooser_lastChoice) ? 2'h0 : _chooser_rrChoice_T_4 ? 2'h1 : 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35, :33:8, :34:18, :37:{13,26}, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [1:0]       chooser_priorityChoice =
    io_sources_0_valid ? 2'h0 : io_sources_1_valid ? 2'h1 : 2'h2;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:37:13, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0]       _GEN =
    {{io_sources_0_valid}, {1'h0}, {io_sources_1_valid}, {io_sources_0_valid}};	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:28:8
  wire [1:0]       choice =
    _GEN[chooser_rrChoice] ? chooser_rrChoice : chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [3:0][9:0]  _GEN_0 =
    {{io_sources_0_bits_id}, {10'h200}, {io_sources_1_bits_id}, {io_sources_0_bits_id}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire [3:0][29:0] _GEN_1 =
    {{io_sources_0_bits_addr},
     {30'h0},
     {io_sources_1_bits_addr},
     {io_sources_0_bits_addr}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire [3:0][3:0]  _GEN_2 =
    {{io_sources_0_bits_len}, {4'h0}, {io_sources_1_bits_len}, {io_sources_0_bits_len}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire [3:0][2:0]  _GEN_3 =
    {{io_sources_0_bits_size},
     {3'h0},
     {io_sources_1_bits_size},
     {io_sources_0_bits_size}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire [3:0][1:0]  _GEN_4 =
    {{io_sources_0_bits_burst},
     {2'h0},
     {io_sources_1_bits_burst},
     {io_sources_0_bits_burst}};	// src/main/scala/chext/elastic/Arbiter.scala:21:14, :36:44
  wire             fire =
    _GEN[choice] & _sink_sinkBuffer_io_enq_ready & _select_sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Arbiter.scala:36:{44,58}, src/main/scala/chext/elastic/Buffer.scala:189:30, :208:30, src/main/scala/chext/elastic/Chooser.scala:28:8
  always @(posedge clock) begin	// <stdin>:79160:11
    if (reset)	// <stdin>:79160:11
      chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
    else if (fire) begin	// src/main/scala/chext/elastic/Arbiter.scala:36:58
      if (_GEN[chooser_rrChoice]) begin	// src/main/scala/chext/elastic/Chooser.scala:28:8, :33:8
        if (&chooser_lastChoice)	// src/main/scala/chext/elastic/Chooser.scala:24:35, :34:18
          chooser_lastChoice <= 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:21:14, src/main/scala/chext/elastic/Chooser.scala:24:35
        else if (_chooser_rrChoice_T_4)	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h1;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
        else	// src/main/scala/chext/elastic/Chooser.scala:37:26
          chooser_lastChoice <= 2'h2;	// src/main/scala/chext/elastic/Chooser.scala:24:35, :37:13
      end
      else	// src/main/scala/chext/elastic/Chooser.scala:28:8
        chooser_lastChoice <= chooser_priorityChoice;	// src/main/scala/chext/elastic/Chooser.scala:24:35, src/main/scala/chisel3/util/Mux.scala:50:70
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/elastic/Arbiter.scala:11:7
        chooser_lastChoice = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chext/elastic/Arbiter.scala:11:7, src/main/scala/chext/elastic/Chooser.scala:24:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/elastic/Arbiter.scala:11:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_WriteAddressChannel_2 sink_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_sink_sinkBuffer_io_enq_ready),
    .io_enq_valid      (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits_id    (_GEN_0[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_addr  (_GEN_1[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_len   (_GEN_2[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_size  (_GEN_3[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_enq_bits_burst (_GEN_4[choice]),	// src/main/scala/chext/elastic/Arbiter.scala:36:44, src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready      (io_sink_ready),
    .io_deq_valid      (io_sink_valid),
    .io_deq_bits_id    (io_sink_bits_id),
    .io_deq_bits_addr  (io_sink_bits_addr),
    .io_deq_bits_len   (io_sink_bits_len),
    .io_deq_bits_size  (io_sink_bits_size),
    .io_deq_bits_burst (io_sink_bits_burst)
  );
  Queue2_UInt2 select_sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_select_sinkBuffer_io_enq_ready),
    .io_enq_valid (fire),	// src/main/scala/chext/elastic/Arbiter.scala:36:58
    .io_enq_bits  (choice),	// src/main/scala/chext/elastic/Chooser.scala:28:8
    .io_deq_ready (io_select_ready),
    .io_deq_valid (io_select_valid),
    .io_deq_bits  (io_select_bits)
  );
  assign io_sources_0_ready = fire & choice == 2'h0;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :21:14, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8
  assign io_sources_1_ready = fire & choice == 2'h1;	// src/main/scala/chext/elastic/Arbiter.scala:11:7, :36:58, :45:{21,28}, src/main/scala/chext/elastic/Chooser.scala:28:8, src/main/scala/chisel3/util/Mux.scala:50:70
endmodule

module elasticMux_34(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output         io_sources_0_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_0_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_0_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_0_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_0_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_1_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [31:0]  io_sources_1_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [255:0] io_sink_bits_data,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [31:0]  io_sink_bits_strb,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_bits_last,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [1:0]   io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire [3:0]        _GEN =
    {{io_sources_0_valid}, {1'h0}, {io_sources_1_valid}, {io_sources_0_valid}};	// src/main/scala/chext/elastic/Mux.scala:20:14, :26:39
  wire [3:0][255:0] _GEN_0 =
    {{io_sources_0_bits_data},
     {256'h0},
     {io_sources_1_bits_data},
     {io_sources_0_bits_data}};	// src/main/scala/chext/elastic/Mux.scala:20:14, :26:39
  wire [3:0][31:0]  _GEN_1 =
    {{io_sources_0_bits_strb},
     {32'h0},
     {io_sources_1_bits_strb},
     {io_sources_0_bits_strb}};	// src/main/scala/chext/elastic/Mux.scala:20:14, :26:39
  wire [3:0]        _GEN_2 =
    {{io_sources_0_bits_last},
     {1'h0},
     {io_sources_1_bits_last},
     {io_sources_0_bits_last}};	// src/main/scala/chext/elastic/Mux.scala:20:14, :26:39
  wire              valid = io_select_valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire              fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_0_ready = fire & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39, :27:28, :31:{21,28}
  assign io_sources_1_ready = fire & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:{21,28}
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_data = _GEN_0[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_strb = _GEN_1[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits_last = _GEN_2[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_select_ready = fire & _GEN_2[io_select_bits];	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39, :27:28, :38:27
endmodule

module elasticDemux_40(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output       io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [9:0] io_source_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0] io_source_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [9:0] io_sinks_0_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_0_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [9:0] io_sinks_1_bits_id,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [1:0] io_sinks_1_bits_resp,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output       io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input        io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [1:0] io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire       valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire [3:0] _GEN = {{io_sinks_0_ready}, {1'h0}, {io_sinks_1_ready}, {io_sinks_0_ready}};	// src/main/scala/chext/elastic/Demux.scala:20:14, :27:28
  wire       fire = valid & _GEN[io_select_bits];	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & io_select_bits == 2'h0;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :27:28, :34:{22,30}
  assign io_sinks_0_bits_id = io_source_bits_id;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_0_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits == 2'h1;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_1_bits_id = io_source_bits_id;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_bits_resp = io_source_bits_resp;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module Mux_1(	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
  input          clock,	// <stdin>:79274:11
                 reset,	// <stdin>:79275:11
  output         s_axi_0_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [7:0]   s_axi_0_ar_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_0_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_0_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_0_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_0_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [7:0]   s_axi_0_r_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_0_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_0_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_0_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [7:0]   s_axi_0_aw_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_0_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_0_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_0_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_0_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [255:0] s_axi_0_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [31:0]  s_axi_0_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_0_w_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_0_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_0_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [7:0]   s_axi_0_b_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_0_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [7:0]   s_axi_1_ar_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_1_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_1_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_1_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_1_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [7:0]   s_axi_1_r_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_1_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_1_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_1_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [7:0]   s_axi_1_aw_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_1_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_1_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_1_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_1_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [255:0] s_axi_1_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [31:0]  s_axi_1_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_1_w_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
                 s_axi_1_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_1_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [7:0]   s_axi_1_b_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_1_b_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_2_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_2_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [29:0]  s_axi_2_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [3:0]   s_axi_2_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [2:0]   s_axi_2_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input  [1:0]   s_axi_2_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          s_axi_2_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_2_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [255:0] s_axi_2_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output [1:0]   s_axi_2_r_bits_resp,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  output         s_axi_2_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:36:17
  input          m_axi_ar_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_ar_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [9:0]   m_axi_ar_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [29:0]  m_axi_ar_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [3:0]   m_axi_ar_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [2:0]   m_axi_ar_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_ar_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_r_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_r_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [9:0]   m_axi_r_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [255:0] m_axi_r_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_r_bits_last,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
                 m_axi_aw_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_aw_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [9:0]   m_axi_aw_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [29:0]  m_axi_aw_bits_addr,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [3:0]   m_axi_aw_bits_len,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [2:0]   m_axi_aw_bits_size,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [1:0]   m_axi_aw_bits_burst,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_w_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_w_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [255:0] m_axi_w_bits_data,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output [31:0]  m_axi_w_bits_strb,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  output         m_axi_b_ready,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input          m_axi_b_valid,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [9:0]   m_axi_b_bits_id,	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
  input  [1:0]   m_axi_b_bits_resp	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:37:17
);

  wire         _write_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [9:0]   _write_demux_io_sinks_0_bits_id;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [9:0]   _write_demux_io_sinks_1_bits_id;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _write_mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [255:0] _write_mux_io_sink_bits_data;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [31:0]  _write_mux_io_sink_bits_strb;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_sink_bits_last;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _write_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [9:0]   _write_arbiter_io_sink_bits_id;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [29:0]  _write_arbiter_io_sink_bits_addr;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [3:0]   _write_arbiter_io_sink_bits_len;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _write_arbiter_io_sink_bits_size;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]   _write_arbiter_io_sink_bits_burst;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_arbiter_io_select_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]   _write_arbiter_io_select_bits;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _write_portQueue_io_enq_ready;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire         _write_portQueue_io_deq_valid;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire [1:0]   _write_portQueue_io_deq_bits;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  wire         _read_demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [9:0]   _read_demux_io_sinks_0_bits_id;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [9:0]   _read_demux_io_sinks_1_bits_id;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _read_arbiter_io_sink_valid;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [9:0]   _read_arbiter_io_sink_bits_id;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [29:0]  _read_arbiter_io_sink_bits_addr;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [3:0]   _read_arbiter_io_sink_bits_len;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [2:0]   _read_arbiter_io_sink_bits_size;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire [1:0]   _read_arbiter_io_sink_bits_burst;	// src/main/scala/chext/elastic/Arbiter.scala:60:25
  wire         _m_axi__sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [9:0]   _m_axi__sinkBuffer_1_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [1:0]   _m_axi__sinkBuffer_1_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _m_axi__sourceBuffer_2_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _m_axi__sourceBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _m_axi__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [9:0]   _m_axi__sinkBuffer_io_deq_bits_id;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _m_axi__sinkBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [1:0]   _m_axi__sinkBuffer_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _m_axi__sinkBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _m_axi__sourceBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  reg          read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         read_eagerFork_m_axi__r_ready_qual1_0 =
    _read_demux_io_source_ready | read_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         read_eagerFork_m_axi__r_ready_qual1_1 =
    _read_demux_io_select_ready | read_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         m_axi__r_ready =
    read_eagerFork_m_axi__r_ready_qual1_0 & read_eagerFork_m_axi__r_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg          write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         write_eagerFork_m_axi__b_ready_qual1_0 =
    _write_demux_io_source_ready | write_eagerFork_regs_0;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         write_eagerFork_m_axi__b_ready_qual1_1 =
    _write_demux_io_select_ready | write_eagerFork_regs_1;	// src/main/scala/chext/elastic/Demux.scala:48:23, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         m_axi__b_ready =
    write_eagerFork_m_axi__b_ready_qual1_0 & write_eagerFork_m_axi__b_ready_qual1_1;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  always @(posedge clock) begin	// <stdin>:79274:11
    if (reset) begin	// <stdin>:79274:11
      read_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      read_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_0 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      write_eagerFork_regs_1 <= 1'h0;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
    end
    else begin	// <stdin>:79274:11
      read_eagerFork_regs_0 <=
        read_eagerFork_m_axi__r_ready_qual1_0 & _m_axi__sinkBuffer_io_deq_valid
        & ~m_axi__r_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      read_eagerFork_regs_1 <=
        read_eagerFork_m_axi__r_ready_qual1_1 & _m_axi__sinkBuffer_io_deq_valid
        & ~m_axi__r_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_0 <=
        write_eagerFork_m_axi__b_ready_qual1_0 & _m_axi__sinkBuffer_1_io_deq_valid
        & ~m_axi__b_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      write_eagerFork_regs_1 <=
        write_eagerFork_m_axi__b_ready_qual1_1 & _m_axi__sinkBuffer_1_io_deq_valid
        & ~m_axi__b_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
        read_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        read_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
        write_eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_ReadAddressChannel_8 m_axi__sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_m_axi__sourceBuffer_io_enq_ready),
    .io_enq_valid      (_read_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_id    (_read_arbiter_io_sink_bits_id),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_addr  (_read_arbiter_io_sink_bits_addr),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_len   (_read_arbiter_io_sink_bits_len),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_size  (_read_arbiter_io_sink_bits_size),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_burst (_read_arbiter_io_sink_bits_burst),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready      (m_axi_ar_ready),
    .io_deq_valid      (m_axi_ar_valid),
    .io_deq_bits_id    (m_axi_ar_bits_id),
    .io_deq_bits_addr  (m_axi_ar_bits_addr),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_size  (m_axi_ar_bits_size),
    .io_deq_bits_burst (m_axi_ar_bits_burst)
  );
  Queue2_ReadDataChannel_4 m_axi__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (m_axi_r_ready),
    .io_enq_valid     (m_axi_r_valid),
    .io_enq_bits_id   (m_axi_r_bits_id),
    .io_enq_bits_data (m_axi_r_bits_data),
    .io_enq_bits_last (m_axi_r_bits_last),
    .io_deq_ready     (m_axi__r_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid     (_m_axi__sinkBuffer_io_deq_valid),
    .io_deq_bits_id   (_m_axi__sinkBuffer_io_deq_bits_id),
    .io_deq_bits_data (_m_axi__sinkBuffer_io_deq_bits_data),
    .io_deq_bits_resp (_m_axi__sinkBuffer_io_deq_bits_resp),
    .io_deq_bits_last (_m_axi__sinkBuffer_io_deq_bits_last)
  );
  Queue2_WriteAddressChannel_2 m_axi__sourceBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_m_axi__sourceBuffer_1_io_enq_ready),
    .io_enq_valid      (_write_arbiter_io_sink_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_id    (_write_arbiter_io_sink_bits_id),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_addr  (_write_arbiter_io_sink_bits_addr),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_len   (_write_arbiter_io_sink_bits_len),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_size  (_write_arbiter_io_sink_bits_size),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits_burst (_write_arbiter_io_sink_bits_burst),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready      (m_axi_aw_ready),
    .io_deq_valid      (m_axi_aw_valid),
    .io_deq_bits_id    (m_axi_aw_bits_id),
    .io_deq_bits_addr  (m_axi_aw_bits_addr),
    .io_deq_bits_len   (m_axi_aw_bits_len),
    .io_deq_bits_size  (m_axi_aw_bits_size),
    .io_deq_bits_burst (m_axi_aw_bits_burst)
  );
  Queue2_WriteDataChannel m_axi__sourceBuffer_2 (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_m_axi__sourceBuffer_2_io_enq_ready),
    .io_enq_valid     (_write_mux_io_sink_valid),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_data (_write_mux_io_sink_bits_data),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_strb (_write_mux_io_sink_bits_strb),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_enq_bits_last (_write_mux_io_sink_bits_last),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_ready     (m_axi_w_ready),
    .io_deq_valid     (m_axi_w_valid),
    .io_deq_bits_data (m_axi_w_bits_data),
    .io_deq_bits_strb (m_axi_w_bits_strb),
    .io_deq_bits_last (/* unused */)
  );
  Queue2_WriteResponseChannel_1 m_axi__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (m_axi_b_ready),
    .io_enq_valid     (m_axi_b_valid),
    .io_enq_bits_id   (m_axi_b_bits_id),
    .io_enq_bits_resp (m_axi_b_bits_resp),
    .io_deq_ready     (m_axi__b_ready),	// src/main/scala/chext/elastic/Fork.scala:87:23
    .io_deq_valid     (_m_axi__sinkBuffer_1_io_deq_valid),
    .io_deq_bits_id   (_m_axi__sinkBuffer_1_io_deq_bits_id),
    .io_deq_bits_resp (_m_axi__sinkBuffer_1_io_deq_bits_resp)
  );
  elasticBasicArbiter_6 read_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                   (clock),
    .reset                   (reset),
    .io_sources_0_ready      (s_axi_0_ar_ready),
    .io_sources_0_valid      (s_axi_0_ar_valid),
    .io_sources_0_bits_id    ({2'h0, s_axi_0_ar_bits_id}),	// src/main/scala/chext/amba/axi4/full/components/helpers/IdExtender.scala:23:27
    .io_sources_0_bits_addr  (s_axi_0_ar_bits_addr),
    .io_sources_0_bits_len   (s_axi_0_ar_bits_len),
    .io_sources_0_bits_size  (s_axi_0_ar_bits_size),
    .io_sources_0_bits_burst (s_axi_0_ar_bits_burst),
    .io_sources_1_ready      (s_axi_1_ar_ready),
    .io_sources_1_valid      (s_axi_1_ar_valid),
    .io_sources_1_bits_id    ({2'h1, s_axi_1_ar_bits_id}),	// src/main/scala/chext/amba/axi4/full/components/helpers/IdExtender.scala:23:27
    .io_sources_1_bits_addr  (s_axi_1_ar_bits_addr),
    .io_sources_1_bits_len   (s_axi_1_ar_bits_len),
    .io_sources_1_bits_size  (s_axi_1_ar_bits_size),
    .io_sources_1_bits_burst (s_axi_1_ar_bits_burst),
    .io_sources_2_ready      (s_axi_2_ar_ready),
    .io_sources_2_valid      (s_axi_2_ar_valid),
    .io_sources_2_bits_addr  (s_axi_2_ar_bits_addr),
    .io_sources_2_bits_len   (s_axi_2_ar_bits_len),
    .io_sources_2_bits_size  (s_axi_2_ar_bits_size),
    .io_sources_2_bits_burst (s_axi_2_ar_bits_burst),
    .io_sink_ready           (_m_axi__sourceBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_valid           (_read_arbiter_io_sink_valid),
    .io_sink_bits_id         (_read_arbiter_io_sink_bits_id),
    .io_sink_bits_addr       (_read_arbiter_io_sink_bits_addr),
    .io_sink_bits_len        (_read_arbiter_io_sink_bits_len),
    .io_sink_bits_size       (_read_arbiter_io_sink_bits_size),
    .io_sink_bits_burst      (_read_arbiter_io_sink_bits_burst)
  );
  elasticDemux_39 read_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_read_demux_io_source_ready),
    .io_source_valid      (_m_axi__sinkBuffer_io_deq_valid & ~read_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_id    (_m_axi__sinkBuffer_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_source_bits_data  (_m_axi__sinkBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_source_bits_resp  (_m_axi__sinkBuffer_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_source_bits_last  (_m_axi__sinkBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_0_ready     (s_axi_0_r_ready),
    .io_sinks_0_valid     (s_axi_0_r_valid),
    .io_sinks_0_bits_id   (_read_demux_io_sinks_0_bits_id),
    .io_sinks_0_bits_data (s_axi_0_r_bits_data),
    .io_sinks_0_bits_resp (s_axi_0_r_bits_resp),
    .io_sinks_0_bits_last (s_axi_0_r_bits_last),
    .io_sinks_1_ready     (s_axi_1_r_ready),
    .io_sinks_1_valid     (s_axi_1_r_valid),
    .io_sinks_1_bits_id   (_read_demux_io_sinks_1_bits_id),
    .io_sinks_1_bits_data (s_axi_1_r_bits_data),
    .io_sinks_1_bits_resp (s_axi_1_r_bits_resp),
    .io_sinks_1_bits_last (s_axi_1_r_bits_last),
    .io_sinks_2_ready     (s_axi_2_r_ready),
    .io_sinks_2_valid     (s_axi_2_r_valid),
    .io_sinks_2_bits_data (s_axi_2_r_bits_data),
    .io_sinks_2_bits_resp (s_axi_2_r_bits_resp),
    .io_sinks_2_bits_last (s_axi_2_r_bits_last),
    .io_select_ready      (_read_demux_io_select_ready),
    .io_select_valid      (_m_axi__sinkBuffer_io_deq_valid & ~read_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (_m_axi__sinkBuffer_io_deq_bits_id[9:8])	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:68:24, src/main/scala/chext/elastic/Buffer.scala:208:30
  );
  Queue32_UInt2 write_portQueue (	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_write_portQueue_io_enq_ready),
    .io_enq_valid (_write_arbiter_io_select_valid),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_enq_bits  (_write_arbiter_io_select_bits),	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .io_deq_ready (_write_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_write_portQueue_io_deq_valid),
    .io_deq_bits  (_write_portQueue_io_deq_bits)
  );
  elasticBasicArbiter_7 write_arbiter (	// src/main/scala/chext/elastic/Arbiter.scala:60:25
    .clock                   (clock),
    .reset                   (reset),
    .io_sources_0_ready      (s_axi_0_aw_ready),
    .io_sources_0_valid      (s_axi_0_aw_valid),
    .io_sources_0_bits_id    ({2'h0, s_axi_0_aw_bits_id}),	// src/main/scala/chext/amba/axi4/full/components/helpers/IdExtender.scala:23:27, :43:27
    .io_sources_0_bits_addr  (s_axi_0_aw_bits_addr),
    .io_sources_0_bits_len   (s_axi_0_aw_bits_len),
    .io_sources_0_bits_size  (s_axi_0_aw_bits_size),
    .io_sources_0_bits_burst (s_axi_0_aw_bits_burst),
    .io_sources_1_ready      (s_axi_1_aw_ready),
    .io_sources_1_valid      (s_axi_1_aw_valid),
    .io_sources_1_bits_id    ({2'h1, s_axi_1_aw_bits_id}),	// src/main/scala/chext/amba/axi4/full/components/helpers/IdExtender.scala:23:27, :43:27
    .io_sources_1_bits_addr  (s_axi_1_aw_bits_addr),
    .io_sources_1_bits_len   (s_axi_1_aw_bits_len),
    .io_sources_1_bits_size  (s_axi_1_aw_bits_size),
    .io_sources_1_bits_burst (s_axi_1_aw_bits_burst),
    .io_sink_ready           (_m_axi__sourceBuffer_1_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_valid           (_write_arbiter_io_sink_valid),
    .io_sink_bits_id         (_write_arbiter_io_sink_bits_id),
    .io_sink_bits_addr       (_write_arbiter_io_sink_bits_addr),
    .io_sink_bits_len        (_write_arbiter_io_sink_bits_len),
    .io_sink_bits_size       (_write_arbiter_io_sink_bits_size),
    .io_sink_bits_burst      (_write_arbiter_io_sink_bits_burst),
    .io_select_ready         (_write_portQueue_io_enq_ready),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .io_select_valid         (_write_arbiter_io_select_valid),
    .io_select_bits          (_write_arbiter_io_select_bits)
  );
  elasticMux_34 write_mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_0_ready     (s_axi_0_w_ready),
    .io_sources_0_valid     (s_axi_0_w_valid),
    .io_sources_0_bits_data (s_axi_0_w_bits_data),
    .io_sources_0_bits_strb (s_axi_0_w_bits_strb),
    .io_sources_0_bits_last (s_axi_0_w_bits_last),
    .io_sources_1_ready     (s_axi_1_w_ready),
    .io_sources_1_valid     (s_axi_1_w_valid),
    .io_sources_1_bits_data (s_axi_1_w_bits_data),
    .io_sources_1_bits_strb (s_axi_1_w_bits_strb),
    .io_sources_1_bits_last (s_axi_1_w_bits_last),
    .io_sink_ready          (_m_axi__sourceBuffer_2_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_sink_valid          (_write_mux_io_sink_valid),
    .io_sink_bits_data      (_write_mux_io_sink_bits_data),
    .io_sink_bits_strb      (_write_mux_io_sink_bits_strb),
    .io_sink_bits_last      (_write_mux_io_sink_bits_last),
    .io_select_ready        (_write_mux_io_select_ready),
    .io_select_valid        (_write_portQueue_io_deq_valid),	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
    .io_select_bits         (_write_portQueue_io_deq_bits)	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:81:27
  );
  elasticDemux_40 write_demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready      (_write_demux_io_source_ready),
    .io_source_valid      (_m_axi__sinkBuffer_1_io_deq_valid & ~write_eagerFork_regs_0),	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_source_bits_id    (_m_axi__sinkBuffer_1_io_deq_bits_id),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_source_bits_resp  (_m_axi__sinkBuffer_1_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_sinks_0_ready     (s_axi_0_b_ready),
    .io_sinks_0_valid     (s_axi_0_b_valid),
    .io_sinks_0_bits_id   (_write_demux_io_sinks_0_bits_id),
    .io_sinks_0_bits_resp (s_axi_0_b_bits_resp),
    .io_sinks_1_ready     (s_axi_1_b_ready),
    .io_sinks_1_valid     (s_axi_1_b_valid),
    .io_sinks_1_bits_id   (_write_demux_io_sinks_1_bits_id),
    .io_sinks_1_bits_resp (s_axi_1_b_bits_resp),
    .io_select_ready      (_write_demux_io_select_ready),
    .io_select_valid      (_m_axi__sinkBuffer_1_io_deq_valid & ~write_eagerFork_regs_1),	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_select_bits       (_m_axi__sinkBuffer_1_io_deq_bits_id[9:8])	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:110:24, src/main/scala/chext/elastic/Buffer.scala:208:30
  );
  assign s_axi_0_r_bits_id = _read_demux_io_sinks_0_bits_id[7:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Demux.scala:48:23
  assign s_axi_0_b_bits_id = _write_demux_io_sinks_0_bits_id[7:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Demux.scala:48:23
  assign s_axi_1_r_bits_id = _read_demux_io_sinks_1_bits_id[7:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Demux.scala:48:23
  assign s_axi_1_b_bits_id = _write_demux_io_sinks_1_bits_id[7:0];	// src/main/scala/chext/amba/axi4/full/components/Mux.scala:31:7, src/main/scala/chext/elastic/Connect.scala:12:15, src/main/scala/chext/elastic/Demux.scala:48:23
endmodule

module CounterEx_3(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
  input        clock,	// <stdin>:79881:11
               reset,	// <stdin>:79882:11
  input  [8:0] io_up,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
               io_down,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
  output [8:0] io_left	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:16:14
);

  reg [8:0] rLeft;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30
  always @(posedge clock) begin	// <stdin>:79881:11
    if (reset)	// <stdin>:79881:11
      rLeft <= 9'h100;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30
    else if (io_up > io_down)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:27:14
      rLeft <= rLeft - (io_up - io_down);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30, :28:29, :29:20
    else	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:27:14
      rLeft <= rLeft + io_down - io_up;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:25:30, :31:31, :32:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
        rLeft = _RANDOM[/*Zero width*/ 1'b0][17:9];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15, :25:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_left = rLeft;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:13:15, :25:30
endmodule

// VCS coverage exclude_file
module ram_256x259(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [7:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [258:0] R0_data,
  input  [7:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [258:0] W0_data
);

  reg [258:0] Memory[0:255];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [287:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h120; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[7:0]] = _RANDOM_MEM[258:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 259'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue256_ReadDataChannel(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:79965:11
                 reset,	// <stdin>:79966:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]   io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]   io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [258:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [7:0]   enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [7:0]   deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:79965:11
    if (reset) begin	// <stdin>:79965:11
      enq_ptr_value <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 8'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:79965:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 8'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 8'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x259 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_last, io_enq_bits_resp, io_enq_bits_data})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_data = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_resp = _ram_ext_R0_data[257:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_last = _ram_ext_R0_data[258];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module ResponseBuffer_3(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:59:7
  input          clock,	// <stdin>:80067:11
                 reset,	// <stdin>:80068:11
  output         s_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          s_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [29:0]  s_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [3:0]   s_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [2:0]   s_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input  [1:0]   s_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          s_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  output         s_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  output [255:0] s_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:62:17
  input          m_axi_ar_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output         m_axi_ar_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [29:0]  m_axi_ar_bits_addr,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [3:0]   m_axi_ar_bits_len,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [2:0]   m_axi_ar_bits_size,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output [1:0]   m_axi_ar_bits_burst,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  output         m_axi_r_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input          m_axi_r_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input  [255:0] m_axi_r_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input  [1:0]   m_axi_r_bits_resp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
  input          m_axi_r_bits_last	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:63:17
);

  wire         _read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _read_arrival1_sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [255:0] _read_arrival1_sourceBuffer_io_deq_bits_data;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [1:0]   _read_arrival1_sourceBuffer_io_deq_bits_resp;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _read_arrival1_sourceBuffer_io_deq_bits_last;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [8:0]   _read_ctrR_io_left;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:66:22
  wire         _read_arrival0_T =
    _read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready & s_axi_ar_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  wire [8:0]   _GEN = {4'h0, {1'h0, s_axi_ar_bits_len} + 5'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :41:27, :74:26
  wire         _read_arrival0_T_1 = _read_ctrR_io_left >= _GEN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :66:22
  wire         s_axi_ar_ready_0 = _read_arrival0_T & _read_arrival0_T_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:{28,45}
  wire         read_arrival1_result_ready =
    _read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready
    & _read_arrival1_sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:123:32, :189:30
  CounterEx_3 read_ctrR (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:66:22
    .clock   (clock),
    .reset   (reset),
    .io_up   (_read_arrival0_T & _read_arrival0_T_1 ? _GEN : 9'h0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:38:32, :41:27, :76:31, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}
    .io_down ({8'h0, read_arrival1_result_ready}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:42:31, src/main/scala/chext/elastic/Arrival.scala:68:{28,45}
    .io_left (_read_ctrR_io_left)
  );
  Queue2_ReadAddressChannel read_arrival0_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (_read_arrival0_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid      (s_axi_ar_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
    .io_enq_bits_addr  (s_axi_ar_bits_addr),
    .io_enq_bits_len   (s_axi_ar_bits_len),
    .io_enq_bits_size  (s_axi_ar_bits_size),
    .io_enq_bits_burst (s_axi_ar_bits_burst),
    .io_deq_ready      (m_axi_ar_ready),
    .io_deq_valid      (m_axi_ar_valid),
    .io_deq_bits_addr  (m_axi_ar_bits_addr),
    .io_deq_bits_len   (m_axi_ar_bits_len),
    .io_deq_bits_size  (m_axi_ar_bits_size),
    .io_deq_bits_burst (m_axi_ar_bits_burst)
  );
  Queue256_ReadDataChannel read_arrival1_sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (m_axi_r_ready),
    .io_enq_valid     (m_axi_r_valid),
    .io_enq_bits_data (m_axi_r_bits_data),
    .io_enq_bits_resp (m_axi_r_bits_resp),
    .io_enq_bits_last (m_axi_r_bits_last),
    .io_deq_ready     (read_arrival1_result_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_deq_valid     (_read_arrival1_sourceBuffer_io_deq_valid),
    .io_deq_bits_data (_read_arrival1_sourceBuffer_io_deq_bits_data),
    .io_deq_bits_resp (_read_arrival1_sourceBuffer_io_deq_bits_resp),
    .io_deq_bits_last (_read_arrival1_sourceBuffer_io_deq_bits_last)
  );
  Queue2_ReadDataChannel read_arrival1_sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_read_arrival1_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid     (read_arrival1_result_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits_data (_read_arrival1_sourceBuffer_io_deq_bits_data),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_resp (_read_arrival1_sourceBuffer_io_deq_bits_resp),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_enq_bits_last (_read_arrival1_sourceBuffer_io_deq_bits_last),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .io_deq_ready     (s_axi_r_ready),
    .io_deq_valid     (s_axi_r_valid),
    .io_deq_bits_data (s_axi_r_bits_data)
  );
  assign s_axi_ar_ready = s_axi_ar_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/amba/axi4/full/components/ResponseBuffer.scala:59:7, :76:31, src/main/scala/chext/elastic/Arrival.scala:38:18, :68:45
endmodule

// VCS coverage exclude_file
module ram_4x448(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [447:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [447:0] W0_data
);

  reg [447:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [447:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h1C0; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 448'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt448(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:80166:11
                 reset,	// <stdin>:80167:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [447:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [447:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:80166:11
    if (reset) begin	// <stdin>:80166:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:80166:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x448 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_4x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt64(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// <stdin>:80217:11
                reset,	// <stdin>:80218:11
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:80217:11
    if (reset) begin	// <stdin>:80217:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:80217:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module SpmvTop2_1(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:226:7
  input          clock,	// <stdin>:80268:11
                 reset,	// <stdin>:80269:11
  output         s_axi_control_ARREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input          s_axi_control_ARVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [9:0]   s_axi_control_ARADDR,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [2:0]   s_axi_control_ARPROT,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input          s_axi_control_RREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output         s_axi_control_RVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output [31:0]  s_axi_control_RDATA,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output [1:0]   s_axi_control_RRESP,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output         s_axi_control_AWREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input          s_axi_control_AWVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [9:0]   s_axi_control_AWADDR,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [2:0]   s_axi_control_AWPROT,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output         s_axi_control_WREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input          s_axi_control_WVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [31:0]  s_axi_control_WDATA,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input  [3:0]   s_axi_control_WSTRB,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  input          s_axi_control_BREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output         s_axi_control_BVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output [1:0]   s_axi_control_BRESP,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:233:25
  output         s_axi_ARREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input          s_axi_ARVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [29:0]  s_axi_ARADDR,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [3:0]   s_axi_ARLEN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [2:0]   s_axi_ARSIZE,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [1:0]   s_axi_ARBURST,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input          s_axi_RREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output         s_axi_RVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output [255:0] s_axi_RDATA,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output [1:0]   s_axi_RRESP,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output         s_axi_RLAST,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
                 s_axi_AWREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input          s_axi_AWVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [29:0]  s_axi_AWADDR,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [3:0]   s_axi_AWLEN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [2:0]   s_axi_AWSIZE,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [1:0]   s_axi_AWBURST,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output         s_axi_WREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input          s_axi_WVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [255:0] s_axi_WDATA,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input  [31:0]  s_axi_WSTRB,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  input          s_axi_WLAST,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
                 s_axi_BREADY,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output         s_axi_BVALID,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
  output [1:0]   s_axi_BRESP	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:234:17
);

  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [63:0]  _sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sourceBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _sourceBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire [447:0] _sourceBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:123:32
  wire         _responseBufferReadStreamValue_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire         _responseBufferReadStreamValue_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire [255:0] _responseBufferReadStreamValue_s_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire         _responseBufferReadStreamValue_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire [29:0]  _responseBufferReadStreamValue_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire [3:0]   _responseBufferReadStreamValue_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire [2:0]   _responseBufferReadStreamValue_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire [1:0]   _responseBufferReadStreamValue_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire         _responseBufferReadStreamValue_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
  wire         _mux_s_axi_1_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_1_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [7:0]   _mux_s_axi_1_r_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [255:0] _mux_s_axi_1_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [1:0]   _mux_s_axi_1_r_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_1_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_1_aw_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_1_w_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_1_b_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [7:0]   _mux_s_axi_1_b_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [1:0]   _mux_s_axi_1_b_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_2_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_2_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [255:0] _mux_s_axi_2_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [1:0]   _mux_s_axi_2_r_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_s_axi_2_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_m_axi_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [9:0]   _mux_m_axi_ar_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [29:0]  _mux_m_axi_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [3:0]   _mux_m_axi_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [2:0]   _mux_m_axi_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [1:0]   _mux_m_axi_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_m_axi_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_m_axi_aw_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [9:0]   _mux_m_axi_aw_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [29:0]  _mux_m_axi_aw_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [3:0]   _mux_m_axi_aw_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [2:0]   _mux_m_axi_aw_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [1:0]   _mux_m_axi_aw_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_m_axi_w_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [255:0] _mux_m_axi_w_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire [31:0]  _mux_m_axi_w_bits_strb;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _mux_m_axi_b_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  wire         _s_axi_mem_bridge_s_axi_ar_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_s_axi_r_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [9:0]   _s_axi_mem_bridge_s_axi_r_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [255:0] _s_axi_mem_bridge_s_axi_r_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_s_axi_r_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_s_axi_aw_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_s_axi_w_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_s_axi_b_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [9:0]   _s_axi_mem_bridge_s_axi_b_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [1:0]   _s_axi_mem_bridge_s_axi_b_bits_resp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_read_req_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [24:0]  _s_axi_mem_bridge_read_req_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_read_resp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_write_req_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [24:0]  _s_axi_mem_bridge_write_req_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [255:0] _s_axi_mem_bridge_write_req_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire [31:0]  _s_axi_mem_bridge_write_req_bits_strb;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_bridge_write_resp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  wire         _s_axi_mem_mem_read1_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  wire         _s_axi_mem_mem_read1_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  wire [255:0] _s_axi_mem_mem_read1_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  wire         _s_axi_mem_mem_write2_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  wire         _s_axi_mem_mem_write2_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  wire         _memAdapter0_source_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
  wire         _memAdapter0_sink_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
  wire [447:0] _memAdapter0_sink_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
  wire         _spmv0_sourceTask_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_sinkDone_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [63:0]  _spmv0_sinkDone_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_random_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [29:0]  _spmv0_m_axi_random_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [3:0]   _spmv0_m_axi_random_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [2:0]   _spmv0_m_axi_random_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [1:0]   _spmv0_m_axi_random_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_random_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_ar_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [1:0]   _spmv0_m_axi_regular_ar_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [29:0]  _spmv0_m_axi_regular_ar_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [3:0]   _spmv0_m_axi_regular_ar_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [2:0]   _spmv0_m_axi_regular_ar_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [1:0]   _spmv0_m_axi_regular_ar_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_r_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_aw_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [1:0]   _spmv0_m_axi_regular_aw_bits_id;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [29:0]  _spmv0_m_axi_regular_aw_bits_addr;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [3:0]   _spmv0_m_axi_regular_aw_bits_len;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [2:0]   _spmv0_m_axi_regular_aw_bits_size;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [1:0]   _spmv0_m_axi_regular_aw_bits_burst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_w_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [255:0] _spmv0_m_axi_regular_w_bits_data;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire [31:0]  _spmv0_m_axi_regular_w_bits_strb;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_w_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  wire         _spmv0_m_axi_regular_b_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
  Spmv spmv0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .clock                            (clock),
    .reset                            (reset),
    .sourceTask_ready                 (_spmv0_sourceTask_ready),
    .sourceTask_valid                 (_sourceBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_ptrValues        (_sourceBuffer_io_deq_bits[447:384]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_ptrColumnIndices (_sourceBuffer_io_deq_bits[383:320]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_ptrRowLengths    (_sourceBuffer_io_deq_bits[319:256]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_ptrInputVector   (_sourceBuffer_io_deq_bits[255:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_ptrOutputVector  (_sourceBuffer_io_deq_bits[191:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_numValues        (_sourceBuffer_io_deq_bits[127:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sourceTask_bits_numRows          (_sourceBuffer_io_deq_bits[63:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:302:25, src/main/scala/chext/elastic/Buffer.scala:123:32
    .sinkDone_ready                   (_sinkBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkDone_valid                   (_spmv0_sinkDone_valid),
    .sinkDone_bits                    (_spmv0_sinkDone_bits),
    .m_axi_random_ar_ready            (_responseBufferReadStreamValue_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .m_axi_random_ar_valid            (_spmv0_m_axi_random_ar_valid),
    .m_axi_random_ar_bits_addr        (_spmv0_m_axi_random_ar_bits_addr),
    .m_axi_random_ar_bits_len         (_spmv0_m_axi_random_ar_bits_len),
    .m_axi_random_ar_bits_size        (_spmv0_m_axi_random_ar_bits_size),
    .m_axi_random_ar_bits_burst       (_spmv0_m_axi_random_ar_bits_burst),
    .m_axi_random_r_ready             (_spmv0_m_axi_random_r_ready),
    .m_axi_random_r_valid             (_responseBufferReadStreamValue_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .m_axi_random_r_bits_data         (_responseBufferReadStreamValue_s_axi_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .m_axi_regular_ar_ready           (_mux_s_axi_1_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_ar_valid           (_spmv0_m_axi_regular_ar_valid),
    .m_axi_regular_ar_bits_id         (_spmv0_m_axi_regular_ar_bits_id),
    .m_axi_regular_ar_bits_addr       (_spmv0_m_axi_regular_ar_bits_addr),
    .m_axi_regular_ar_bits_len        (_spmv0_m_axi_regular_ar_bits_len),
    .m_axi_regular_ar_bits_size       (_spmv0_m_axi_regular_ar_bits_size),
    .m_axi_regular_ar_bits_burst      (_spmv0_m_axi_regular_ar_bits_burst),
    .m_axi_regular_r_ready            (_spmv0_m_axi_regular_r_ready),
    .m_axi_regular_r_valid            (_mux_s_axi_1_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_r_bits_id          (_mux_s_axi_1_r_bits_id[1:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27, src/main/scala/chext/elastic/Connect.scala:12:15
    .m_axi_regular_r_bits_data        (_mux_s_axi_1_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_r_bits_resp        (_mux_s_axi_1_r_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_r_bits_last        (_mux_s_axi_1_r_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_aw_ready           (_mux_s_axi_1_aw_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_aw_valid           (_spmv0_m_axi_regular_aw_valid),
    .m_axi_regular_aw_bits_id         (_spmv0_m_axi_regular_aw_bits_id),
    .m_axi_regular_aw_bits_addr       (_spmv0_m_axi_regular_aw_bits_addr),
    .m_axi_regular_aw_bits_len        (_spmv0_m_axi_regular_aw_bits_len),
    .m_axi_regular_aw_bits_size       (_spmv0_m_axi_regular_aw_bits_size),
    .m_axi_regular_aw_bits_burst      (_spmv0_m_axi_regular_aw_bits_burst),
    .m_axi_regular_w_ready            (_mux_s_axi_1_w_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_w_valid            (_spmv0_m_axi_regular_w_valid),
    .m_axi_regular_w_bits_data        (_spmv0_m_axi_regular_w_bits_data),
    .m_axi_regular_w_bits_strb        (_spmv0_m_axi_regular_w_bits_strb),
    .m_axi_regular_w_bits_last        (_spmv0_m_axi_regular_w_bits_last),
    .m_axi_regular_b_ready            (_spmv0_m_axi_regular_b_ready),
    .m_axi_regular_b_valid            (_mux_s_axi_1_b_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_regular_b_bits_id          (_mux_s_axi_1_b_bits_id[1:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27, src/main/scala/chext/elastic/Connect.scala:12:15
    .m_axi_regular_b_bits_resp        (_mux_s_axi_1_b_bits_resp)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  );
  MemAdapter memAdapter0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
    .clock               (clock),
    .reset               (reset),
    .s_axil_ar_ready     (s_axi_control_ARREADY),
    .s_axil_ar_valid     (s_axi_control_ARVALID),
    .s_axil_ar_bits_addr (s_axi_control_ARADDR),
    .s_axil_ar_bits_prot (s_axi_control_ARPROT),
    .s_axil_r_ready      (s_axi_control_RREADY),
    .s_axil_r_valid      (s_axi_control_RVALID),
    .s_axil_r_bits_data  (s_axi_control_RDATA),
    .s_axil_r_bits_resp  (s_axi_control_RRESP),
    .s_axil_aw_ready     (s_axi_control_AWREADY),
    .s_axil_aw_valid     (s_axi_control_AWVALID),
    .s_axil_aw_bits_addr (s_axi_control_AWADDR),
    .s_axil_aw_bits_prot (s_axi_control_AWPROT),
    .s_axil_w_ready      (s_axi_control_WREADY),
    .s_axil_w_valid      (s_axi_control_WVALID),
    .s_axil_w_bits_data  (s_axi_control_WDATA),
    .s_axil_w_bits_strb  (s_axi_control_WSTRB),
    .s_axil_b_ready      (s_axi_control_BREADY),
    .s_axil_b_valid      (s_axi_control_BVALID),
    .s_axil_b_bits_resp  (s_axi_control_BRESP),
    .source_ready        (_memAdapter0_source_ready),
    .source_valid        (_sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .source_bits         (_sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sink_ready          (_sourceBuffer_io_enq_ready),	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .sink_valid          (_memAdapter0_sink_valid),
    .sink_bits           (_memAdapter0_sink_bits)
  );
  ChiselTrueDualPortRAM s_axi_mem_mem (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
    .clock                (clock),
    .reset                (reset),
    .read1_req_ready      (_s_axi_mem_mem_read1_req_ready),
    .read1_req_valid      (_s_axi_mem_bridge_read_req_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .read1_req_bits       (_s_axi_mem_bridge_read_req_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .read1_resp_ready     (_s_axi_mem_bridge_read_resp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .read1_resp_valid     (_s_axi_mem_mem_read1_resp_valid),
    .read1_resp_bits      (_s_axi_mem_mem_read1_resp_bits),
    .write2_req_ready     (_s_axi_mem_mem_write2_req_ready),
    .write2_req_valid     (_s_axi_mem_bridge_write_req_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .write2_req_bits_addr (_s_axi_mem_bridge_write_req_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .write2_req_bits_data (_s_axi_mem_bridge_write_req_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .write2_req_bits_strb (_s_axi_mem_bridge_write_req_bits_strb),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .write2_resp_ready    (_s_axi_mem_bridge_write_resp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .write2_resp_valid    (_s_axi_mem_mem_write2_resp_valid)
  );
  Axi4FullToReadWriteBridge s_axi_mem_bridge (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_s_axi_mem_bridge_s_axi_ar_ready),
    .s_axi_ar_valid      (_mux_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_ar_bits_id    (_mux_m_axi_ar_bits_id),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_ar_bits_addr  (_mux_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_ar_bits_len   (_mux_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_ar_bits_size  (_mux_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_ar_bits_burst (_mux_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_r_ready       (_mux_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_r_valid       (_s_axi_mem_bridge_s_axi_r_valid),
    .s_axi_r_bits_id     (_s_axi_mem_bridge_s_axi_r_bits_id),
    .s_axi_r_bits_data   (_s_axi_mem_bridge_s_axi_r_bits_data),
    .s_axi_r_bits_last   (_s_axi_mem_bridge_s_axi_r_bits_last),
    .s_axi_aw_ready      (_s_axi_mem_bridge_s_axi_aw_ready),
    .s_axi_aw_valid      (_mux_m_axi_aw_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_aw_bits_id    (_mux_m_axi_aw_bits_id),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_aw_bits_addr  (_mux_m_axi_aw_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_aw_bits_len   (_mux_m_axi_aw_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_aw_bits_size  (_mux_m_axi_aw_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_aw_bits_burst (_mux_m_axi_aw_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_w_ready       (_s_axi_mem_bridge_s_axi_w_ready),
    .s_axi_w_valid       (_mux_m_axi_w_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_w_bits_data   (_mux_m_axi_w_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_w_bits_strb   (_mux_m_axi_w_bits_strb),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_b_ready       (_mux_m_axi_b_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .s_axi_b_valid       (_s_axi_mem_bridge_s_axi_b_valid),
    .s_axi_b_bits_id     (_s_axi_mem_bridge_s_axi_b_bits_id),
    .s_axi_b_bits_resp   (_s_axi_mem_bridge_s_axi_b_bits_resp),
    .read_req_ready      (_s_axi_mem_mem_read1_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
    .read_req_valid      (_s_axi_mem_bridge_read_req_valid),
    .read_req_bits       (_s_axi_mem_bridge_read_req_bits),
    .read_resp_ready     (_s_axi_mem_bridge_read_resp_ready),
    .read_resp_valid     (_s_axi_mem_mem_read1_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
    .read_resp_bits      (_s_axi_mem_mem_read1_resp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
    .write_req_ready     (_s_axi_mem_mem_write2_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
    .write_req_valid     (_s_axi_mem_bridge_write_req_valid),
    .write_req_bits_addr (_s_axi_mem_bridge_write_req_bits_addr),
    .write_req_bits_data (_s_axi_mem_bridge_write_req_bits_data),
    .write_req_bits_strb (_s_axi_mem_bridge_write_req_bits_strb),
    .write_resp_ready    (_s_axi_mem_bridge_write_resp_ready),
    .write_resp_valid    (_s_axi_mem_mem_write2_resp_valid)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:254:21
  );
  Mux_1 mux (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .clock                 (clock),
    .reset                 (reset),
    .s_axi_0_ar_ready      (s_axi_ARREADY),
    .s_axi_0_ar_valid      (s_axi_ARVALID),
    .s_axi_0_ar_bits_id    (8'h0),	// src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_0_ar_bits_addr  (s_axi_ARADDR),
    .s_axi_0_ar_bits_len   (s_axi_ARLEN),
    .s_axi_0_ar_bits_size  (s_axi_ARSIZE),
    .s_axi_0_ar_bits_burst (s_axi_ARBURST),
    .s_axi_0_r_ready       (s_axi_RREADY),
    .s_axi_0_r_valid       (s_axi_RVALID),
    .s_axi_0_r_bits_id     (/* unused */),
    .s_axi_0_r_bits_data   (s_axi_RDATA),
    .s_axi_0_r_bits_resp   (s_axi_RRESP),
    .s_axi_0_r_bits_last   (s_axi_RLAST),
    .s_axi_0_aw_ready      (s_axi_AWREADY),
    .s_axi_0_aw_valid      (s_axi_AWVALID),
    .s_axi_0_aw_bits_id    (8'h0),	// src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_0_aw_bits_addr  (s_axi_AWADDR),
    .s_axi_0_aw_bits_len   (s_axi_AWLEN),
    .s_axi_0_aw_bits_size  (s_axi_AWSIZE),
    .s_axi_0_aw_bits_burst (s_axi_AWBURST),
    .s_axi_0_w_ready       (s_axi_WREADY),
    .s_axi_0_w_valid       (s_axi_WVALID),
    .s_axi_0_w_bits_data   (s_axi_WDATA),
    .s_axi_0_w_bits_strb   (s_axi_WSTRB),
    .s_axi_0_w_bits_last   (s_axi_WLAST),
    .s_axi_0_b_ready       (s_axi_BREADY),
    .s_axi_0_b_valid       (s_axi_BVALID),
    .s_axi_0_b_bits_id     (/* unused */),
    .s_axi_0_b_bits_resp   (s_axi_BRESP),
    .s_axi_1_ar_ready      (_mux_s_axi_1_ar_ready),
    .s_axi_1_ar_valid      (_spmv0_m_axi_regular_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_ar_bits_id    ({6'h0, _spmv0_m_axi_regular_ar_bits_id}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_1_ar_bits_addr  (_spmv0_m_axi_regular_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_ar_bits_len   (_spmv0_m_axi_regular_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_ar_bits_size  (_spmv0_m_axi_regular_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_ar_bits_burst (_spmv0_m_axi_regular_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_r_ready       (_spmv0_m_axi_regular_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_r_valid       (_mux_s_axi_1_r_valid),
    .s_axi_1_r_bits_id     (_mux_s_axi_1_r_bits_id),
    .s_axi_1_r_bits_data   (_mux_s_axi_1_r_bits_data),
    .s_axi_1_r_bits_resp   (_mux_s_axi_1_r_bits_resp),
    .s_axi_1_r_bits_last   (_mux_s_axi_1_r_bits_last),
    .s_axi_1_aw_ready      (_mux_s_axi_1_aw_ready),
    .s_axi_1_aw_valid      (_spmv0_m_axi_regular_aw_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_aw_bits_id    ({6'h0, _spmv0_m_axi_regular_aw_bits_id}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29, src/main/scala/chext/elastic/Connect.scala:12:15
    .s_axi_1_aw_bits_addr  (_spmv0_m_axi_regular_aw_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_aw_bits_len   (_spmv0_m_axi_regular_aw_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_aw_bits_size  (_spmv0_m_axi_regular_aw_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_aw_bits_burst (_spmv0_m_axi_regular_aw_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_w_ready       (_mux_s_axi_1_w_ready),
    .s_axi_1_w_valid       (_spmv0_m_axi_regular_w_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_w_bits_data   (_spmv0_m_axi_regular_w_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_w_bits_strb   (_spmv0_m_axi_regular_w_bits_strb),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_w_bits_last   (_spmv0_m_axi_regular_w_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_b_ready       (_spmv0_m_axi_regular_b_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_1_b_valid       (_mux_s_axi_1_b_valid),
    .s_axi_1_b_bits_id     (_mux_s_axi_1_b_bits_id),
    .s_axi_1_b_bits_resp   (_mux_s_axi_1_b_bits_resp),
    .s_axi_2_ar_ready      (_mux_s_axi_2_ar_ready),
    .s_axi_2_ar_valid      (_responseBufferReadStreamValue_m_axi_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_ar_bits_addr  (_responseBufferReadStreamValue_m_axi_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_ar_bits_len   (_responseBufferReadStreamValue_m_axi_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_ar_bits_size  (_responseBufferReadStreamValue_m_axi_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_ar_bits_burst (_responseBufferReadStreamValue_m_axi_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_r_ready       (_responseBufferReadStreamValue_m_axi_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .s_axi_2_r_valid       (_mux_s_axi_2_r_valid),
    .s_axi_2_r_bits_data   (_mux_s_axi_2_r_bits_data),
    .s_axi_2_r_bits_resp   (_mux_s_axi_2_r_bits_resp),
    .s_axi_2_r_bits_last   (_mux_s_axi_2_r_bits_last),
    .m_axi_ar_ready        (_s_axi_mem_bridge_s_axi_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_ar_valid        (_mux_m_axi_ar_valid),
    .m_axi_ar_bits_id      (_mux_m_axi_ar_bits_id),
    .m_axi_ar_bits_addr    (_mux_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len     (_mux_m_axi_ar_bits_len),
    .m_axi_ar_bits_size    (_mux_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst   (_mux_m_axi_ar_bits_burst),
    .m_axi_r_ready         (_mux_m_axi_r_ready),
    .m_axi_r_valid         (_s_axi_mem_bridge_s_axi_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_r_bits_id       (_s_axi_mem_bridge_s_axi_r_bits_id),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_r_bits_data     (_s_axi_mem_bridge_s_axi_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_r_bits_last     (_s_axi_mem_bridge_s_axi_r_bits_last),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_aw_ready        (_s_axi_mem_bridge_s_axi_aw_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_aw_valid        (_mux_m_axi_aw_valid),
    .m_axi_aw_bits_id      (_mux_m_axi_aw_bits_id),
    .m_axi_aw_bits_addr    (_mux_m_axi_aw_bits_addr),
    .m_axi_aw_bits_len     (_mux_m_axi_aw_bits_len),
    .m_axi_aw_bits_size    (_mux_m_axi_aw_bits_size),
    .m_axi_aw_bits_burst   (_mux_m_axi_aw_bits_burst),
    .m_axi_w_ready         (_s_axi_mem_bridge_s_axi_w_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_w_valid         (_mux_m_axi_w_valid),
    .m_axi_w_bits_data     (_mux_m_axi_w_bits_data),
    .m_axi_w_bits_strb     (_mux_m_axi_w_bits_strb),
    .m_axi_b_ready         (_mux_m_axi_b_ready),
    .m_axi_b_valid         (_s_axi_mem_bridge_s_axi_b_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_b_bits_id       (_s_axi_mem_bridge_s_axi_b_bits_id),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
    .m_axi_b_bits_resp     (_s_axi_mem_bridge_s_axi_b_bits_resp)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:262:24
  );
  ResponseBuffer_3 responseBufferReadStreamValue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:285:53
    .clock               (clock),
    .reset               (reset),
    .s_axi_ar_ready      (_responseBufferReadStreamValue_s_axi_ar_ready),
    .s_axi_ar_valid      (_spmv0_m_axi_random_ar_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_ar_bits_addr  (_spmv0_m_axi_random_ar_bits_addr),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_ar_bits_len   (_spmv0_m_axi_random_ar_bits_len),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_ar_bits_size  (_spmv0_m_axi_random_ar_bits_size),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_ar_bits_burst (_spmv0_m_axi_random_ar_bits_burst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_r_ready       (_spmv0_m_axi_random_r_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .s_axi_r_valid       (_responseBufferReadStreamValue_s_axi_r_valid),
    .s_axi_r_bits_data   (_responseBufferReadStreamValue_s_axi_r_bits_data),
    .m_axi_ar_ready      (_mux_s_axi_2_ar_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_ar_valid      (_responseBufferReadStreamValue_m_axi_ar_valid),
    .m_axi_ar_bits_addr  (_responseBufferReadStreamValue_m_axi_ar_bits_addr),
    .m_axi_ar_bits_len   (_responseBufferReadStreamValue_m_axi_ar_bits_len),
    .m_axi_ar_bits_size  (_responseBufferReadStreamValue_m_axi_ar_bits_size),
    .m_axi_ar_bits_burst (_responseBufferReadStreamValue_m_axi_ar_bits_burst),
    .m_axi_r_ready       (_responseBufferReadStreamValue_m_axi_r_ready),
    .m_axi_r_valid       (_mux_s_axi_2_r_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_r_bits_data   (_mux_s_axi_2_r_bits_data),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_r_bits_resp   (_mux_s_axi_2_r_bits_resp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
    .m_axi_r_bits_last   (_mux_s_axi_2_r_bits_last)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:279:27
  );
  Queue4_UInt448 sourceBuffer (	// src/main/scala/chext/elastic/Buffer.scala:123:32
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sourceBuffer_io_enq_ready),
    .io_enq_valid (_memAdapter0_sink_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
    .io_enq_bits  (_memAdapter0_sink_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
    .io_deq_ready (_spmv0_sourceTask_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .io_deq_valid (_sourceBuffer_io_deq_valid),
    .io_deq_bits  (_sourceBuffer_io_deq_bits)
  );
  Queue4_UInt64 sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_io_enq_ready),
    .io_enq_valid (_spmv0_sinkDone_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .io_enq_bits  (_spmv0_sinkDone_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:230:29
    .io_deq_ready (_memAdapter0_source_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/Spmv.tb.scala:231:35
    .io_deq_valid (_sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_io_deq_bits)
  );
endmodule

