
OpenAMP_TTY_echo_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  00000000  00000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070e4  10000000  10000000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .startup_copro_fw.Reset_Handler 00000050  100070e4  100070e4  000270e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000638  10007134  10007134  00027134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  1000776c  1000776c  000301bc  2**0
                  CONTENTS
  5 .ARM          00000000  1000776c  1000776c  000301bc  2**0
                  CONTENTS
  6 .preinit_array 00000000  1000776c  1000776c  000301bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  1000776c  1000776c  0002776c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  10007770  10007770  00027770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000130  10020000  10007774  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .resource_table 0000008c  10020130  100078a4  00030130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .bss          00000f2c  100201bc  100201bc  000301bc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  100210e8  100210e8  000301bc  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301bc  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 15 .debug_line   0001a0b0  00000000  00000000  0003022f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 00000109  00000000  00000000  0004a2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0001a76e  00000000  00000000  0004a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 000044de  00000000  00000000  00064b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00001040  00000000  00000000  00069038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001c81cc  00000000  00000000  0006a078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00000be0  00000000  00000000  00232244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0004ae14  00000000  00000000  00232e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  000047ac  00000000  00000000  0027dc38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

10000000 <__do_global_dtors_aux>:
10000000:	b510      	push	{r4, lr}
10000002:	4c05      	ldr	r4, [pc, #20]	; (10000018 <__do_global_dtors_aux+0x18>)
10000004:	7823      	ldrb	r3, [r4, #0]
10000006:	b933      	cbnz	r3, 10000016 <__do_global_dtors_aux+0x16>
10000008:	4b04      	ldr	r3, [pc, #16]	; (1000001c <__do_global_dtors_aux+0x1c>)
1000000a:	b113      	cbz	r3, 10000012 <__do_global_dtors_aux+0x12>
1000000c:	4804      	ldr	r0, [pc, #16]	; (10000020 <__do_global_dtors_aux+0x20>)
1000000e:	f3af 8000 	nop.w
10000012:	2301      	movs	r3, #1
10000014:	7023      	strb	r3, [r4, #0]
10000016:	bd10      	pop	{r4, pc}
10000018:	100201bc 	.word	0x100201bc
1000001c:	00000000 	.word	0x00000000
10000020:	100070cc 	.word	0x100070cc

10000024 <frame_dummy>:
10000024:	b508      	push	{r3, lr}
10000026:	4b03      	ldr	r3, [pc, #12]	; (10000034 <frame_dummy+0x10>)
10000028:	b11b      	cbz	r3, 10000032 <frame_dummy+0xe>
1000002a:	4903      	ldr	r1, [pc, #12]	; (10000038 <frame_dummy+0x14>)
1000002c:	4803      	ldr	r0, [pc, #12]	; (1000003c <frame_dummy+0x18>)
1000002e:	f3af 8000 	nop.w
10000032:	bd08      	pop	{r3, pc}
10000034:	00000000 	.word	0x00000000
10000038:	100201c0 	.word	0x100201c0
1000003c:	100070cc 	.word	0x100070cc

10000040 <strcmp>:
10000040:	f810 2b01 	ldrb.w	r2, [r0], #1
10000044:	f811 3b01 	ldrb.w	r3, [r1], #1
10000048:	2a01      	cmp	r2, #1
1000004a:	bf28      	it	cs
1000004c:	429a      	cmpcs	r2, r3
1000004e:	d0f7      	beq.n	10000040 <strcmp>
10000050:	1ad0      	subs	r0, r2, r3
10000052:	4770      	bx	lr

10000054 <strlen>:
10000054:	4603      	mov	r3, r0
10000056:	f813 2b01 	ldrb.w	r2, [r3], #1
1000005a:	2a00      	cmp	r2, #0
1000005c:	d1fb      	bne.n	10000056 <strlen+0x2>
1000005e:	1a18      	subs	r0, r3, r0
10000060:	3801      	subs	r0, #1
10000062:	4770      	bx	lr
	...

10000070 <memchr>:
10000070:	f001 01ff 	and.w	r1, r1, #255	; 0xff
10000074:	2a10      	cmp	r2, #16
10000076:	db2b      	blt.n	100000d0 <memchr+0x60>
10000078:	f010 0f07 	tst.w	r0, #7
1000007c:	d008      	beq.n	10000090 <memchr+0x20>
1000007e:	f810 3b01 	ldrb.w	r3, [r0], #1
10000082:	3a01      	subs	r2, #1
10000084:	428b      	cmp	r3, r1
10000086:	d02d      	beq.n	100000e4 <memchr+0x74>
10000088:	f010 0f07 	tst.w	r0, #7
1000008c:	b342      	cbz	r2, 100000e0 <memchr+0x70>
1000008e:	d1f6      	bne.n	1000007e <memchr+0xe>
10000090:	b4f0      	push	{r4, r5, r6, r7}
10000092:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
10000096:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1000009a:	f022 0407 	bic.w	r4, r2, #7
1000009e:	f07f 0700 	mvns.w	r7, #0
100000a2:	2300      	movs	r3, #0
100000a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
100000a8:	3c08      	subs	r4, #8
100000aa:	ea85 0501 	eor.w	r5, r5, r1
100000ae:	ea86 0601 	eor.w	r6, r6, r1
100000b2:	fa85 f547 	uadd8	r5, r5, r7
100000b6:	faa3 f587 	sel	r5, r3, r7
100000ba:	fa86 f647 	uadd8	r6, r6, r7
100000be:	faa5 f687 	sel	r6, r5, r7
100000c2:	b98e      	cbnz	r6, 100000e8 <memchr+0x78>
100000c4:	d1ee      	bne.n	100000a4 <memchr+0x34>
100000c6:	bcf0      	pop	{r4, r5, r6, r7}
100000c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
100000cc:	f002 0207 	and.w	r2, r2, #7
100000d0:	b132      	cbz	r2, 100000e0 <memchr+0x70>
100000d2:	f810 3b01 	ldrb.w	r3, [r0], #1
100000d6:	3a01      	subs	r2, #1
100000d8:	ea83 0301 	eor.w	r3, r3, r1
100000dc:	b113      	cbz	r3, 100000e4 <memchr+0x74>
100000de:	d1f8      	bne.n	100000d2 <memchr+0x62>
100000e0:	2000      	movs	r0, #0
100000e2:	4770      	bx	lr
100000e4:	3801      	subs	r0, #1
100000e6:	4770      	bx	lr
100000e8:	2d00      	cmp	r5, #0
100000ea:	bf06      	itte	eq
100000ec:	4635      	moveq	r5, r6
100000ee:	3803      	subeq	r0, #3
100000f0:	3807      	subne	r0, #7
100000f2:	f015 0f01 	tst.w	r5, #1
100000f6:	d107      	bne.n	10000108 <memchr+0x98>
100000f8:	3001      	adds	r0, #1
100000fa:	f415 7f80 	tst.w	r5, #256	; 0x100
100000fe:	bf02      	ittt	eq
10000100:	3001      	addeq	r0, #1
10000102:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
10000106:	3001      	addeq	r0, #1
10000108:	bcf0      	pop	{r4, r5, r6, r7}
1000010a:	3801      	subs	r0, #1
1000010c:	4770      	bx	lr
1000010e:	bf00      	nop

10000110 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
10000110:	e7fe      	b.n	10000110 <ADC1_IRQHandler>
	...

10000114 <Periph_Lock>:
  *                     Semaphore id deduced from this peripheral.
  *         Timeout: timeout value in msecs
  * @retval Return Status
  */
LockResource_Status_t Periph_Lock(void* Peripheral, uint32_t Timeout)
{
10000114:	b580      	push	{r7, lr}
10000116:	b084      	sub	sp, #16
10000118:	af00      	add	r7, sp, #0
1000011a:	6078      	str	r0, [r7, #4]
1000011c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
1000011e:	2300      	movs	r3, #0
10000120:	60bb      	str	r3, [r7, #8]
  LockResource_Status_t ret = LOCK_RESOURCE_STATUS_OK;
10000122:	2300      	movs	r3, #0
10000124:	73fb      	strb	r3, [r7, #15]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
10000126:	f001 fa05 	bl	10001534 <HAL_GetTick>
1000012a:	60b8      	str	r0, [r7, #8]

  /* Try to Take HSEM  assigned to the Peripheral */
  while (HAL_HSEM_FastTake(GET_HSEM_SEM_INDEX(Peripheral)) != HAL_OK)
1000012c:	e00e      	b.n	1000014c <Periph_Lock+0x38>
  {

    if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
1000012e:	683b      	ldr	r3, [r7, #0]
10000130:	2b00      	cmp	r3, #0
10000132:	d007      	beq.n	10000144 <Periph_Lock+0x30>
10000134:	f001 f9fe 	bl	10001534 <HAL_GetTick>
10000138:	4602      	mov	r2, r0
1000013a:	68bb      	ldr	r3, [r7, #8]
1000013c:	1ad3      	subs	r3, r2, r3
1000013e:	683a      	ldr	r2, [r7, #0]
10000140:	429a      	cmp	r2, r3
10000142:	d203      	bcs.n	1000014c <Periph_Lock+0x38>
    {
       ret = LOCK_RESOURCE_STATUS_TIMEOUT;
10000144:	2302      	movs	r3, #2
10000146:	73fb      	strb	r3, [r7, #15]
       Error_Handler();
10000148:	f000 fcb0 	bl	10000aac <Error_Handler>
  while (HAL_HSEM_FastTake(GET_HSEM_SEM_INDEX(Peripheral)) != HAL_OK)
1000014c:	687b      	ldr	r3, [r7, #4]
1000014e:	4a2c      	ldr	r2, [pc, #176]	; (10000200 <Periph_Lock+0xec>)
10000150:	4293      	cmp	r3, r2
10000152:	d049      	beq.n	100001e8 <Periph_Lock+0xd4>
10000154:	687b      	ldr	r3, [r7, #4]
10000156:	4a2b      	ldr	r2, [pc, #172]	; (10000204 <Periph_Lock+0xf0>)
10000158:	4293      	cmp	r3, r2
1000015a:	d043      	beq.n	100001e4 <Periph_Lock+0xd0>
1000015c:	687b      	ldr	r3, [r7, #4]
1000015e:	4a2a      	ldr	r2, [pc, #168]	; (10000208 <Periph_Lock+0xf4>)
10000160:	4293      	cmp	r3, r2
10000162:	d03d      	beq.n	100001e0 <Periph_Lock+0xcc>
10000164:	687b      	ldr	r3, [r7, #4]
10000166:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
1000016a:	d037      	beq.n	100001dc <Periph_Lock+0xc8>
1000016c:	687b      	ldr	r3, [r7, #4]
1000016e:	4a27      	ldr	r2, [pc, #156]	; (1000020c <Periph_Lock+0xf8>)
10000170:	4293      	cmp	r3, r2
10000172:	d031      	beq.n	100001d8 <Periph_Lock+0xc4>
10000174:	687b      	ldr	r3, [r7, #4]
10000176:	4a26      	ldr	r2, [pc, #152]	; (10000210 <Periph_Lock+0xfc>)
10000178:	4293      	cmp	r3, r2
1000017a:	d02b      	beq.n	100001d4 <Periph_Lock+0xc0>
1000017c:	687b      	ldr	r3, [r7, #4]
1000017e:	4a25      	ldr	r2, [pc, #148]	; (10000214 <Periph_Lock+0x100>)
10000180:	4293      	cmp	r3, r2
10000182:	d025      	beq.n	100001d0 <Periph_Lock+0xbc>
10000184:	687b      	ldr	r3, [r7, #4]
10000186:	4a24      	ldr	r2, [pc, #144]	; (10000218 <Periph_Lock+0x104>)
10000188:	4293      	cmp	r3, r2
1000018a:	d01f      	beq.n	100001cc <Periph_Lock+0xb8>
1000018c:	687b      	ldr	r3, [r7, #4]
1000018e:	4a23      	ldr	r2, [pc, #140]	; (1000021c <Periph_Lock+0x108>)
10000190:	4293      	cmp	r3, r2
10000192:	d019      	beq.n	100001c8 <Periph_Lock+0xb4>
10000194:	687b      	ldr	r3, [r7, #4]
10000196:	4a22      	ldr	r2, [pc, #136]	; (10000220 <Periph_Lock+0x10c>)
10000198:	4293      	cmp	r3, r2
1000019a:	d013      	beq.n	100001c4 <Periph_Lock+0xb0>
1000019c:	687b      	ldr	r3, [r7, #4]
1000019e:	4a21      	ldr	r2, [pc, #132]	; (10000224 <Periph_Lock+0x110>)
100001a0:	4293      	cmp	r3, r2
100001a2:	d00d      	beq.n	100001c0 <Periph_Lock+0xac>
100001a4:	687b      	ldr	r3, [r7, #4]
100001a6:	4a20      	ldr	r2, [pc, #128]	; (10000228 <Periph_Lock+0x114>)
100001a8:	4293      	cmp	r3, r2
100001aa:	d007      	beq.n	100001bc <Periph_Lock+0xa8>
100001ac:	687b      	ldr	r3, [r7, #4]
100001ae:	4a1f      	ldr	r2, [pc, #124]	; (1000022c <Periph_Lock+0x118>)
100001b0:	4293      	cmp	r3, r2
100001b2:	d101      	bne.n	100001b8 <Periph_Lock+0xa4>
100001b4:	2301      	movs	r3, #1
100001b6:	e018      	b.n	100001ea <Periph_Lock+0xd6>
100001b8:	2320      	movs	r3, #32
100001ba:	e016      	b.n	100001ea <Periph_Lock+0xd6>
100001bc:	2300      	movs	r3, #0
100001be:	e014      	b.n	100001ea <Periph_Lock+0xd6>
100001c0:	2300      	movs	r3, #0
100001c2:	e012      	b.n	100001ea <Periph_Lock+0xd6>
100001c4:	2300      	movs	r3, #0
100001c6:	e010      	b.n	100001ea <Periph_Lock+0xd6>
100001c8:	2300      	movs	r3, #0
100001ca:	e00e      	b.n	100001ea <Periph_Lock+0xd6>
100001cc:	2300      	movs	r3, #0
100001ce:	e00c      	b.n	100001ea <Periph_Lock+0xd6>
100001d0:	2300      	movs	r3, #0
100001d2:	e00a      	b.n	100001ea <Periph_Lock+0xd6>
100001d4:	2300      	movs	r3, #0
100001d6:	e008      	b.n	100001ea <Periph_Lock+0xd6>
100001d8:	2300      	movs	r3, #0
100001da:	e006      	b.n	100001ea <Periph_Lock+0xd6>
100001dc:	2300      	movs	r3, #0
100001de:	e004      	b.n	100001ea <Periph_Lock+0xd6>
100001e0:	2300      	movs	r3, #0
100001e2:	e002      	b.n	100001ea <Periph_Lock+0xd6>
100001e4:	2300      	movs	r3, #0
100001e6:	e000      	b.n	100001ea <Periph_Lock+0xd6>
100001e8:	2300      	movs	r3, #0
100001ea:	4618      	mov	r0, r3
100001ec:	f001 fca6 	bl	10001b3c <HAL_HSEM_FastTake>
100001f0:	4603      	mov	r3, r0
100001f2:	2b00      	cmp	r3, #0
100001f4:	d19b      	bne.n	1000012e <Periph_Lock+0x1a>
    }
  }

  return ret;
100001f6:	7bfb      	ldrb	r3, [r7, #15]
}
100001f8:	4618      	mov	r0, r3
100001fa:	3710      	adds	r7, #16
100001fc:	46bd      	mov	sp, r7
100001fe:	bd80      	pop	{r7, pc}
10000200:	50002000 	.word	0x50002000
10000204:	50003000 	.word	0x50003000
10000208:	50004000 	.word	0x50004000
1000020c:	50006000 	.word	0x50006000
10000210:	50007000 	.word	0x50007000
10000214:	50008000 	.word	0x50008000
10000218:	50009000 	.word	0x50009000
1000021c:	5000a000 	.word	0x5000a000
10000220:	5000b000 	.word	0x5000b000
10000224:	5000c000 	.word	0x5000c000
10000228:	54004000 	.word	0x54004000
1000022c:	5000d000 	.word	0x5000d000

10000230 <Periph_Unlock>:
  * @brief  The Periph_Unlock released a previously-acquired semaphore which we want to unlock
  * @param  Peripheral: used to identify which peripheral and the related semaphore
  * @retval None
  */
void Periph_Unlock(void* Peripheral)
{
10000230:	b580      	push	{r7, lr}
10000232:	b082      	sub	sp, #8
10000234:	af00      	add	r7, sp, #0
10000236:	6078      	str	r0, [r7, #4]
  /* Release HSEM  */
  HAL_HSEM_Release(GET_HSEM_SEM_INDEX(Peripheral), 0);
10000238:	687b      	ldr	r3, [r7, #4]
1000023a:	4a2b      	ldr	r2, [pc, #172]	; (100002e8 <Periph_Unlock+0xb8>)
1000023c:	4293      	cmp	r3, r2
1000023e:	d049      	beq.n	100002d4 <Periph_Unlock+0xa4>
10000240:	687b      	ldr	r3, [r7, #4]
10000242:	4a2a      	ldr	r2, [pc, #168]	; (100002ec <Periph_Unlock+0xbc>)
10000244:	4293      	cmp	r3, r2
10000246:	d043      	beq.n	100002d0 <Periph_Unlock+0xa0>
10000248:	687b      	ldr	r3, [r7, #4]
1000024a:	4a29      	ldr	r2, [pc, #164]	; (100002f0 <Periph_Unlock+0xc0>)
1000024c:	4293      	cmp	r3, r2
1000024e:	d03d      	beq.n	100002cc <Periph_Unlock+0x9c>
10000250:	687b      	ldr	r3, [r7, #4]
10000252:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
10000256:	d037      	beq.n	100002c8 <Periph_Unlock+0x98>
10000258:	687b      	ldr	r3, [r7, #4]
1000025a:	4a26      	ldr	r2, [pc, #152]	; (100002f4 <Periph_Unlock+0xc4>)
1000025c:	4293      	cmp	r3, r2
1000025e:	d031      	beq.n	100002c4 <Periph_Unlock+0x94>
10000260:	687b      	ldr	r3, [r7, #4]
10000262:	4a25      	ldr	r2, [pc, #148]	; (100002f8 <Periph_Unlock+0xc8>)
10000264:	4293      	cmp	r3, r2
10000266:	d02b      	beq.n	100002c0 <Periph_Unlock+0x90>
10000268:	687b      	ldr	r3, [r7, #4]
1000026a:	4a24      	ldr	r2, [pc, #144]	; (100002fc <Periph_Unlock+0xcc>)
1000026c:	4293      	cmp	r3, r2
1000026e:	d025      	beq.n	100002bc <Periph_Unlock+0x8c>
10000270:	687b      	ldr	r3, [r7, #4]
10000272:	4a23      	ldr	r2, [pc, #140]	; (10000300 <Periph_Unlock+0xd0>)
10000274:	4293      	cmp	r3, r2
10000276:	d01f      	beq.n	100002b8 <Periph_Unlock+0x88>
10000278:	687b      	ldr	r3, [r7, #4]
1000027a:	4a22      	ldr	r2, [pc, #136]	; (10000304 <Periph_Unlock+0xd4>)
1000027c:	4293      	cmp	r3, r2
1000027e:	d019      	beq.n	100002b4 <Periph_Unlock+0x84>
10000280:	687b      	ldr	r3, [r7, #4]
10000282:	4a21      	ldr	r2, [pc, #132]	; (10000308 <Periph_Unlock+0xd8>)
10000284:	4293      	cmp	r3, r2
10000286:	d013      	beq.n	100002b0 <Periph_Unlock+0x80>
10000288:	687b      	ldr	r3, [r7, #4]
1000028a:	4a20      	ldr	r2, [pc, #128]	; (1000030c <Periph_Unlock+0xdc>)
1000028c:	4293      	cmp	r3, r2
1000028e:	d00d      	beq.n	100002ac <Periph_Unlock+0x7c>
10000290:	687b      	ldr	r3, [r7, #4]
10000292:	4a1f      	ldr	r2, [pc, #124]	; (10000310 <Periph_Unlock+0xe0>)
10000294:	4293      	cmp	r3, r2
10000296:	d007      	beq.n	100002a8 <Periph_Unlock+0x78>
10000298:	687b      	ldr	r3, [r7, #4]
1000029a:	4a1e      	ldr	r2, [pc, #120]	; (10000314 <Periph_Unlock+0xe4>)
1000029c:	4293      	cmp	r3, r2
1000029e:	d101      	bne.n	100002a4 <Periph_Unlock+0x74>
100002a0:	2301      	movs	r3, #1
100002a2:	e018      	b.n	100002d6 <Periph_Unlock+0xa6>
100002a4:	2320      	movs	r3, #32
100002a6:	e016      	b.n	100002d6 <Periph_Unlock+0xa6>
100002a8:	2300      	movs	r3, #0
100002aa:	e014      	b.n	100002d6 <Periph_Unlock+0xa6>
100002ac:	2300      	movs	r3, #0
100002ae:	e012      	b.n	100002d6 <Periph_Unlock+0xa6>
100002b0:	2300      	movs	r3, #0
100002b2:	e010      	b.n	100002d6 <Periph_Unlock+0xa6>
100002b4:	2300      	movs	r3, #0
100002b6:	e00e      	b.n	100002d6 <Periph_Unlock+0xa6>
100002b8:	2300      	movs	r3, #0
100002ba:	e00c      	b.n	100002d6 <Periph_Unlock+0xa6>
100002bc:	2300      	movs	r3, #0
100002be:	e00a      	b.n	100002d6 <Periph_Unlock+0xa6>
100002c0:	2300      	movs	r3, #0
100002c2:	e008      	b.n	100002d6 <Periph_Unlock+0xa6>
100002c4:	2300      	movs	r3, #0
100002c6:	e006      	b.n	100002d6 <Periph_Unlock+0xa6>
100002c8:	2300      	movs	r3, #0
100002ca:	e004      	b.n	100002d6 <Periph_Unlock+0xa6>
100002cc:	2300      	movs	r3, #0
100002ce:	e002      	b.n	100002d6 <Periph_Unlock+0xa6>
100002d0:	2300      	movs	r3, #0
100002d2:	e000      	b.n	100002d6 <Periph_Unlock+0xa6>
100002d4:	2300      	movs	r3, #0
100002d6:	2100      	movs	r1, #0
100002d8:	4618      	mov	r0, r3
100002da:	f001 fc47 	bl	10001b6c <HAL_HSEM_Release>

}
100002de:	bf00      	nop
100002e0:	3708      	adds	r7, #8
100002e2:	46bd      	mov	sp, r7
100002e4:	bd80      	pop	{r7, pc}
100002e6:	bf00      	nop
100002e8:	50002000 	.word	0x50002000
100002ec:	50003000 	.word	0x50003000
100002f0:	50004000 	.word	0x50004000
100002f4:	50006000 	.word	0x50006000
100002f8:	50007000 	.word	0x50007000
100002fc:	50008000 	.word	0x50008000
10000300:	50009000 	.word	0x50009000
10000304:	5000a000 	.word	0x5000a000
10000308:	5000b000 	.word	0x5000b000
1000030c:	5000c000 	.word	0x5000c000
10000310:	54004000 	.word	0x54004000
10000314:	5000d000 	.word	0x5000d000

10000318 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
10000318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000031c:	b084      	sub	sp, #16
1000031e:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  unsigned int counter = 0;
10000320:	2300      	movs	r3, #0
10000322:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initialize the Systick. */
  HAL_Init();
10000324:	f001 f8a2 	bl	1000146c <HAL_Init>

  /* USER CODE BEGIN Init */
    if(IS_ENGINEERING_BOOT_MODE())
10000328:	4b72      	ldr	r3, [pc, #456]	; (100004f4 <main+0x1dc>)
1000032a:	681b      	ldr	r3, [r3, #0]
1000032c:	f003 0307 	and.w	r3, r3, #7
10000330:	2b04      	cmp	r3, #4
10000332:	d101      	bne.n	10000338 <main+0x20>
  {
    /* Configure the system clock */
    SystemClock_Config();
10000334:	f000 f8fc 	bl	10000530 <SystemClock_Config>
  }

  log_info("Cortex-M4 boot successful with STM32Cube FW version: v%ld.%ld.%ld \r\n",
10000338:	f001 f8fc 	bl	10001534 <HAL_GetTick>
1000033c:	4603      	mov	r3, r0
1000033e:	4a6e      	ldr	r2, [pc, #440]	; (100004f8 <main+0x1e0>)
10000340:	fba2 2303 	umull	r2, r3, r2, r3
10000344:	099e      	lsrs	r6, r3, #6
10000346:	f001 f8f5 	bl	10001534 <HAL_GetTick>
1000034a:	4603      	mov	r3, r0
1000034c:	4a6a      	ldr	r2, [pc, #424]	; (100004f8 <main+0x1e0>)
1000034e:	fba2 1203 	umull	r1, r2, r2, r3
10000352:	0994      	lsrs	r4, r2, #6
10000354:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
10000358:	fb04 f202 	mul.w	r2, r4, r2
1000035c:	1a9c      	subs	r4, r3, r2
1000035e:	f001 f8f5 	bl	1000154c <HAL_GetHalVersion>
10000362:	4603      	mov	r3, r0
10000364:	0e1b      	lsrs	r3, r3, #24
10000366:	fa5f f883 	uxtb.w	r8, r3
1000036a:	f001 f8ef 	bl	1000154c <HAL_GetHalVersion>
1000036e:	4603      	mov	r3, r0
10000370:	0c1b      	lsrs	r3, r3, #16
10000372:	b2dd      	uxtb	r5, r3
10000374:	f001 f8ea 	bl	1000154c <HAL_GetHalVersion>
10000378:	4603      	mov	r3, r0
1000037a:	0a1b      	lsrs	r3, r3, #8
1000037c:	b2db      	uxtb	r3, r3
1000037e:	9301      	str	r3, [sp, #4]
10000380:	9500      	str	r5, [sp, #0]
10000382:	4643      	mov	r3, r8
10000384:	4622      	mov	r2, r4
10000386:	4631      	mov	r1, r6
10000388:	485c      	ldr	r0, [pc, #368]	; (100004fc <main+0x1e4>)
1000038a:	f006 f84b 	bl	10006424 <iprintf>
                                            ((HAL_GetHalVersion() >> 24) & 0x000000FF),
                                            ((HAL_GetHalVersion() >> 16) & 0x000000FF),
                                            ((HAL_GetHalVersion() >> 8) & 0x000000FF));
  BSP_LED_Init(LED7);
1000038e:	2002      	movs	r0, #2
10000390:	f000 ff5c 	bl	1000124c <BSP_LED_Init>
  BSP_LED_On(LED7);
10000394:	2002      	movs	r0, #2
10000396:	f000 ffb5 	bl	10001304 <BSP_LED_On>
  /* USER CODE END Init */

  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
1000039a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000039e:	f44f 6200 	mov.w	r2, #2048	; 0x800
100003a2:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
  /* IPCC initialisation */
   MX_IPCC_Init();
100003a6:	f000 fab5 	bl	10000914 <MX_IPCC_Init>
  /* OpenAmp initialisation ---------------------------------*/
  MX_OPENAMP_Init(RPMSG_REMOTE, NULL);
100003aa:	2100      	movs	r1, #0
100003ac:	2001      	movs	r0, #1
100003ae:	f000 fd5b 	bl	10000e68 <MX_OPENAMP_Init>
  /* USER CODE BEGIN 2 */
  /*
   * Create Virtual UART device
   * defined by a rpmsg channel attached to the remote device
   */
  log_info("Virtual UART0 OpenAMP-rpmsg channel creation\r\n");
100003b2:	f001 f8bf 	bl	10001534 <HAL_GetTick>
100003b6:	4603      	mov	r3, r0
100003b8:	4a4f      	ldr	r2, [pc, #316]	; (100004f8 <main+0x1e0>)
100003ba:	fba2 2303 	umull	r2, r3, r2, r3
100003be:	099c      	lsrs	r4, r3, #6
100003c0:	f001 f8b8 	bl	10001534 <HAL_GetTick>
100003c4:	4602      	mov	r2, r0
100003c6:	4b4c      	ldr	r3, [pc, #304]	; (100004f8 <main+0x1e0>)
100003c8:	fba3 1302 	umull	r1, r3, r3, r2
100003cc:	099b      	lsrs	r3, r3, #6
100003ce:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
100003d2:	fb01 f303 	mul.w	r3, r1, r3
100003d6:	1ad3      	subs	r3, r2, r3
100003d8:	461a      	mov	r2, r3
100003da:	4621      	mov	r1, r4
100003dc:	4848      	ldr	r0, [pc, #288]	; (10000500 <main+0x1e8>)
100003de:	f006 f821 	bl	10006424 <iprintf>
  if (VIRT_UART_Init(&huart0) != VIRT_UART_OK) {
100003e2:	4848      	ldr	r0, [pc, #288]	; (10000504 <main+0x1ec>)
100003e4:	f005 fe2e 	bl	10006044 <VIRT_UART_Init>
100003e8:	4603      	mov	r3, r0
100003ea:	2b00      	cmp	r3, #0
100003ec:	d019      	beq.n	10000422 <main+0x10a>
    log_err("VIRT_UART_Init UART0 failed.\r\n");
100003ee:	f001 f8a1 	bl	10001534 <HAL_GetTick>
100003f2:	4603      	mov	r3, r0
100003f4:	4a40      	ldr	r2, [pc, #256]	; (100004f8 <main+0x1e0>)
100003f6:	fba2 2303 	umull	r2, r3, r2, r3
100003fa:	099c      	lsrs	r4, r3, #6
100003fc:	f001 f89a 	bl	10001534 <HAL_GetTick>
10000400:	4602      	mov	r2, r0
10000402:	4b3d      	ldr	r3, [pc, #244]	; (100004f8 <main+0x1e0>)
10000404:	fba3 1302 	umull	r1, r3, r3, r2
10000408:	099b      	lsrs	r3, r3, #6
1000040a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1000040e:	fb01 f303 	mul.w	r3, r1, r3
10000412:	1ad3      	subs	r3, r2, r3
10000414:	461a      	mov	r2, r3
10000416:	4621      	mov	r1, r4
10000418:	483b      	ldr	r0, [pc, #236]	; (10000508 <main+0x1f0>)
1000041a:	f006 f803 	bl	10006424 <iprintf>
    Error_Handler();
1000041e:	f000 fb45 	bl	10000aac <Error_Handler>
  }

  log_info("Virtual UART1 OpenAMP-rpmsg channel creation\r\n");
10000422:	f001 f887 	bl	10001534 <HAL_GetTick>
10000426:	4603      	mov	r3, r0
10000428:	4a33      	ldr	r2, [pc, #204]	; (100004f8 <main+0x1e0>)
1000042a:	fba2 2303 	umull	r2, r3, r2, r3
1000042e:	099c      	lsrs	r4, r3, #6
10000430:	f001 f880 	bl	10001534 <HAL_GetTick>
10000434:	4602      	mov	r2, r0
10000436:	4b30      	ldr	r3, [pc, #192]	; (100004f8 <main+0x1e0>)
10000438:	fba3 1302 	umull	r1, r3, r3, r2
1000043c:	099b      	lsrs	r3, r3, #6
1000043e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000442:	fb01 f303 	mul.w	r3, r1, r3
10000446:	1ad3      	subs	r3, r2, r3
10000448:	461a      	mov	r2, r3
1000044a:	4621      	mov	r1, r4
1000044c:	482f      	ldr	r0, [pc, #188]	; (1000050c <main+0x1f4>)
1000044e:	f005 ffe9 	bl	10006424 <iprintf>
  if (VIRT_UART_Init(&huart1) != VIRT_UART_OK) {
10000452:	482f      	ldr	r0, [pc, #188]	; (10000510 <main+0x1f8>)
10000454:	f005 fdf6 	bl	10006044 <VIRT_UART_Init>
10000458:	4603      	mov	r3, r0
1000045a:	2b00      	cmp	r3, #0
1000045c:	d019      	beq.n	10000492 <main+0x17a>
    log_err("VIRT_UART_Init UART1 failed.\r\n");
1000045e:	f001 f869 	bl	10001534 <HAL_GetTick>
10000462:	4603      	mov	r3, r0
10000464:	4a24      	ldr	r2, [pc, #144]	; (100004f8 <main+0x1e0>)
10000466:	fba2 2303 	umull	r2, r3, r2, r3
1000046a:	099c      	lsrs	r4, r3, #6
1000046c:	f001 f862 	bl	10001534 <HAL_GetTick>
10000470:	4602      	mov	r2, r0
10000472:	4b21      	ldr	r3, [pc, #132]	; (100004f8 <main+0x1e0>)
10000474:	fba3 1302 	umull	r1, r3, r3, r2
10000478:	099b      	lsrs	r3, r3, #6
1000047a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
1000047e:	fb01 f303 	mul.w	r3, r1, r3
10000482:	1ad3      	subs	r3, r2, r3
10000484:	461a      	mov	r2, r3
10000486:	4621      	mov	r1, r4
10000488:	4822      	ldr	r0, [pc, #136]	; (10000514 <main+0x1fc>)
1000048a:	f005 ffcb 	bl	10006424 <iprintf>
    Error_Handler();
1000048e:	f000 fb0d 	bl	10000aac <Error_Handler>
  }

  /*Need to register callback for message reception by channels*/
  if(VIRT_UART_RegisterCallback(&huart0, VIRT_UART_RXCPLT_CB_ID, VIRT_UART0_RxCpltCallback) != VIRT_UART_OK)
10000492:	4a21      	ldr	r2, [pc, #132]	; (10000518 <main+0x200>)
10000494:	2100      	movs	r1, #0
10000496:	481b      	ldr	r0, [pc, #108]	; (10000504 <main+0x1ec>)
10000498:	f005 fdf0 	bl	1000607c <VIRT_UART_RegisterCallback>
1000049c:	4603      	mov	r3, r0
1000049e:	2b00      	cmp	r3, #0
100004a0:	d001      	beq.n	100004a6 <main+0x18e>
  {
   Error_Handler();
100004a2:	f000 fb03 	bl	10000aac <Error_Handler>
  }
  if(VIRT_UART_RegisterCallback(&huart1, VIRT_UART_RXCPLT_CB_ID, VIRT_UART1_RxCpltCallback) != VIRT_UART_OK)
100004a6:	4a1d      	ldr	r2, [pc, #116]	; (1000051c <main+0x204>)
100004a8:	2100      	movs	r1, #0
100004aa:	4819      	ldr	r0, [pc, #100]	; (10000510 <main+0x1f8>)
100004ac:	f005 fde6 	bl	1000607c <VIRT_UART_RegisterCallback>
100004b0:	4603      	mov	r3, r0
100004b2:	2b00      	cmp	r3, #0
100004b4:	d001      	beq.n	100004ba <main+0x1a2>
  {
    Error_Handler();
100004b6:	f000 faf9 	bl	10000aac <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    OPENAMP_check_for_message();
100004ba:	f000 fd87 	bl	10000fcc <OPENAMP_check_for_message>

    /* USER CODE END WHILE */
    if (VirtUart0RxMsg) {
100004be:	4b18      	ldr	r3, [pc, #96]	; (10000520 <main+0x208>)
100004c0:	781b      	ldrb	r3, [r3, #0]
100004c2:	b2db      	uxtb	r3, r3
100004c4:	2b00      	cmp	r3, #0
100004c6:	d009      	beq.n	100004dc <main+0x1c4>
      VirtUart0RxMsg = RESET;
100004c8:	4b15      	ldr	r3, [pc, #84]	; (10000520 <main+0x208>)
100004ca:	2200      	movs	r2, #0
100004cc:	701a      	strb	r2, [r3, #0]
      VIRT_UART_Transmit(&huart0, VirtUart0ChannelBuffRx, VirtUart0ChannelRxSize);
100004ce:	4b15      	ldr	r3, [pc, #84]	; (10000524 <main+0x20c>)
100004d0:	881b      	ldrh	r3, [r3, #0]
100004d2:	461a      	mov	r2, r3
100004d4:	4914      	ldr	r1, [pc, #80]	; (10000528 <main+0x210>)
100004d6:	480b      	ldr	r0, [pc, #44]	; (10000504 <main+0x1ec>)
100004d8:	f005 fdea 	bl	100060b0 <VIRT_UART_Transmit>
    }

    if(counter++ == 500000) {
100004dc:	687b      	ldr	r3, [r7, #4]
100004de:	1c5a      	adds	r2, r3, #1
100004e0:	607a      	str	r2, [r7, #4]
100004e2:	4a12      	ldr	r2, [pc, #72]	; (1000052c <main+0x214>)
100004e4:	4293      	cmp	r3, r2
100004e6:	d1e8      	bne.n	100004ba <main+0x1a2>
        BSP_LED_Toggle(LED7);
100004e8:	2002      	movs	r0, #2
100004ea:	f000 ff7b 	bl	100013e4 <BSP_LED_Toggle>
        counter = 0;
100004ee:	2300      	movs	r3, #0
100004f0:	607b      	str	r3, [r7, #4]
    OPENAMP_check_for_message();
100004f2:	e7e2      	b.n	100004ba <main+0x1a2>
100004f4:	50020000 	.word	0x50020000
100004f8:	10624dd3 	.word	0x10624dd3
100004fc:	10007134 	.word	0x10007134
10000500:	10007190 	.word	0x10007190
10000504:	10020214 	.word	0x10020214
10000508:	100071d4 	.word	0x100071d4
1000050c:	10007208 	.word	0x10007208
10000510:	10020264 	.word	0x10020264
10000514:	1000724c 	.word	0x1000724c
10000518:	100009c1 	.word	0x100009c1
1000051c:	1000093d 	.word	0x1000093d
10000520:	100202b4 	.word	0x100202b4
10000524:	100204b8 	.word	0x100204b8
10000528:	100202b8 	.word	0x100202b8
1000052c:	0007a120 	.word	0x0007a120

10000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
10000530:	b580      	push	{r7, lr}
10000532:	b0d2      	sub	sp, #328	; 0x148
10000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
10000536:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000053a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000053e:	4618      	mov	r0, r3
10000540:	f44f 738a 	mov.w	r3, #276	; 0x114
10000544:	461a      	mov	r2, r3
10000546:	2100      	movs	r1, #0
10000548:	f005 ffc1 	bl	100064ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
1000054c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000550:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000554:	4618      	mov	r0, r3
10000556:	2330      	movs	r3, #48	; 0x30
10000558:	461a      	mov	r2, r3
1000055a:	2100      	movs	r1, #0
1000055c:	f005 ffb7 	bl	100064ce <memset>

  /**Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
10000560:	f001 fce0 	bl	10001f24 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
10000564:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10000568:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000056c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
10000570:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10000574:	f043 0320 	orr.w	r3, r3, #32
10000578:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
1000057c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000580:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000584:	2207      	movs	r2, #7
10000586:	601a      	str	r2, [r3, #0]
                |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIG;
10000588:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000058c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000590:	f44f 62b0 	mov.w	r2, #1408	; 0x580
10000594:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
10000596:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000059a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000059e:	2201      	movs	r2, #1
100005a0:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
100005a2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005a6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005aa:	2201      	movs	r2, #1
100005ac:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = 16;
100005ae:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005b6:	2210      	movs	r2, #16
100005b8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSIDivValue = RCC_HSI_DIV1;
100005ba:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005be:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005c2:	2200      	movs	r2, #0
100005c4:	615a      	str	r2, [r3, #20]

  /**PLL1 Config
  */
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
100005c6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005ce:	2202      	movs	r2, #2
100005d0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL12SOURCE_HSE;
100005d2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005d6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005da:	2201      	movs	r2, #1
100005dc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 3;
100005de:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005e2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005e6:	2203      	movs	r2, #3
100005e8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 81;
100005ea:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005ee:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005f2:	2251      	movs	r2, #81	; 0x51
100005f4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = 1;
100005f6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100005fa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100005fe:	2201      	movs	r2, #1
10000600:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 1;
10000602:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000606:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000060a:	2201      	movs	r2, #1
1000060c:	639a      	str	r2, [r3, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 1;
1000060e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000612:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000616:	2201      	movs	r2, #1
10000618:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLFRACV = 0x800;
1000061a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000061e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000622:	f44f 6200 	mov.w	r2, #2048	; 0x800
10000626:	645a      	str	r2, [r3, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMODE = RCC_PLL_FRACTIONAL;
10000628:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000062c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000630:	2201      	movs	r2, #1
10000632:	649a      	str	r2, [r3, #72]	; 0x48
  RCC_OscInitStruct.PLL.RPDFN_DIS = RCC_RPDFN_DIS_DISABLED;
10000634:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000638:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000063c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
10000640:	651a      	str	r2, [r3, #80]	; 0x50
  RCC_OscInitStruct.PLL.TPDFN_DIS = RCC_TPDFN_DIS_DISABLED;
10000642:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000646:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000064a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
1000064e:	655a      	str	r2, [r3, #84]	; 0x54

    /**PLL2 Config
    */
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
10000650:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000654:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000658:	2202      	movs	r2, #2
1000065a:	661a      	str	r2, [r3, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLL12SOURCE_HSE;
1000065c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000660:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000664:	2201      	movs	r2, #1
10000666:	665a      	str	r2, [r3, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLLM = 3;
10000668:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000066c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000670:	2203      	movs	r2, #3
10000672:	669a      	str	r2, [r3, #104]	; 0x68
  RCC_OscInitStruct.PLL2.PLLN = 66;
10000674:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000678:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000067c:	2242      	movs	r2, #66	; 0x42
1000067e:	66da      	str	r2, [r3, #108]	; 0x6c
  RCC_OscInitStruct.PLL2.PLLP = 2;
10000680:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000684:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000688:	2202      	movs	r2, #2
1000068a:	671a      	str	r2, [r3, #112]	; 0x70
  RCC_OscInitStruct.PLL2.PLLQ = 1;
1000068c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000690:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000694:	2201      	movs	r2, #1
10000696:	675a      	str	r2, [r3, #116]	; 0x74
  RCC_OscInitStruct.PLL2.PLLR = 1;
10000698:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000069c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006a0:	2201      	movs	r2, #1
100006a2:	679a      	str	r2, [r3, #120]	; 0x78
  RCC_OscInitStruct.PLL2.PLLFRACV = 0x1400;
100006a4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006a8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006ac:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
100006b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC_OscInitStruct.PLL2.PLLMODE = RCC_PLL_FRACTIONAL;
100006b4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006b8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006bc:	2201      	movs	r2, #1
100006be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC_OscInitStruct.PLL2.RPDFN_DIS = RCC_RPDFN_DIS_DISABLED;
100006c2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006c6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
100006ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  RCC_OscInitStruct.PLL2.TPDFN_DIS = RCC_TPDFN_DIS_DISABLED;
100006d2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006d6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
100006de:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

    /**PLL3 Config
    */
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
100006e2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006ea:	2202      	movs	r2, #2
100006ec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLL3SOURCE_HSE;
100006f0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100006f4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100006f8:	2201      	movs	r2, #1
100006fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  RCC_OscInitStruct.PLL3.PLLM = 2;
100006fe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000702:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000706:	2202      	movs	r2, #2
10000708:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  RCC_OscInitStruct.PLL3.PLLN = 34;
1000070c:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000710:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000714:	2222      	movs	r2, #34	; 0x22
10000716:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  RCC_OscInitStruct.PLL3.PLLP = 2;
1000071a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000071e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000722:	2202      	movs	r2, #2
10000724:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  RCC_OscInitStruct.PLL3.PLLQ = 17;
10000728:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000072c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000730:	2211      	movs	r2, #17
10000732:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  RCC_OscInitStruct.PLL3.PLLR = 37;
10000736:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000073a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000073e:	2225      	movs	r2, #37	; 0x25
10000740:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  RCC_OscInitStruct.PLL3.PLLRGE = RCC_PLL3IFRANGE_1;
10000744:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000748:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000074c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
10000750:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  RCC_OscInitStruct.PLL3.PLLFRACV = 0x1A04;
10000754:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000758:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000075c:	f641 2204 	movw	r2, #6660	; 0x1a04
10000760:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  RCC_OscInitStruct.PLL3.PLLMODE = RCC_PLL_FRACTIONAL;
10000764:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000768:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000076c:	2201      	movs	r2, #1
1000076e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  RCC_OscInitStruct.PLL3.RPDFN_DIS = RCC_RPDFN_DIS_DISABLED;
10000772:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000776:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000077a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
1000077e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  RCC_OscInitStruct.PLL3.TPDFN_DIS = RCC_TPDFN_DIS_DISABLED;
10000782:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000786:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000078a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
1000078e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

    /**PLL4 Config
    */
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
10000792:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000796:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000079a:	2202      	movs	r2, #2
1000079c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLL4SOURCE_HSE;
100007a0:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007a4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007a8:	2201      	movs	r2, #1
100007aa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  RCC_OscInitStruct.PLL4.PLLM = 4;
100007ae:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007b6:	2204      	movs	r2, #4
100007b8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_OscInitStruct.PLL4.PLLN = 99;
100007bc:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007c0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007c4:	2263      	movs	r2, #99	; 0x63
100007c6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  RCC_OscInitStruct.PLL4.PLLP = 6;
100007ca:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007ce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007d2:	2206      	movs	r2, #6
100007d4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  RCC_OscInitStruct.PLL4.PLLQ = 8;
100007d8:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007dc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007e0:	2208      	movs	r2, #8
100007e2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  RCC_OscInitStruct.PLL4.PLLR = 8;
100007e6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007ea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007ee:	2208      	movs	r2, #8
100007f0:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  RCC_OscInitStruct.PLL4.PLLRGE = RCC_PLL4IFRANGE_0;
100007f4:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100007f8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
100007fc:	2200      	movs	r2, #0
100007fe:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  RCC_OscInitStruct.PLL4.PLLFRACV = 0;
10000802:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000806:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
1000080a:	2200      	movs	r2, #0
1000080c:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  RCC_OscInitStruct.PLL4.PLLMODE = RCC_PLL_INTEGER;
10000810:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000814:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000818:	2200      	movs	r2, #0
1000081a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  RCC_OscInitStruct.PLL4.RPDFN_DIS = RCC_RPDFN_DIS_DISABLED;
1000081e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000822:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000826:	f44f 4280 	mov.w	r2, #16384	; 0x4000
1000082a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  RCC_OscInitStruct.PLL4.TPDFN_DIS = RCC_TPDFN_DIS_DISABLED;
1000082e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000832:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
10000836:	f44f 5200 	mov.w	r2, #8192	; 0x2000
1000083a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
1000083e:	f107 0334 	add.w	r3, r7, #52	; 0x34
10000842:	4618      	mov	r0, r3
10000844:	f001 fb7e 	bl	10001f44 <HAL_RCC_OscConfig>
10000848:	4603      	mov	r3, r0
1000084a:	2b00      	cmp	r3, #0
1000084c:	d001      	beq.n	10000852 <SystemClock_Config+0x322>
  {
  Error_Handler();
1000084e:	f000 f92d 	bl	10000aac <Error_Handler>
  }
  /**RCC Clock Config
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_ACLK
10000852:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000856:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
1000085a:	22ff      	movs	r2, #255	; 0xff
1000085c:	601a      	str	r2, [r3, #0]
                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                |RCC_CLOCKTYPE_PCLK3|RCC_CLOCKTYPE_PCLK4
                |RCC_CLOCKTYPE_PCLK5|RCC_CLOCKTYPE_MPU;
  RCC_ClkInitStruct.MPUInit.MPU_Clock = RCC_MPUSOURCE_PLL1;
1000085e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000862:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000866:	2202      	movs	r2, #2
10000868:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.MPUInit.MPU_Div = RCC_MPU_DIV2;
1000086a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000086e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000872:	2201      	movs	r2, #1
10000874:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AXISSInit.AXI_Clock = RCC_AXISSOURCE_PLL2;
10000876:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000087a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
1000087e:	2202      	movs	r2, #2
10000880:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.AXISSInit.AXI_Div = RCC_AXI_DIV1;
10000882:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000886:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
1000088a:	2200      	movs	r2, #0
1000088c:	611a      	str	r2, [r3, #16]
  RCC_ClkInitStruct.MCUInit.MCU_Clock = RCC_MCUSSOURCE_PLL3;
1000088e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
10000892:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
10000896:	2203      	movs	r2, #3
10000898:	615a      	str	r2, [r3, #20]
  RCC_ClkInitStruct.MCUInit.MCU_Div = RCC_MCU_DIV1;
1000089a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
1000089e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008a2:	2200      	movs	r2, #0
100008a4:	619a      	str	r2, [r3, #24]
  RCC_ClkInitStruct.APB4_Div = RCC_APB4_DIV2;
100008a6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100008aa:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008ae:	2201      	movs	r2, #1
100008b0:	61da      	str	r2, [r3, #28]
  RCC_ClkInitStruct.APB5_Div = RCC_APB5_DIV4;
100008b2:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100008b6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008ba:	2202      	movs	r2, #2
100008bc:	621a      	str	r2, [r3, #32]
  RCC_ClkInitStruct.APB1_Div = RCC_APB1_DIV2;
100008be:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100008c2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008c6:	2201      	movs	r2, #1
100008c8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_ClkInitStruct.APB2_Div = RCC_APB2_DIV2;
100008ca:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100008ce:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008d2:	2201      	movs	r2, #1
100008d4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_ClkInitStruct.APB3_Div = RCC_APB3_DIV2;
100008d6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
100008da:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
100008de:	2201      	movs	r2, #1
100008e0:	62da      	str	r2, [r3, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
100008e2:	1d3b      	adds	r3, r7, #4
100008e4:	4618      	mov	r0, r3
100008e6:	f002 f8cb 	bl	10002a80 <HAL_RCC_ClockConfig>
100008ea:	4603      	mov	r3, r0
100008ec:	2b00      	cmp	r3, #0
100008ee:	d001      	beq.n	100008f4 <SystemClock_Config+0x3c4>
  {
  Error_Handler();
100008f0:	f000 f8dc 	bl	10000aac <Error_Handler>
  }

  /**Set the HSE division factor for RTC clock
  */
  __HAL_RCC_RTC_HSEDIV(24);
100008f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100008f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
100008fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
100008fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10000902:	f043 0317 	orr.w	r3, r3, #23
10000906:	6453      	str	r3, [r2, #68]	; 0x44
}
10000908:	bf00      	nop
1000090a:	f507 77a4 	add.w	r7, r7, #328	; 0x148
1000090e:	46bd      	mov	sp, r7
10000910:	bd80      	pop	{r7, pc}
	...

10000914 <MX_IPCC_Init>:
  * @brief IPPC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
10000914:	b580      	push	{r7, lr}
10000916:	af00      	add	r7, sp, #0

  hipcc.Instance = IPCC;
10000918:	4b06      	ldr	r3, [pc, #24]	; (10000934 <MX_IPCC_Init+0x20>)
1000091a:	4a07      	ldr	r2, [pc, #28]	; (10000938 <MX_IPCC_Init+0x24>)
1000091c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
1000091e:	4805      	ldr	r0, [pc, #20]	; (10000934 <MX_IPCC_Init+0x20>)
10000920:	f001 f938 	bl	10001b94 <HAL_IPCC_Init>
10000924:	4603      	mov	r3, r0
10000926:	2b00      	cmp	r3, #0
10000928:	d001      	beq.n	1000092e <MX_IPCC_Init+0x1a>
  {
     Error_Handler();
1000092a:	f000 f8bf 	bl	10000aac <Error_Handler>
  }
}
1000092e:	bf00      	nop
10000930:	bd80      	pop	{r7, pc}
10000932:	bf00      	nop
10000934:	100201d8 	.word	0x100201d8
10000938:	4c001000 	.word	0x4c001000

1000093c <VIRT_UART1_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void VIRT_UART1_RxCpltCallback(VIRT_UART_HandleTypeDef *huart)
{
1000093c:	b590      	push	{r4, r7, lr}
1000093e:	b083      	sub	sp, #12
10000940:	af00      	add	r7, sp, #0
10000942:	6078      	str	r0, [r7, #4]

    log_info("Msg received on VIRTUAL UART0 channel:  %s \n\r", (char *) huart->pRxBuffPtr);
10000944:	f000 fdf6 	bl	10001534 <HAL_GetTick>
10000948:	4603      	mov	r3, r0
1000094a:	4a18      	ldr	r2, [pc, #96]	; (100009ac <VIRT_UART1_RxCpltCallback+0x70>)
1000094c:	fba2 2303 	umull	r2, r3, r2, r3
10000950:	099c      	lsrs	r4, r3, #6
10000952:	f000 fdef 	bl	10001534 <HAL_GetTick>
10000956:	4603      	mov	r3, r0
10000958:	4a14      	ldr	r2, [pc, #80]	; (100009ac <VIRT_UART1_RxCpltCallback+0x70>)
1000095a:	fba2 1203 	umull	r1, r2, r2, r3
1000095e:	0992      	lsrs	r2, r2, #6
10000960:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000964:	fb01 f202 	mul.w	r2, r1, r2
10000968:	1a9a      	subs	r2, r3, r2
1000096a:	687b      	ldr	r3, [r7, #4]
1000096c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1000096e:	4621      	mov	r1, r4
10000970:	480f      	ldr	r0, [pc, #60]	; (100009b0 <VIRT_UART1_RxCpltCallback+0x74>)
10000972:	f005 fd57 	bl	10006424 <iprintf>

    /* copy received msg in a variable to sent it back to master processor in main infinite loop*/
    VirtUart1ChannelRxSize = huart->RxXferSize < MAX_BUFFER_SIZE? huart->RxXferSize : MAX_BUFFER_SIZE-1;
10000976:	687b      	ldr	r3, [r7, #4]
10000978:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
1000097c:	f240 12ff 	movw	r2, #511	; 0x1ff
10000980:	4293      	cmp	r3, r2
10000982:	bf28      	it	cs
10000984:	4613      	movcs	r3, r2
10000986:	b29a      	uxth	r2, r3
10000988:	4b0a      	ldr	r3, [pc, #40]	; (100009b4 <VIRT_UART1_RxCpltCallback+0x78>)
1000098a:	801a      	strh	r2, [r3, #0]
    memcpy(VirtUart1ChannelBuffRx, huart->pRxBuffPtr, VirtUart1ChannelRxSize);
1000098c:	687b      	ldr	r3, [r7, #4]
1000098e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10000990:	4a08      	ldr	r2, [pc, #32]	; (100009b4 <VIRT_UART1_RxCpltCallback+0x78>)
10000992:	8812      	ldrh	r2, [r2, #0]
10000994:	4619      	mov	r1, r3
10000996:	4808      	ldr	r0, [pc, #32]	; (100009b8 <VIRT_UART1_RxCpltCallback+0x7c>)
10000998:	f005 fe48 	bl	1000662c <memcpy>
    VirtUart1RxMsg = SET;
1000099c:	4b07      	ldr	r3, [pc, #28]	; (100009bc <VIRT_UART1_RxCpltCallback+0x80>)
1000099e:	2201      	movs	r2, #1
100009a0:	701a      	strb	r2, [r3, #0]
}
100009a2:	bf00      	nop
100009a4:	370c      	adds	r7, #12
100009a6:	46bd      	mov	sp, r7
100009a8:	bd90      	pop	{r4, r7, pc}
100009aa:	bf00      	nop
100009ac:	10624dd3 	.word	0x10624dd3
100009b0:	10007280 	.word	0x10007280
100009b4:	100206bc 	.word	0x100206bc
100009b8:	100204bc 	.word	0x100204bc
100009bc:	100204ba 	.word	0x100204ba

100009c0 <VIRT_UART0_RxCpltCallback>:

void VIRT_UART0_RxCpltCallback(VIRT_UART_HandleTypeDef *huart)
{
100009c0:	b590      	push	{r4, r7, lr}
100009c2:	b085      	sub	sp, #20
100009c4:	af00      	add	r7, sp, #0
100009c6:	6078      	str	r0, [r7, #4]
	char* strmsg = (char*)huart->pRxBuffPtr;
100009c8:	687b      	ldr	r3, [r7, #4]
100009ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
100009cc:	60bb      	str	r3, [r7, #8]
	char* msg = 0;
100009ce:	2300      	movs	r3, #0
100009d0:	60fb      	str	r3, [r7, #12]
	if(strcmp(strmsg,"test"))
100009d2:	492d      	ldr	r1, [pc, #180]	; (10000a88 <VIRT_UART0_RxCpltCallback+0xc8>)
100009d4:	68b8      	ldr	r0, [r7, #8]
100009d6:	f7ff fb33 	bl	10000040 <strcmp>
100009da:	4603      	mov	r3, r0
100009dc:	2b00      	cmp	r3, #0
100009de:	d01a      	beq.n	10000a16 <VIRT_UART0_RxCpltCallback+0x56>
	{
		msg = "correct\n";
100009e0:	4b2a      	ldr	r3, [pc, #168]	; (10000a8c <VIRT_UART0_RxCpltCallback+0xcc>)
100009e2:	60fb      	str	r3, [r7, #12]
		log_info("hi\n");
100009e4:	f000 fda6 	bl	10001534 <HAL_GetTick>
100009e8:	4603      	mov	r3, r0
100009ea:	4a29      	ldr	r2, [pc, #164]	; (10000a90 <VIRT_UART0_RxCpltCallback+0xd0>)
100009ec:	fba2 2303 	umull	r2, r3, r2, r3
100009f0:	099c      	lsrs	r4, r3, #6
100009f2:	f000 fd9f 	bl	10001534 <HAL_GetTick>
100009f6:	4602      	mov	r2, r0
100009f8:	4b25      	ldr	r3, [pc, #148]	; (10000a90 <VIRT_UART0_RxCpltCallback+0xd0>)
100009fa:	fba3 1302 	umull	r1, r3, r3, r2
100009fe:	099b      	lsrs	r3, r3, #6
10000a00:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000a04:	fb01 f303 	mul.w	r3, r1, r3
10000a08:	1ad3      	subs	r3, r2, r3
10000a0a:	461a      	mov	r2, r3
10000a0c:	4621      	mov	r1, r4
10000a0e:	4821      	ldr	r0, [pc, #132]	; (10000a94 <VIRT_UART0_RxCpltCallback+0xd4>)
10000a10:	f005 fd08 	bl	10006424 <iprintf>
10000a14:	e019      	b.n	10000a4a <VIRT_UART0_RxCpltCallback+0x8a>
	}
	else
	{
		msg = "wrong\n";
10000a16:	4b20      	ldr	r3, [pc, #128]	; (10000a98 <VIRT_UART0_RxCpltCallback+0xd8>)
10000a18:	60fb      	str	r3, [r7, #12]
		log_info("%s: not expected\n",strmsg);
10000a1a:	f000 fd8b 	bl	10001534 <HAL_GetTick>
10000a1e:	4603      	mov	r3, r0
10000a20:	4a1b      	ldr	r2, [pc, #108]	; (10000a90 <VIRT_UART0_RxCpltCallback+0xd0>)
10000a22:	fba2 2303 	umull	r2, r3, r2, r3
10000a26:	099c      	lsrs	r4, r3, #6
10000a28:	f000 fd84 	bl	10001534 <HAL_GetTick>
10000a2c:	4603      	mov	r3, r0
10000a2e:	4a18      	ldr	r2, [pc, #96]	; (10000a90 <VIRT_UART0_RxCpltCallback+0xd0>)
10000a30:	fba2 1203 	umull	r1, r2, r2, r3
10000a34:	0992      	lsrs	r2, r2, #6
10000a36:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000a3a:	fb01 f202 	mul.w	r2, r1, r2
10000a3e:	1a9a      	subs	r2, r3, r2
10000a40:	68bb      	ldr	r3, [r7, #8]
10000a42:	4621      	mov	r1, r4
10000a44:	4815      	ldr	r0, [pc, #84]	; (10000a9c <VIRT_UART0_RxCpltCallback+0xdc>)
10000a46:	f005 fced 	bl	10006424 <iprintf>
	}



    VirtUart0ChannelRxSize = strlen(msg) < MAX_BUFFER_SIZE? strlen(msg) : MAX_BUFFER_SIZE-1;
10000a4a:	68f8      	ldr	r0, [r7, #12]
10000a4c:	f7ff fb02 	bl	10000054 <strlen>
10000a50:	4603      	mov	r3, r0
10000a52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
10000a56:	d205      	bcs.n	10000a64 <VIRT_UART0_RxCpltCallback+0xa4>
10000a58:	68f8      	ldr	r0, [r7, #12]
10000a5a:	f7ff fafb 	bl	10000054 <strlen>
10000a5e:	4603      	mov	r3, r0
10000a60:	b29b      	uxth	r3, r3
10000a62:	e001      	b.n	10000a68 <VIRT_UART0_RxCpltCallback+0xa8>
10000a64:	f240 13ff 	movw	r3, #511	; 0x1ff
10000a68:	4a0d      	ldr	r2, [pc, #52]	; (10000aa0 <VIRT_UART0_RxCpltCallback+0xe0>)
10000a6a:	8013      	strh	r3, [r2, #0]
    memcpy(VirtUart0ChannelBuffRx,msg, VirtUart0ChannelRxSize);
10000a6c:	4b0c      	ldr	r3, [pc, #48]	; (10000aa0 <VIRT_UART0_RxCpltCallback+0xe0>)
10000a6e:	881b      	ldrh	r3, [r3, #0]
10000a70:	461a      	mov	r2, r3
10000a72:	68f9      	ldr	r1, [r7, #12]
10000a74:	480b      	ldr	r0, [pc, #44]	; (10000aa4 <VIRT_UART0_RxCpltCallback+0xe4>)
10000a76:	f005 fdd9 	bl	1000662c <memcpy>
    VirtUart0RxMsg = SET;
10000a7a:	4b0b      	ldr	r3, [pc, #44]	; (10000aa8 <VIRT_UART0_RxCpltCallback+0xe8>)
10000a7c:	2201      	movs	r2, #1
10000a7e:	701a      	strb	r2, [r3, #0]
}
10000a80:	bf00      	nop
10000a82:	3714      	adds	r7, #20
10000a84:	46bd      	mov	sp, r7
10000a86:	bd90      	pop	{r4, r7, pc}
10000a88:	100072c4 	.word	0x100072c4
10000a8c:	100072cc 	.word	0x100072cc
10000a90:	10624dd3 	.word	0x10624dd3
10000a94:	100072d8 	.word	0x100072d8
10000a98:	100072f0 	.word	0x100072f0
10000a9c:	100072f8 	.word	0x100072f8
10000aa0:	100204b8 	.word	0x100204b8
10000aa4:	100202b8 	.word	0x100202b8
10000aa8:	100202b4 	.word	0x100202b4

10000aac <Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void Error_Handler(void)
{
10000aac:	b598      	push	{r3, r4, r7, lr}
10000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  log_err("Error_Handler");
10000ab0:	f000 fd40 	bl	10001534 <HAL_GetTick>
10000ab4:	4603      	mov	r3, r0
10000ab6:	4a0c      	ldr	r2, [pc, #48]	; (10000ae8 <Error_Handler+0x3c>)
10000ab8:	fba2 2303 	umull	r2, r3, r2, r3
10000abc:	099c      	lsrs	r4, r3, #6
10000abe:	f000 fd39 	bl	10001534 <HAL_GetTick>
10000ac2:	4602      	mov	r2, r0
10000ac4:	4b08      	ldr	r3, [pc, #32]	; (10000ae8 <Error_Handler+0x3c>)
10000ac6:	fba3 1302 	umull	r1, r3, r3, r2
10000aca:	099b      	lsrs	r3, r3, #6
10000acc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000ad0:	fb01 f303 	mul.w	r3, r1, r3
10000ad4:	1ad3      	subs	r3, r2, r3
10000ad6:	461a      	mov	r2, r3
10000ad8:	4621      	mov	r1, r4
10000ada:	4804      	ldr	r0, [pc, #16]	; (10000aec <Error_Handler+0x40>)
10000adc:	f005 fca2 	bl	10006424 <iprintf>
  BSP_LED_Off(LED7);
10000ae0:	2002      	movs	r0, #2
10000ae2:	f000 fc47 	bl	10001374 <BSP_LED_Off>
  while(1)
10000ae6:	e7fe      	b.n	10000ae6 <Error_Handler+0x3a>
10000ae8:	10624dd3 	.word	0x10624dd3
10000aec:	10007320 	.word	0x10007320

10000af0 <MAILBOX_Init>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  None
  * @retval : Operation result
  */
int MAILBOX_Init(void)
{
10000af0:	b598      	push	{r3, r4, r7, lr}
10000af2:	af00      	add	r7, sp, #0

   /* USER CODE BEGIN PRE_MAILBOX_INIT */

   /* USER CODE END  PRE_MAILBOX_INIT */

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_1, IPCC_CHANNEL_DIR_RX,
10000af4:	4b25      	ldr	r3, [pc, #148]	; (10000b8c <MAILBOX_Init+0x9c>)
10000af6:	2201      	movs	r2, #1
10000af8:	2100      	movs	r1, #0
10000afa:	4825      	ldr	r0, [pc, #148]	; (10000b90 <MAILBOX_Init+0xa0>)
10000afc:	f001 f87c 	bl	10001bf8 <HAL_IPCC_ActivateNotification>
10000b00:	4603      	mov	r3, r0
10000b02:	2b00      	cmp	r3, #0
10000b04:	d01a      	beq.n	10000b3c <MAILBOX_Init+0x4c>
          IPCC_channel1_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_1 RX fail\n", __func__);
10000b06:	f000 fd15 	bl	10001534 <HAL_GetTick>
10000b0a:	4603      	mov	r3, r0
10000b0c:	4a21      	ldr	r2, [pc, #132]	; (10000b94 <MAILBOX_Init+0xa4>)
10000b0e:	fba2 2303 	umull	r2, r3, r2, r3
10000b12:	099c      	lsrs	r4, r3, #6
10000b14:	f000 fd0e 	bl	10001534 <HAL_GetTick>
10000b18:	4603      	mov	r3, r0
10000b1a:	4a1e      	ldr	r2, [pc, #120]	; (10000b94 <MAILBOX_Init+0xa4>)
10000b1c:	fba2 1203 	umull	r1, r2, r2, r3
10000b20:	0992      	lsrs	r2, r2, #6
10000b22:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000b26:	fb01 f202 	mul.w	r2, r1, r2
10000b2a:	1a9a      	subs	r2, r3, r2
10000b2c:	4b1a      	ldr	r3, [pc, #104]	; (10000b98 <MAILBOX_Init+0xa8>)
10000b2e:	4621      	mov	r1, r4
10000b30:	481a      	ldr	r0, [pc, #104]	; (10000b9c <MAILBOX_Init+0xac>)
10000b32:	f005 fc77 	bl	10006424 <iprintf>
    return -1;
10000b36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000b3a:	e024      	b.n	10000b86 <MAILBOX_Init+0x96>
  }

  if (HAL_IPCC_ActivateNotification(&hipcc, IPCC_CHANNEL_2, IPCC_CHANNEL_DIR_RX,
10000b3c:	4b18      	ldr	r3, [pc, #96]	; (10000ba0 <MAILBOX_Init+0xb0>)
10000b3e:	2201      	movs	r2, #1
10000b40:	2101      	movs	r1, #1
10000b42:	4813      	ldr	r0, [pc, #76]	; (10000b90 <MAILBOX_Init+0xa0>)
10000b44:	f001 f858 	bl	10001bf8 <HAL_IPCC_ActivateNotification>
10000b48:	4603      	mov	r3, r0
10000b4a:	2b00      	cmp	r3, #0
10000b4c:	d01a      	beq.n	10000b84 <MAILBOX_Init+0x94>
          IPCC_channel2_callback) != HAL_OK) {
	  OPENAMP_log_err("%s: ch_2 RX fail\n", __func__);
10000b4e:	f000 fcf1 	bl	10001534 <HAL_GetTick>
10000b52:	4603      	mov	r3, r0
10000b54:	4a0f      	ldr	r2, [pc, #60]	; (10000b94 <MAILBOX_Init+0xa4>)
10000b56:	fba2 2303 	umull	r2, r3, r2, r3
10000b5a:	099c      	lsrs	r4, r3, #6
10000b5c:	f000 fcea 	bl	10001534 <HAL_GetTick>
10000b60:	4603      	mov	r3, r0
10000b62:	4a0c      	ldr	r2, [pc, #48]	; (10000b94 <MAILBOX_Init+0xa4>)
10000b64:	fba2 1203 	umull	r1, r2, r2, r3
10000b68:	0992      	lsrs	r2, r2, #6
10000b6a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000b6e:	fb01 f202 	mul.w	r2, r1, r2
10000b72:	1a9a      	subs	r2, r3, r2
10000b74:	4b08      	ldr	r3, [pc, #32]	; (10000b98 <MAILBOX_Init+0xa8>)
10000b76:	4621      	mov	r1, r4
10000b78:	480a      	ldr	r0, [pc, #40]	; (10000ba4 <MAILBOX_Init+0xb4>)
10000b7a:	f005 fc53 	bl	10006424 <iprintf>
    return -1;
10000b7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000b82:	e000      	b.n	10000b86 <MAILBOX_Init+0x96>


  /* USER CODE BEGIN POST_MAILBOX_INIT */

  /* USER CODE END  POST_MAILBOX_INIT */
  return 0;
10000b84:	2300      	movs	r3, #0
}
10000b86:	4618      	mov	r0, r3
10000b88:	bd98      	pop	{r3, r4, r7, pc}
10000b8a:	bf00      	nop
10000b8c:	10000c99 	.word	0x10000c99
10000b90:	100201d8 	.word	0x100201d8
10000b94:	10624dd3 	.word	0x10624dd3
10000b98:	10007628 	.word	0x10007628
10000b9c:	10007344 	.word	0x10007344
10000ba0:	10000cc5 	.word	0x10000cc5
10000ba4:	1000736c 	.word	0x1000736c

10000ba8 <MAILBOX_Poll>:
  * @brief  Initialize MAILBOX with IPCC peripheral
  * @param  virtio device
  * @retval : Operation result
  */
int MAILBOX_Poll(struct virtio_device *vdev)
{
10000ba8:	b580      	push	{r7, lr}
10000baa:	b084      	sub	sp, #16
10000bac:	af00      	add	r7, sp, #0
10000bae:	6078      	str	r0, [r7, #4]
  /* If we got an interrupt, ask for the corresponding virtqueue processing */
  int ret = -1;
10000bb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000bb4:	60fb      	str	r3, [r7, #12]

   /* USER CODE BEGIN PRE_MAILBOX_POLL */

   /* USER CODE END  PRE_MAILBOX_POLL */

   if (msg_received_ch1 == MBOX_BUF_FREE) {
10000bb6:	4b0f      	ldr	r3, [pc, #60]	; (10000bf4 <MAILBOX_Poll+0x4c>)
10000bb8:	681b      	ldr	r3, [r3, #0]
10000bba:	2b02      	cmp	r3, #2
10000bbc:	d108      	bne.n	10000bd0 <MAILBOX_Poll+0x28>
   /* USER CODE BEGIN MSG_CHANNEL1 */

   /* USER CODE END  MSG_CHANNEL1 */

    OPENAMP_log_dbg("Running virt0 (ch_1 buf free)\r\n");
    rproc_virtio_notified(vdev, VRING0_ID);
10000bbe:	2100      	movs	r1, #0
10000bc0:	6878      	ldr	r0, [r7, #4]
10000bc2:	f003 fe80 	bl	100048c6 <rproc_virtio_notified>
    ret = 0;
10000bc6:	2300      	movs	r3, #0
10000bc8:	60fb      	str	r3, [r7, #12]
    msg_received_ch1 = MBOX_NO_MSG;
10000bca:	4b0a      	ldr	r3, [pc, #40]	; (10000bf4 <MAILBOX_Poll+0x4c>)
10000bcc:	2200      	movs	r2, #0
10000bce:	601a      	str	r2, [r3, #0]
  }

  if (msg_received_ch2 == MBOX_NEW_MSG) {
10000bd0:	4b09      	ldr	r3, [pc, #36]	; (10000bf8 <MAILBOX_Poll+0x50>)
10000bd2:	681b      	ldr	r3, [r3, #0]
10000bd4:	2b01      	cmp	r3, #1
10000bd6:	d108      	bne.n	10000bea <MAILBOX_Poll+0x42>
   /* USER CODE BEGIN MSG_CHANNEL2 */

   /* USER CODE END  MSG_CHANNEL2 */

    OPENAMP_log_dbg("Running virt1 (ch_2 new msg)\r\n");
    rproc_virtio_notified(vdev, VRING1_ID);
10000bd8:	2101      	movs	r1, #1
10000bda:	6878      	ldr	r0, [r7, #4]
10000bdc:	f003 fe73 	bl	100048c6 <rproc_virtio_notified>
    msg_received_ch2 = MBOX_NO_MSG;
10000be0:	4b05      	ldr	r3, [pc, #20]	; (10000bf8 <MAILBOX_Poll+0x50>)
10000be2:	2200      	movs	r2, #0
10000be4:	601a      	str	r2, [r3, #0]

    ret = 0;
10000be6:	2300      	movs	r3, #0
10000be8:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN POST_MAILBOX_POLL */

  /* USER CODE END  POST_MAILBOX_POLL */

  return ret;
10000bea:	68fb      	ldr	r3, [r7, #12]
}
10000bec:	4618      	mov	r0, r3
10000bee:	3710      	adds	r7, #16
10000bf0:	46bd      	mov	sp, r7
10000bf2:	bd80      	pop	{r7, pc}
10000bf4:	100206c0 	.word	0x100206c0
10000bf8:	100206c4 	.word	0x100206c4

10000bfc <MAILBOX_Notify>:
  * @brief  Callback function called by OpenAMP MW to notify message processing
  * @param  VRING id
  * @retval Operation result
  */
int MAILBOX_Notify(void *priv, uint32_t id)
{
10000bfc:	b590      	push	{r4, r7, lr}
10000bfe:	b085      	sub	sp, #20
10000c00:	af00      	add	r7, sp, #0
10000c02:	6078      	str	r0, [r7, #4]
10000c04:	6039      	str	r1, [r7, #0]
   /* USER CODE BEGIN PRE_MAILBOX_NOTIFY */

   /* USER CODE END  PRE_MAILBOX_NOTIFY */

  /* Called after virtqueue processing: time to inform the remote */
  if (id == VRING0_ID) {
10000c06:	683b      	ldr	r3, [r7, #0]
10000c08:	2b00      	cmp	r3, #0
10000c0a:	d102      	bne.n	10000c12 <MAILBOX_Notify+0x16>
    channel = IPCC_CHANNEL_1;
10000c0c:	2300      	movs	r3, #0
10000c0e:	60fb      	str	r3, [r7, #12]
10000c10:	e020      	b.n	10000c54 <MAILBOX_Notify+0x58>
    OPENAMP_log_dbg("Send msg on ch_1\r\n");
  }
  else if (id == VRING1_ID) {
10000c12:	683b      	ldr	r3, [r7, #0]
10000c14:	2b01      	cmp	r3, #1
10000c16:	d102      	bne.n	10000c1e <MAILBOX_Notify+0x22>
    /* Note: the OpenAMP framework never notifies this */
    channel = IPCC_CHANNEL_2;
10000c18:	2301      	movs	r3, #1
10000c1a:	60fb      	str	r3, [r7, #12]
10000c1c:	e01a      	b.n	10000c54 <MAILBOX_Notify+0x58>
    OPENAMP_log_dbg("Send 'buff free' on ch_2\r\n");
  }
  else {
    OPENAMP_log_err("invalid vring (%d)\r\n", (int)id);
10000c1e:	f000 fc89 	bl	10001534 <HAL_GetTick>
10000c22:	4603      	mov	r3, r0
10000c24:	4a19      	ldr	r2, [pc, #100]	; (10000c8c <MAILBOX_Notify+0x90>)
10000c26:	fba2 2303 	umull	r2, r3, r2, r3
10000c2a:	099c      	lsrs	r4, r3, #6
10000c2c:	f000 fc82 	bl	10001534 <HAL_GetTick>
10000c30:	4603      	mov	r3, r0
10000c32:	4a16      	ldr	r2, [pc, #88]	; (10000c8c <MAILBOX_Notify+0x90>)
10000c34:	fba2 1203 	umull	r1, r2, r2, r3
10000c38:	0992      	lsrs	r2, r2, #6
10000c3a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
10000c3e:	fb01 f202 	mul.w	r2, r1, r2
10000c42:	1a9a      	subs	r2, r3, r2
10000c44:	683b      	ldr	r3, [r7, #0]
10000c46:	4621      	mov	r1, r4
10000c48:	4811      	ldr	r0, [pc, #68]	; (10000c90 <MAILBOX_Notify+0x94>)
10000c4a:	f005 fbeb 	bl	10006424 <iprintf>
    return -1;
10000c4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000c52:	e016      	b.n	10000c82 <MAILBOX_Notify+0x86>
  }

  /* Check that the channel is free (otherwise wait until it is) */
  if (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED) {
10000c54:	2200      	movs	r2, #0
10000c56:	68f9      	ldr	r1, [r7, #12]
10000c58:	480e      	ldr	r0, [pc, #56]	; (10000c94 <MAILBOX_Notify+0x98>)
10000c5a:	f001 f81b 	bl	10001c94 <HAL_IPCC_GetChannelStatus>
10000c5e:	4603      	mov	r3, r0
10000c60:	2b01      	cmp	r3, #1
10000c62:	d108      	bne.n	10000c76 <MAILBOX_Notify+0x7a>
    OPENAMP_log_dbg("Waiting for channel to be freed\r\n");
    while (HAL_IPCC_GetChannelStatus(&hipcc, channel, IPCC_CHANNEL_DIR_TX) == IPCC_CHANNEL_STATUS_OCCUPIED)
10000c64:	bf00      	nop
10000c66:	2200      	movs	r2, #0
10000c68:	68f9      	ldr	r1, [r7, #12]
10000c6a:	480a      	ldr	r0, [pc, #40]	; (10000c94 <MAILBOX_Notify+0x98>)
10000c6c:	f001 f812 	bl	10001c94 <HAL_IPCC_GetChannelStatus>
10000c70:	4603      	mov	r3, r0
10000c72:	2b01      	cmp	r3, #1
10000c74:	d0f7      	beq.n	10000c66 <MAILBOX_Notify+0x6a>
      ;
  }

  /* Inform A7 (either new message, or buf free) */
  HAL_IPCC_NotifyCPU(&hipcc, channel, IPCC_CHANNEL_DIR_TX);
10000c76:	2200      	movs	r2, #0
10000c78:	68f9      	ldr	r1, [r7, #12]
10000c7a:	4806      	ldr	r0, [pc, #24]	; (10000c94 <MAILBOX_Notify+0x98>)
10000c7c:	f001 f83e 	bl	10001cfc <HAL_IPCC_NotifyCPU>

 /* USER CODE BEGIN POST_MAILBOX_NOTIFY */

 /* USER CODE END  POST_MAILBOX_NOTIFY */

  return 0;
10000c80:	2300      	movs	r3, #0
}
10000c82:	4618      	mov	r0, r3
10000c84:	3714      	adds	r7, #20
10000c86:	46bd      	mov	sp, r7
10000c88:	bd90      	pop	{r4, r7, pc}
10000c8a:	bf00      	nop
10000c8c:	10624dd3 	.word	0x10624dd3
10000c90:	10007394 	.word	0x10007394
10000c94:	100201d8 	.word	0x100201d8

10000c98 <IPCC_channel1_callback>:

/* USER CODE END 0 */
/* Callback from IPCC Interrupt Handler: Master Processor informs that there are some free buffers */
void IPCC_channel1_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000c98:	b580      	push	{r7, lr}
10000c9a:	b084      	sub	sp, #16
10000c9c:	af00      	add	r7, sp, #0
10000c9e:	60f8      	str	r0, [r7, #12]
10000ca0:	60b9      	str	r1, [r7, #8]
10000ca2:	4613      	mov	r3, r2
10000ca4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL1_CALLBACK */

  if (msg_received_ch1 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel1_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch1);

  msg_received_ch1 = MBOX_BUF_FREE;
10000ca6:	4b06      	ldr	r3, [pc, #24]	; (10000cc0 <IPCC_channel1_callback+0x28>)
10000ca8:	2202      	movs	r2, #2
10000caa:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the 'buff free' msg */
  OPENAMP_log_dbg("Ack 'buff free' message on ch1\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
10000cac:	2201      	movs	r2, #1
10000cae:	68b9      	ldr	r1, [r7, #8]
10000cb0:	68f8      	ldr	r0, [r7, #12]
10000cb2:	f001 f823 	bl	10001cfc <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL1_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL1_CALLBACK */
}
10000cb6:	bf00      	nop
10000cb8:	3710      	adds	r7, #16
10000cba:	46bd      	mov	sp, r7
10000cbc:	bd80      	pop	{r7, pc}
10000cbe:	bf00      	nop
10000cc0:	100206c0 	.word	0x100206c0

10000cc4 <IPCC_channel2_callback>:

/* Callback from IPCC Interrupt Handler: new message received from Master Processor */
void IPCC_channel2_callback(IPCC_HandleTypeDef * hipcc,
         uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10000cc4:	b580      	push	{r7, lr}
10000cc6:	b084      	sub	sp, #16
10000cc8:	af00      	add	r7, sp, #0
10000cca:	60f8      	str	r0, [r7, #12]
10000ccc:	60b9      	str	r1, [r7, #8]
10000cce:	4613      	mov	r3, r2
10000cd0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END  PRE_MAILBOX_CHANNEL2_CALLBACK */

  if (msg_received_ch2 != MBOX_NO_MSG)
    OPENAMP_log_dbg("IPCC_channel2_callback: previous IRQ not treated (status = %d)\r\n", msg_received_ch2);

  msg_received_ch2 = MBOX_NEW_MSG;
10000cd2:	4b06      	ldr	r3, [pc, #24]	; (10000cec <IPCC_channel2_callback+0x28>)
10000cd4:	2201      	movs	r2, #1
10000cd6:	601a      	str	r2, [r3, #0]

  /* Inform A7 that we have received the new msg */
  OPENAMP_log_dbg("Ack new message on ch2\r\n");
  HAL_IPCC_NotifyCPU(hipcc, ChannelIndex, IPCC_CHANNEL_DIR_RX);
10000cd8:	2201      	movs	r2, #1
10000cda:	68b9      	ldr	r1, [r7, #8]
10000cdc:	68f8      	ldr	r0, [r7, #12]
10000cde:	f001 f80d 	bl	10001cfc <HAL_IPCC_NotifyCPU>

  /* USER CODE BEGIN POST_MAILBOX_CHANNEL2_CALLBACK */

  /* USER CODE END  POST_MAILBOX_CHANNEL2_CALLBACK */
}
10000ce2:	bf00      	nop
10000ce4:	3710      	adds	r7, #16
10000ce6:	46bd      	mov	sp, r7
10000ce8:	bd80      	pop	{r7, pc}
10000cea:	bf00      	nop
10000cec:	100206c4 	.word	0x100206c4

10000cf0 <metal_device_io_region>:
 * @param[in]	index		Region index.
 * @return I/O accessor handle, or NULL on failure.
 */
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
10000cf0:	b480      	push	{r7}
10000cf2:	b083      	sub	sp, #12
10000cf4:	af00      	add	r7, sp, #0
10000cf6:	6078      	str	r0, [r7, #4]
10000cf8:	6039      	str	r1, [r7, #0]
	return (index < device->num_regions
10000cfa:	687b      	ldr	r3, [r7, #4]
10000cfc:	689b      	ldr	r3, [r3, #8]
		? &device->regions[index]
		: NULL);
10000cfe:	683a      	ldr	r2, [r7, #0]
10000d00:	429a      	cmp	r2, r3
10000d02:	d209      	bcs.n	10000d18 <metal_device_io_region+0x28>
10000d04:	683a      	ldr	r2, [r7, #0]
10000d06:	4613      	mov	r3, r2
10000d08:	00db      	lsls	r3, r3, #3
10000d0a:	1a9b      	subs	r3, r3, r2
10000d0c:	00db      	lsls	r3, r3, #3
10000d0e:	3308      	adds	r3, #8
10000d10:	687a      	ldr	r2, [r7, #4]
10000d12:	4413      	add	r3, r2
10000d14:	3304      	adds	r3, #4
10000d16:	e000      	b.n	10000d1a <metal_device_io_region+0x2a>
10000d18:	2300      	movs	r3, #0
}
10000d1a:	4618      	mov	r0, r3
10000d1c:	370c      	adds	r7, #12
10000d1e:	46bd      	mov	sp, r7
10000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
10000d24:	4770      	bx	lr
	...

10000d28 <OPENAMP_shmem_init>:
/* USER CODE BEGIN PFP */

/* USER CODE END PFP */

static int OPENAMP_shmem_init(int RPMsgRole)
{
10000d28:	b590      	push	{r4, r7, lr}
10000d2a:	b08d      	sub	sp, #52	; 0x34
10000d2c:	af04      	add	r7, sp, #16
10000d2e:	6078      	str	r0, [r7, #4]
  int status = 0;
10000d30:	2300      	movs	r3, #0
10000d32:	61fb      	str	r3, [r7, #28]
  struct metal_device *device = NULL;
10000d34:	2300      	movs	r3, #0
10000d36:	61bb      	str	r3, [r7, #24]
  struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
10000d38:	4a41      	ldr	r2, [pc, #260]	; (10000e40 <OPENAMP_shmem_init+0x118>)
10000d3a:	f107 0310 	add.w	r3, r7, #16
10000d3e:	e892 0003 	ldmia.w	r2, {r0, r1}
10000d42:	e883 0003 	stmia.w	r3, {r0, r1}
  void* rsc_tab_addr = NULL;
10000d46:	2300      	movs	r3, #0
10000d48:	60fb      	str	r3, [r7, #12]
  int rsc_size = 0;
10000d4a:	2300      	movs	r3, #0
10000d4c:	60bb      	str	r3, [r7, #8]


  /* USER CODE BEGIN PRE_LIB_METAL_INIT */

  /* USER CODE END  PRE_LIB_METAL_INIT */
  metal_init(&metal_params);
10000d4e:	f107 0310 	add.w	r3, r7, #16
10000d52:	4618      	mov	r0, r3
10000d54:	f003 f8f4 	bl	10003f40 <metal_init>

  status = metal_register_generic_device(&shm_device);
10000d58:	483a      	ldr	r0, [pc, #232]	; (10000e44 <OPENAMP_shmem_init+0x11c>)
10000d5a:	f003 f80f 	bl	10003d7c <metal_register_generic_device>
10000d5e:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
10000d60:	69fb      	ldr	r3, [r7, #28]
10000d62:	2b00      	cmp	r3, #0
10000d64:	d001      	beq.n	10000d6a <OPENAMP_shmem_init+0x42>
    return status;
10000d66:	69fb      	ldr	r3, [r7, #28]
10000d68:	e066      	b.n	10000e38 <OPENAMP_shmem_init+0x110>
  }

  status = metal_device_open("generic", SHM_DEVICE_NAME, &device);
10000d6a:	f107 0318 	add.w	r3, r7, #24
10000d6e:	461a      	mov	r2, r3
10000d70:	4935      	ldr	r1, [pc, #212]	; (10000e48 <OPENAMP_shmem_init+0x120>)
10000d72:	4836      	ldr	r0, [pc, #216]	; (10000e4c <OPENAMP_shmem_init+0x124>)
10000d74:	f002 ffc4 	bl	10003d00 <metal_device_open>
10000d78:	61f8      	str	r0, [r7, #28]
  if (status != 0) {
10000d7a:	69fb      	ldr	r3, [r7, #28]
10000d7c:	2b00      	cmp	r3, #0
10000d7e:	d001      	beq.n	10000d84 <OPENAMP_shmem_init+0x5c>
    return status;
10000d80:	69fb      	ldr	r3, [r7, #28]
10000d82:	e059      	b.n	10000e38 <OPENAMP_shmem_init+0x110>
  }

  shm_physmap = SHM_START_ADDRESS;
10000d84:	4a32      	ldr	r2, [pc, #200]	; (10000e50 <OPENAMP_shmem_init+0x128>)
10000d86:	4b33      	ldr	r3, [pc, #204]	; (10000e54 <OPENAMP_shmem_init+0x12c>)
10000d88:	601a      	str	r2, [r3, #0]
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
10000d8a:	69bb      	ldr	r3, [r7, #24]
10000d8c:	f103 000c 	add.w	r0, r3, #12
                SHM_SIZE, (unsigned int)-1, 0, NULL);
10000d90:	4a31      	ldr	r2, [pc, #196]	; (10000e58 <OPENAMP_shmem_init+0x130>)
10000d92:	4b2f      	ldr	r3, [pc, #188]	; (10000e50 <OPENAMP_shmem_init+0x128>)
10000d94:	1ad3      	subs	r3, r2, r3
  metal_io_init(&device->regions[0], (void *)SHM_START_ADDRESS, &shm_physmap,
10000d96:	461a      	mov	r2, r3
10000d98:	2300      	movs	r3, #0
10000d9a:	9302      	str	r3, [sp, #8]
10000d9c:	2300      	movs	r3, #0
10000d9e:	9301      	str	r3, [sp, #4]
10000da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000da4:	9300      	str	r3, [sp, #0]
10000da6:	4613      	mov	r3, r2
10000da8:	4a2a      	ldr	r2, [pc, #168]	; (10000e54 <OPENAMP_shmem_init+0x12c>)
10000daa:	4929      	ldr	r1, [pc, #164]	; (10000e50 <OPENAMP_shmem_init+0x128>)
10000dac:	f003 f916 	bl	10003fdc <metal_io_init>

  /* USER CODE BEGIN PRE_SHM_IO_INIT */

  /* USER CODE END PRE_SHM_IO_INIT */
  shm_io = metal_device_io_region(device, 0);
10000db0:	69bb      	ldr	r3, [r7, #24]
10000db2:	2100      	movs	r1, #0
10000db4:	4618      	mov	r0, r3
10000db6:	f7ff ff9b 	bl	10000cf0 <metal_device_io_region>
10000dba:	4603      	mov	r3, r0
10000dbc:	4a27      	ldr	r2, [pc, #156]	; (10000e5c <OPENAMP_shmem_init+0x134>)
10000dbe:	6013      	str	r3, [r2, #0]
  if (shm_io == NULL) {
10000dc0:	4b26      	ldr	r3, [pc, #152]	; (10000e5c <OPENAMP_shmem_init+0x134>)
10000dc2:	681b      	ldr	r3, [r3, #0]
10000dc4:	2b00      	cmp	r3, #0
10000dc6:	d102      	bne.n	10000dce <OPENAMP_shmem_init+0xa6>
    return -1;
10000dc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000dcc:	e034      	b.n	10000e38 <OPENAMP_shmem_init+0x110>
  /* USER CODE BEGIN POST_SHM_IO_INIT */

  /* USER CODE END POST_SHM_IO_INIT */

  /* Initialize resources table variables */
  resource_table_init(RPMsgRole, &rsc_tab_addr, &rsc_size);
10000dce:	f107 0208 	add.w	r2, r7, #8
10000dd2:	f107 030c 	add.w	r3, r7, #12
10000dd6:	4619      	mov	r1, r3
10000dd8:	6878      	ldr	r0, [r7, #4]
10000dda:	f000 f935 	bl	10001048 <resource_table_init>
  rsc_table = (struct shared_resource_table *)rsc_tab_addr;
10000dde:	68fb      	ldr	r3, [r7, #12]
10000de0:	4a1f      	ldr	r2, [pc, #124]	; (10000e60 <OPENAMP_shmem_init+0x138>)
10000de2:	6013      	str	r3, [r2, #0]
  if (!rsc_table)
10000de4:	4b1e      	ldr	r3, [pc, #120]	; (10000e60 <OPENAMP_shmem_init+0x138>)
10000de6:	681b      	ldr	r3, [r3, #0]
10000de8:	2b00      	cmp	r3, #0
10000dea:	d102      	bne.n	10000df2 <OPENAMP_shmem_init+0xca>
  {
    return -1;
10000dec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000df0:	e022      	b.n	10000e38 <OPENAMP_shmem_init+0x110>

  /* USER CODE BEGIN POST_RSC_TABLE_INIT */

  /* USER CODE END  POST_RSC_TABLE_INIT */

  metal_io_init(&device->regions[1], rsc_table,
10000df2:	69bb      	ldr	r3, [r7, #24]
10000df4:	f103 0044 	add.w	r0, r3, #68	; 0x44
10000df8:	4b19      	ldr	r3, [pc, #100]	; (10000e60 <OPENAMP_shmem_init+0x138>)
10000dfa:	6819      	ldr	r1, [r3, #0]
10000dfc:	4b18      	ldr	r3, [pc, #96]	; (10000e60 <OPENAMP_shmem_init+0x138>)
10000dfe:	681a      	ldr	r2, [r3, #0]
10000e00:	68bb      	ldr	r3, [r7, #8]
10000e02:	461c      	mov	r4, r3
10000e04:	2300      	movs	r3, #0
10000e06:	9302      	str	r3, [sp, #8]
10000e08:	2300      	movs	r3, #0
10000e0a:	9301      	str	r3, [sp, #4]
10000e0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000e10:	9300      	str	r3, [sp, #0]
10000e12:	4623      	mov	r3, r4
10000e14:	f003 f8e2 	bl	10003fdc <metal_io_init>
               (metal_phys_addr_t *)rsc_table, rsc_size, -1U, 0, NULL);

  /* USER CODE BEGIN POST_METAL_IO_INIT */

  /* USER CODE END  POST_METAL_IO_INIT */
  rsc_io = metal_device_io_region(device, 1);
10000e18:	69bb      	ldr	r3, [r7, #24]
10000e1a:	2101      	movs	r1, #1
10000e1c:	4618      	mov	r0, r3
10000e1e:	f7ff ff67 	bl	10000cf0 <metal_device_io_region>
10000e22:	4603      	mov	r3, r0
10000e24:	4a0f      	ldr	r2, [pc, #60]	; (10000e64 <OPENAMP_shmem_init+0x13c>)
10000e26:	6013      	str	r3, [r2, #0]
  if (rsc_io == NULL) {
10000e28:	4b0e      	ldr	r3, [pc, #56]	; (10000e64 <OPENAMP_shmem_init+0x13c>)
10000e2a:	681b      	ldr	r3, [r3, #0]
10000e2c:	2b00      	cmp	r3, #0
10000e2e:	d102      	bne.n	10000e36 <OPENAMP_shmem_init+0x10e>
    return -1;
10000e30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000e34:	e000      	b.n	10000e38 <OPENAMP_shmem_init+0x110>
  }

  /* USER CODE BEGIN POST_RSC_IO_INIT */

  /* USER CODE END  POST_RSC_IO_INIT */
  return 0;
10000e36:	2300      	movs	r3, #0
}
10000e38:	4618      	mov	r0, r3
10000e3a:	3724      	adds	r7, #36	; 0x24
10000e3c:	46bd      	mov	sp, r7
10000e3e:	bd90      	pop	{r4, r7, pc}
10000e40:	100073d4 	.word	0x100073d4
10000e44:	10020000 	.word	0x10020000
10000e48:	100073c0 	.word	0x100073c0
10000e4c:	100073cc 	.word	0x100073cc
10000e50:	10040000 	.word	0x10040000
10000e54:	1002076c 	.word	0x1002076c
10000e58:	10048000 	.word	0x10048000
10000e5c:	100206c8 	.word	0x100206c8
10000e60:	100206d0 	.word	0x100206d0
10000e64:	100206cc 	.word	0x100206cc

10000e68 <MX_OPENAMP_Init>:

int MX_OPENAMP_Init(int RPMsgRole, rpmsg_ns_bind_cb ns_bind_cb)
{
10000e68:	b590      	push	{r4, r7, lr}
10000e6a:	b08b      	sub	sp, #44	; 0x2c
10000e6c:	af04      	add	r7, sp, #16
10000e6e:	6078      	str	r0, [r7, #4]
10000e70:	6039      	str	r1, [r7, #0]
  struct fw_rsc_vdev_vring *vring_rsc = NULL;
10000e72:	2300      	movs	r3, #0
10000e74:	617b      	str	r3, [r7, #20]
  struct virtio_device *vdev = NULL;
10000e76:	2300      	movs	r3, #0
10000e78:	613b      	str	r3, [r7, #16]
  int status = 0;
10000e7a:	2300      	movs	r3, #0
10000e7c:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN MAILBOX_Init */

  /* USER CODE END MAIL_BOX_Init */

  MAILBOX_Init();
10000e7e:	f7ff fe37 	bl	10000af0 <MAILBOX_Init>

  /* Libmetal Initilalization */
  status = OPENAMP_shmem_init(RPMsgRole);
10000e82:	6878      	ldr	r0, [r7, #4]
10000e84:	f7ff ff50 	bl	10000d28 <OPENAMP_shmem_init>
10000e88:	60f8      	str	r0, [r7, #12]
  if(status)
10000e8a:	68fb      	ldr	r3, [r7, #12]
10000e8c:	2b00      	cmp	r3, #0
10000e8e:	d001      	beq.n	10000e94 <MX_OPENAMP_Init+0x2c>
  {
    return status;
10000e90:	68fb      	ldr	r3, [r7, #12]
10000e92:	e068      	b.n	10000f66 <MX_OPENAMP_Init+0xfe>
  }

  /* USER CODE BEGIN  PRE_VIRTIO_INIT */

  /* USER CODE END PRE_VIRTIO_INIT */
  vdev = rproc_virtio_create_vdev(RPMsgRole, VDEV_ID, &rsc_table->vdev,
10000e94:	6878      	ldr	r0, [r7, #4]
10000e96:	4b36      	ldr	r3, [pc, #216]	; (10000f70 <MX_OPENAMP_Init+0x108>)
10000e98:	681b      	ldr	r3, [r3, #0]
10000e9a:	f103 0218 	add.w	r2, r3, #24
10000e9e:	4b35      	ldr	r3, [pc, #212]	; (10000f74 <MX_OPENAMP_Init+0x10c>)
10000ea0:	681b      	ldr	r3, [r3, #0]
10000ea2:	2100      	movs	r1, #0
10000ea4:	9102      	str	r1, [sp, #8]
10000ea6:	4934      	ldr	r1, [pc, #208]	; (10000f78 <MX_OPENAMP_Init+0x110>)
10000ea8:	9101      	str	r1, [sp, #4]
10000eaa:	2100      	movs	r1, #0
10000eac:	9100      	str	r1, [sp, #0]
10000eae:	21ff      	movs	r1, #255	; 0xff
10000eb0:	f003 fc2a 	bl	10004708 <rproc_virtio_create_vdev>
10000eb4:	6138      	str	r0, [r7, #16]
                                  rsc_io, NULL, MAILBOX_Notify, NULL);
  if (vdev == NULL)
10000eb6:	693b      	ldr	r3, [r7, #16]
10000eb8:	2b00      	cmp	r3, #0
10000eba:	d102      	bne.n	10000ec2 <MX_OPENAMP_Init+0x5a>
  {
    return -1;
10000ebc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000ec0:	e051      	b.n	10000f66 <MX_OPENAMP_Init+0xfe>
  }


  rproc_virtio_wait_remote_ready(vdev);
10000ec2:	6938      	ldr	r0, [r7, #16]
10000ec4:	f003 fd3b 	bl	1000493e <rproc_virtio_wait_remote_ready>

  /* USER CODE BEGIN  POST_VIRTIO_INIT */

  /* USER CODE END POST_VIRTIO_INIT */
  vring_rsc = &rsc_table->vring0;
10000ec8:	4b29      	ldr	r3, [pc, #164]	; (10000f70 <MX_OPENAMP_Init+0x108>)
10000eca:	681b      	ldr	r3, [r3, #0]
10000ecc:	3334      	adds	r3, #52	; 0x34
10000ece:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10000ed0:	697b      	ldr	r3, [r7, #20]
10000ed2:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
10000ed4:	697b      	ldr	r3, [r7, #20]
10000ed6:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10000ed8:	461c      	mov	r4, r3
10000eda:	4b28      	ldr	r3, [pc, #160]	; (10000f7c <MX_OPENAMP_Init+0x114>)
10000edc:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
10000ede:	697a      	ldr	r2, [r7, #20]
10000ee0:	6892      	ldr	r2, [r2, #8]
10000ee2:	6979      	ldr	r1, [r7, #20]
10000ee4:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 0, vring_rsc->notifyid,
10000ee6:	9102      	str	r1, [sp, #8]
10000ee8:	9201      	str	r2, [sp, #4]
10000eea:	9300      	str	r3, [sp, #0]
10000eec:	4623      	mov	r3, r4
10000eee:	4602      	mov	r2, r0
10000ef0:	2100      	movs	r1, #0
10000ef2:	6938      	ldr	r0, [r7, #16]
10000ef4:	f003 fcb6 	bl	10004864 <rproc_virtio_init_vring>
10000ef8:	60f8      	str	r0, [r7, #12]
  if (status != 0)
10000efa:	68fb      	ldr	r3, [r7, #12]
10000efc:	2b00      	cmp	r3, #0
10000efe:	d001      	beq.n	10000f04 <MX_OPENAMP_Init+0x9c>
  {
    return status;
10000f00:	68fb      	ldr	r3, [r7, #12]
10000f02:	e030      	b.n	10000f66 <MX_OPENAMP_Init+0xfe>


  /* USER CODE BEGIN  POST_VRING0_INIT */

  /* USER CODE END POST_VRING0_INIT */
  vring_rsc = &rsc_table->vring1;
10000f04:	4b1a      	ldr	r3, [pc, #104]	; (10000f70 <MX_OPENAMP_Init+0x108>)
10000f06:	681b      	ldr	r3, [r3, #0]
10000f08:	3348      	adds	r3, #72	; 0x48
10000f0a:	617b      	str	r3, [r7, #20]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10000f0c:	697b      	ldr	r3, [r7, #20]
10000f0e:	68d8      	ldr	r0, [r3, #12]
                                   (void *)vring_rsc->da, shm_io,
10000f10:	697b      	ldr	r3, [r7, #20]
10000f12:	681b      	ldr	r3, [r3, #0]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10000f14:	461c      	mov	r4, r3
10000f16:	4b19      	ldr	r3, [pc, #100]	; (10000f7c <MX_OPENAMP_Init+0x114>)
10000f18:	681b      	ldr	r3, [r3, #0]
                                   vring_rsc->num, vring_rsc->align);
10000f1a:	697a      	ldr	r2, [r7, #20]
10000f1c:	6892      	ldr	r2, [r2, #8]
10000f1e:	6979      	ldr	r1, [r7, #20]
10000f20:	6849      	ldr	r1, [r1, #4]
  status = rproc_virtio_init_vring(vdev, 1, vring_rsc->notifyid,
10000f22:	9102      	str	r1, [sp, #8]
10000f24:	9201      	str	r2, [sp, #4]
10000f26:	9300      	str	r3, [sp, #0]
10000f28:	4623      	mov	r3, r4
10000f2a:	4602      	mov	r2, r0
10000f2c:	2101      	movs	r1, #1
10000f2e:	6938      	ldr	r0, [r7, #16]
10000f30:	f003 fc98 	bl	10004864 <rproc_virtio_init_vring>
10000f34:	60f8      	str	r0, [r7, #12]
  if (status != 0)
10000f36:	68fb      	ldr	r3, [r7, #12]
10000f38:	2b00      	cmp	r3, #0
10000f3a:	d001      	beq.n	10000f40 <MX_OPENAMP_Init+0xd8>
  {
    return status;
10000f3c:	68fb      	ldr	r3, [r7, #12]
10000f3e:	e012      	b.n	10000f66 <MX_OPENAMP_Init+0xfe>
  /* USER CODE BEGIN  POST_VRING1_INIT */

  /* USER CODE END POST_VRING1_INIT */

  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
                             (size_t)SHM_SIZE);
10000f40:	4a0f      	ldr	r2, [pc, #60]	; (10000f80 <MX_OPENAMP_Init+0x118>)
10000f42:	4b10      	ldr	r3, [pc, #64]	; (10000f84 <MX_OPENAMP_Init+0x11c>)
10000f44:	1ad3      	subs	r3, r2, r3
  rpmsg_virtio_init_shm_pool(&shpool, (void *)VRING_BUFF_ADDRESS,
10000f46:	461a      	mov	r2, r3
10000f48:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
10000f4c:	480e      	ldr	r0, [pc, #56]	; (10000f88 <MX_OPENAMP_Init+0x120>)
10000f4e:	f004 f98e 	bl	1000526e <rpmsg_virtio_init_shm_pool>
  rpmsg_init_vdev(&rvdev, vdev, ns_bind_cb, shm_io, &shpool);
10000f52:	4b0a      	ldr	r3, [pc, #40]	; (10000f7c <MX_OPENAMP_Init+0x114>)
10000f54:	681b      	ldr	r3, [r3, #0]
10000f56:	4a0c      	ldr	r2, [pc, #48]	; (10000f88 <MX_OPENAMP_Init+0x120>)
10000f58:	9200      	str	r2, [sp, #0]
10000f5a:	683a      	ldr	r2, [r7, #0]
10000f5c:	6939      	ldr	r1, [r7, #16]
10000f5e:	480b      	ldr	r0, [pc, #44]	; (10000f8c <MX_OPENAMP_Init+0x124>)
10000f60:	f004 fc82 	bl	10005868 <rpmsg_init_vdev>

  /* USER CODE BEGIN POST_RPMSG_INIT */

  /* USER CODE END POST_RPMSG_INIT */

  return 0;
10000f64:	2300      	movs	r3, #0
}
10000f66:	4618      	mov	r0, r3
10000f68:	371c      	adds	r7, #28
10000f6a:	46bd      	mov	sp, r7
10000f6c:	bd90      	pop	{r4, r7, pc}
10000f6e:	bf00      	nop
10000f70:	100206d0 	.word	0x100206d0
10000f74:	100206cc 	.word	0x100206cc
10000f78:	10000bfd 	.word	0x10000bfd
10000f7c:	100206c8 	.word	0x100206c8
10000f80:	10048000 	.word	0x10048000
10000f84:	10040000 	.word	0x10040000
10000f88:	100206d4 	.word	0x100206d4
10000f8c:	100206e0 	.word	0x100206e0

10000f90 <OPENAMP_create_endpoint>:
}

int OPENAMP_create_endpoint(struct rpmsg_endpoint *ept, const char *name,
                            uint32_t dest, rpmsg_ept_cb cb,
                            rpmsg_ns_unbind_cb unbind_cb)
{
10000f90:	b580      	push	{r7, lr}
10000f92:	b08a      	sub	sp, #40	; 0x28
10000f94:	af04      	add	r7, sp, #16
10000f96:	60f8      	str	r0, [r7, #12]
10000f98:	60b9      	str	r1, [r7, #8]
10000f9a:	607a      	str	r2, [r7, #4]
10000f9c:	603b      	str	r3, [r7, #0]
  int ret = 0;
10000f9e:	2300      	movs	r3, #0
10000fa0:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN PRE_EP_CREATE */

  /* USER CODE END PRE_EP_CREATE */

  ret = rpmsg_create_ept(ept, &rvdev.rdev, name, RPMSG_ADDR_ANY, dest, cb,
10000fa2:	6a3b      	ldr	r3, [r7, #32]
10000fa4:	9302      	str	r3, [sp, #8]
10000fa6:	683b      	ldr	r3, [r7, #0]
10000fa8:	9301      	str	r3, [sp, #4]
10000faa:	687b      	ldr	r3, [r7, #4]
10000fac:	9300      	str	r3, [sp, #0]
10000fae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000fb2:	68ba      	ldr	r2, [r7, #8]
10000fb4:	4904      	ldr	r1, [pc, #16]	; (10000fc8 <OPENAMP_create_endpoint+0x38>)
10000fb6:	68f8      	ldr	r0, [r7, #12]
10000fb8:	f003 ff8e 	bl	10004ed8 <rpmsg_create_ept>
10000fbc:	6178      	str	r0, [r7, #20]
		          unbind_cb);

  /* USER CODE BEGIN POST_EP_CREATE */

  /* USER CODE END POST_EP_CREATE */
  return ret;
10000fbe:	697b      	ldr	r3, [r7, #20]
}
10000fc0:	4618      	mov	r0, r3
10000fc2:	3718      	adds	r7, #24
10000fc4:	46bd      	mov	sp, r7
10000fc6:	bd80      	pop	{r7, pc}
10000fc8:	100206e0 	.word	0x100206e0

10000fcc <OPENAMP_check_for_message>:

void OPENAMP_check_for_message(void)
{
10000fcc:	b580      	push	{r7, lr}
10000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MSG_CHECK */

  /* USER CODE END MSG_CHECK */
  MAILBOX_Poll(rvdev.vdev);
10000fd0:	4b03      	ldr	r3, [pc, #12]	; (10000fe0 <OPENAMP_check_for_message+0x14>)
10000fd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
10000fd4:	4618      	mov	r0, r3
10000fd6:	f7ff fde7 	bl	10000ba8 <MAILBOX_Poll>
}
10000fda:	bf00      	nop
10000fdc:	bd80      	pop	{r7, pc}
10000fde:	bf00      	nop
10000fe0:	100206e0 	.word	0x100206e0

10000fe4 <log_buff>:

#if defined (__LOG_TRACE_IO_)
char system_log_buf[SYSTEM_TRACE_BUF_SZ];

__weak void log_buff(int ch)
{
10000fe4:	b480      	push	{r7}
10000fe6:	b083      	sub	sp, #12
10000fe8:	af00      	add	r7, sp, #0
10000fea:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
 static int offset = 0;

	if (offset + 1 >= SYSTEM_TRACE_BUF_SZ)
10000fec:	4b0e      	ldr	r3, [pc, #56]	; (10001028 <log_buff+0x44>)
10000fee:	681b      	ldr	r3, [r3, #0]
10000ff0:	f240 72fe 	movw	r2, #2046	; 0x7fe
10000ff4:	4293      	cmp	r3, r2
10000ff6:	dd02      	ble.n	10000ffe <log_buff+0x1a>
		offset = 0;
10000ff8:	4b0b      	ldr	r3, [pc, #44]	; (10001028 <log_buff+0x44>)
10000ffa:	2200      	movs	r2, #0
10000ffc:	601a      	str	r2, [r3, #0]

	system_log_buf[offset] = ch;
10000ffe:	4b0a      	ldr	r3, [pc, #40]	; (10001028 <log_buff+0x44>)
10001000:	681b      	ldr	r3, [r3, #0]
10001002:	687a      	ldr	r2, [r7, #4]
10001004:	b2d1      	uxtb	r1, r2
10001006:	4a09      	ldr	r2, [pc, #36]	; (1000102c <log_buff+0x48>)
10001008:	54d1      	strb	r1, [r2, r3]
	system_log_buf[offset++ + 1] = '\0';
1000100a:	4b07      	ldr	r3, [pc, #28]	; (10001028 <log_buff+0x44>)
1000100c:	681b      	ldr	r3, [r3, #0]
1000100e:	1c5a      	adds	r2, r3, #1
10001010:	4905      	ldr	r1, [pc, #20]	; (10001028 <log_buff+0x44>)
10001012:	600a      	str	r2, [r1, #0]
10001014:	3301      	adds	r3, #1
10001016:	4a05      	ldr	r2, [pc, #20]	; (1000102c <log_buff+0x48>)
10001018:	2100      	movs	r1, #0
1000101a:	54d1      	strb	r1, [r2, r3]
}
1000101c:	bf00      	nop
1000101e:	370c      	adds	r7, #12
10001020:	46bd      	mov	sp, r7
10001022:	f85d 7b04 	ldr.w	r7, [sp], #4
10001026:	4770      	bx	lr
10001028:	10020f70 	.word	0x10020f70
1000102c:	10020770 	.word	0x10020770

10001030 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __attribute__(( weak )) fputc(int ch, FILE *f)
#endif /* __GNUC__ */

#if defined (__LOG_UART_IO_) || defined (__LOG_TRACE_IO_)
PUTCHAR_PROTOTYPE
{
10001030:	b580      	push	{r7, lr}
10001032:	b082      	sub	sp, #8
10001034:	af00      	add	r7, sp, #0
10001036:	6078      	str	r0, [r7, #4]
#if defined (__LOG_UART_IO_)
extern UART_HandleTypeDef huart;
  HAL_UART_Transmit(&huart, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
#endif
#if defined (__LOG_TRACE_IO_)
	log_buff(ch);
10001038:	6878      	ldr	r0, [r7, #4]
1000103a:	f7ff ffd3 	bl	10000fe4 <log_buff>
#endif
	return ch;
1000103e:	687b      	ldr	r3, [r7, #4]
}
10001040:	4618      	mov	r0, r3
10001042:	3708      	adds	r7, #8
10001044:	46bd      	mov	sp, r7
10001046:	bd80      	pop	{r7, pc}

10001048 <resource_table_init>:
#endif
} ;
#endif

void resource_table_init(int RPMsgRole, void **table_ptr, int *length)
{
10001048:	b480      	push	{r7}
1000104a:	b085      	sub	sp, #20
1000104c:	af00      	add	r7, sp, #0
1000104e:	60f8      	str	r0, [r7, #12]
10001050:	60b9      	str	r1, [r7, #8]
10001052:	607a      	str	r2, [r7, #4]
#endif
#endif
#endif

  (void)RPMsgRole;
  *length = sizeof(resource_table);
10001054:	687b      	ldr	r3, [r7, #4]
10001056:	228c      	movs	r2, #140	; 0x8c
10001058:	601a      	str	r2, [r3, #0]
  *table_ptr = (void *)&resource_table;
1000105a:	68bb      	ldr	r3, [r7, #8]
1000105c:	4a03      	ldr	r2, [pc, #12]	; (1000106c <resource_table_init+0x24>)
1000105e:	601a      	str	r2, [r3, #0]
}
10001060:	bf00      	nop
10001062:	3714      	adds	r7, #20
10001064:	46bd      	mov	sp, r7
10001066:	f85d 7b04 	ldr.w	r7, [sp], #4
1000106a:	4770      	bx	lr
1000106c:	10020130 	.word	0x10020130

10001070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10001070:	b480      	push	{r7}
10001072:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
10001074:	bf00      	nop
10001076:	46bd      	mov	sp, r7
10001078:	f85d 7b04 	ldr.w	r7, [sp], #4
1000107c:	4770      	bx	lr
	...

10001080 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
10001080:	b580      	push	{r7, lr}
10001082:	b082      	sub	sp, #8
10001084:	af00      	add	r7, sp, #0
10001086:	6078      	str	r0, [r7, #4]

  if(hipcc->Instance==IPCC)
10001088:	687b      	ldr	r3, [r7, #4]
1000108a:	681b      	ldr	r3, [r3, #0]
1000108c:	4a0a      	ldr	r2, [pc, #40]	; (100010b8 <HAL_IPCC_MspInit+0x38>)
1000108e:	4293      	cmp	r3, r2
10001090:	d10d      	bne.n	100010ae <HAL_IPCC_MspInit+0x2e>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
10001092:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001096:	f44f 5280 	mov.w	r2, #4096	; 0x1000
1000109a:	f8c3 2aa0 	str.w	r2, [r3, #2720]	; 0xaa0
  /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_RX1_IRQn, DEFAULT_IRQ_PRIO, 0);
1000109e:	2200      	movs	r2, #0
100010a0:	2101      	movs	r1, #1
100010a2:	2067      	movs	r0, #103	; 0x67
100010a4:	f000 fb37 	bl	10001716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_RX1_IRQn);
100010a8:	2067      	movs	r0, #103	; 0x67
100010aa:	f000 fb50 	bl	1000174e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
}

}
100010ae:	bf00      	nop
100010b0:	3708      	adds	r7, #8
100010b2:	46bd      	mov	sp, r7
100010b4:	bd80      	pop	{r7, pc}
100010b6:	bf00      	nop
100010b8:	4c001000 	.word	0x4c001000

100010bc <NMI_Handler>:
/******************************************************************************/
/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
100010bc:	b480      	push	{r7}
100010be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
100010c0:	bf00      	nop
100010c2:	46bd      	mov	sp, r7
100010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
100010c8:	4770      	bx	lr

100010ca <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
100010ca:	b480      	push	{r7}
100010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
100010ce:	e7fe      	b.n	100010ce <HardFault_Handler+0x4>

100010d0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
100010d0:	b480      	push	{r7}
100010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
100010d4:	e7fe      	b.n	100010d4 <MemManage_Handler+0x4>

100010d6 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
100010d6:	b480      	push	{r7}
100010d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
100010da:	e7fe      	b.n	100010da <BusFault_Handler+0x4>

100010dc <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
100010dc:	b480      	push	{r7}
100010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
100010e0:	e7fe      	b.n	100010e0 <UsageFault_Handler+0x4>

100010e2 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
100010e2:	b480      	push	{r7}
100010e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
100010e6:	bf00      	nop
100010e8:	46bd      	mov	sp, r7
100010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
100010ee:	4770      	bx	lr

100010f0 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
100010f0:	b480      	push	{r7}
100010f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
100010f4:	bf00      	nop
100010f6:	46bd      	mov	sp, r7
100010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
100010fc:	4770      	bx	lr

100010fe <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
100010fe:	b480      	push	{r7}
10001100:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10001102:	bf00      	nop
10001104:	46bd      	mov	sp, r7
10001106:	f85d 7b04 	ldr.w	r7, [sp], #4
1000110a:	4770      	bx	lr

1000110c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
1000110c:	b580      	push	{r7, lr}
1000110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10001110:	f000 f9fc 	bl	1000150c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10001114:	bf00      	nop
10001116:	bd80      	pop	{r7, pc}

10001118 <IPCC_RX1_IRQHandler>:

/**
  * @brief This function handles IPCC RX1 occupied interrupt.
  */
void IPCC_RX1_IRQHandler(void)
{
10001118:	b580      	push	{r7, lr}
1000111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_RX1_IRQn 0 */
  log_dbg("%s: IT RX1\r\n", __func__);
  /* USER CODE END IPCC_RX1_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
1000111c:	4802      	ldr	r0, [pc, #8]	; (10001128 <IPCC_RX1_IRQHandler+0x10>)
1000111e:	f000 fe33 	bl	10001d88 <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_RX1_IRQn 1 */

  /* USER CODE END IPCC_RX1_IRQn 1 */
}
10001122:	bf00      	nop
10001124:	bd80      	pop	{r7, pc}
10001126:	bf00      	nop
10001128:	100201d8 	.word	0x100201d8

1000112c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
1000112c:	b480      	push	{r7}
1000112e:	af00      	add	r7, sp, #0
	return 1;
10001130:	2301      	movs	r3, #1
}
10001132:	4618      	mov	r0, r3
10001134:	46bd      	mov	sp, r7
10001136:	f85d 7b04 	ldr.w	r7, [sp], #4
1000113a:	4770      	bx	lr

1000113c <_kill>:

int _kill(int pid, int sig)
{
1000113c:	b580      	push	{r7, lr}
1000113e:	b082      	sub	sp, #8
10001140:	af00      	add	r7, sp, #0
10001142:	6078      	str	r0, [r7, #4]
10001144:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
10001146:	f005 fa45 	bl	100065d4 <__errno>
1000114a:	4603      	mov	r3, r0
1000114c:	2216      	movs	r2, #22
1000114e:	601a      	str	r2, [r3, #0]
	return -1;
10001150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
10001154:	4618      	mov	r0, r3
10001156:	3708      	adds	r7, #8
10001158:	46bd      	mov	sp, r7
1000115a:	bd80      	pop	{r7, pc}

1000115c <_exit>:

void _exit (int status)
{
1000115c:	b580      	push	{r7, lr}
1000115e:	b082      	sub	sp, #8
10001160:	af00      	add	r7, sp, #0
10001162:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
10001164:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
10001168:	6878      	ldr	r0, [r7, #4]
1000116a:	f7ff ffe7 	bl	1000113c <_kill>
	while (1) {}		/* Make sure we hang here */
1000116e:	e7fe      	b.n	1000116e <_exit+0x12>

10001170 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
10001170:	b580      	push	{r7, lr}
10001172:	b086      	sub	sp, #24
10001174:	af00      	add	r7, sp, #0
10001176:	60f8      	str	r0, [r7, #12]
10001178:	60b9      	str	r1, [r7, #8]
1000117a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
1000117c:	2300      	movs	r3, #0
1000117e:	617b      	str	r3, [r7, #20]
10001180:	e00a      	b.n	10001198 <_read+0x28>
	{
		*ptr++ = __io_getchar();
10001182:	f3af 8000 	nop.w
10001186:	4601      	mov	r1, r0
10001188:	68bb      	ldr	r3, [r7, #8]
1000118a:	1c5a      	adds	r2, r3, #1
1000118c:	60ba      	str	r2, [r7, #8]
1000118e:	b2ca      	uxtb	r2, r1
10001190:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
10001192:	697b      	ldr	r3, [r7, #20]
10001194:	3301      	adds	r3, #1
10001196:	617b      	str	r3, [r7, #20]
10001198:	697a      	ldr	r2, [r7, #20]
1000119a:	687b      	ldr	r3, [r7, #4]
1000119c:	429a      	cmp	r2, r3
1000119e:	dbf0      	blt.n	10001182 <_read+0x12>
	}

return len;
100011a0:	687b      	ldr	r3, [r7, #4]
}
100011a2:	4618      	mov	r0, r3
100011a4:	3718      	adds	r7, #24
100011a6:	46bd      	mov	sp, r7
100011a8:	bd80      	pop	{r7, pc}

100011aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
100011aa:	b580      	push	{r7, lr}
100011ac:	b086      	sub	sp, #24
100011ae:	af00      	add	r7, sp, #0
100011b0:	60f8      	str	r0, [r7, #12]
100011b2:	60b9      	str	r1, [r7, #8]
100011b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
100011b6:	2300      	movs	r3, #0
100011b8:	617b      	str	r3, [r7, #20]
100011ba:	e009      	b.n	100011d0 <_write+0x26>
	{
		__io_putchar(*ptr++);
100011bc:	68bb      	ldr	r3, [r7, #8]
100011be:	1c5a      	adds	r2, r3, #1
100011c0:	60ba      	str	r2, [r7, #8]
100011c2:	781b      	ldrb	r3, [r3, #0]
100011c4:	4618      	mov	r0, r3
100011c6:	f7ff ff33 	bl	10001030 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
100011ca:	697b      	ldr	r3, [r7, #20]
100011cc:	3301      	adds	r3, #1
100011ce:	617b      	str	r3, [r7, #20]
100011d0:	697a      	ldr	r2, [r7, #20]
100011d2:	687b      	ldr	r3, [r7, #4]
100011d4:	429a      	cmp	r2, r3
100011d6:	dbf1      	blt.n	100011bc <_write+0x12>
	}
	return len;
100011d8:	687b      	ldr	r3, [r7, #4]
}
100011da:	4618      	mov	r0, r3
100011dc:	3718      	adds	r7, #24
100011de:	46bd      	mov	sp, r7
100011e0:	bd80      	pop	{r7, pc}

100011e2 <_close>:

int _close(int file)
{
100011e2:	b480      	push	{r7}
100011e4:	b083      	sub	sp, #12
100011e6:	af00      	add	r7, sp, #0
100011e8:	6078      	str	r0, [r7, #4]
	return -1;
100011ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
100011ee:	4618      	mov	r0, r3
100011f0:	370c      	adds	r7, #12
100011f2:	46bd      	mov	sp, r7
100011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
100011f8:	4770      	bx	lr

100011fa <_fstat>:


int _fstat(int file, struct stat *st)
{
100011fa:	b480      	push	{r7}
100011fc:	b083      	sub	sp, #12
100011fe:	af00      	add	r7, sp, #0
10001200:	6078      	str	r0, [r7, #4]
10001202:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
10001204:	683b      	ldr	r3, [r7, #0]
10001206:	f44f 5200 	mov.w	r2, #8192	; 0x2000
1000120a:	605a      	str	r2, [r3, #4]
	return 0;
1000120c:	2300      	movs	r3, #0
}
1000120e:	4618      	mov	r0, r3
10001210:	370c      	adds	r7, #12
10001212:	46bd      	mov	sp, r7
10001214:	f85d 7b04 	ldr.w	r7, [sp], #4
10001218:	4770      	bx	lr

1000121a <_isatty>:

int _isatty(int file)
{
1000121a:	b480      	push	{r7}
1000121c:	b083      	sub	sp, #12
1000121e:	af00      	add	r7, sp, #0
10001220:	6078      	str	r0, [r7, #4]
	return 1;
10001222:	2301      	movs	r3, #1
}
10001224:	4618      	mov	r0, r3
10001226:	370c      	adds	r7, #12
10001228:	46bd      	mov	sp, r7
1000122a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000122e:	4770      	bx	lr

10001230 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
10001230:	b480      	push	{r7}
10001232:	b085      	sub	sp, #20
10001234:	af00      	add	r7, sp, #0
10001236:	60f8      	str	r0, [r7, #12]
10001238:	60b9      	str	r1, [r7, #8]
1000123a:	607a      	str	r2, [r7, #4]
	return 0;
1000123c:	2300      	movs	r3, #0
}
1000123e:	4618      	mov	r0, r3
10001240:	3714      	adds	r7, #20
10001242:	46bd      	mov	sp, r7
10001244:	f85d 7b04 	ldr.w	r7, [sp], #4
10001248:	4770      	bx	lr
	...

1000124c <BSP_LED_Init>:
  *            @arg  LED6
  *            @arg  LED7
  *            @arg  LED8
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
1000124c:	b580      	push	{r7, lr}
1000124e:	b088      	sub	sp, #32
10001250:	af00      	add	r7, sp, #0
10001252:	4603      	mov	r3, r0
10001254:	71fb      	strb	r3, [r7, #7]
int32_t  status = BSP_ERROR_NONE;
10001256:	2300      	movs	r3, #0
10001258:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO_LED clock */
  if(Led == LED6)
1000125a:	79fb      	ldrb	r3, [r7, #7]
1000125c:	2b00      	cmp	r3, #0
1000125e:	d105      	bne.n	1000126c <BSP_LED_Init+0x20>
  {
    LED6_GPIO_CLK_ENABLE();
10001260:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001264:	2201      	movs	r2, #1
10001266:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
1000126a:	e019      	b.n	100012a0 <BSP_LED_Init+0x54>
  }
  else if (Led == LED5)
1000126c:	79fb      	ldrb	r3, [r7, #7]
1000126e:	2b01      	cmp	r3, #1
10001270:	d105      	bne.n	1000127e <BSP_LED_Init+0x32>
  {
    LED5_GPIO_CLK_ENABLE();
10001272:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001276:	2201      	movs	r2, #1
10001278:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
1000127c:	e010      	b.n	100012a0 <BSP_LED_Init+0x54>
  }
  else if (Led == LED7)
1000127e:	79fb      	ldrb	r3, [r7, #7]
10001280:	2b02      	cmp	r3, #2
10001282:	d105      	bne.n	10001290 <BSP_LED_Init+0x44>
  {
    LED7_GPIO_CLK_ENABLE();
10001284:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001288:	2280      	movs	r2, #128	; 0x80
1000128a:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
1000128e:	e007      	b.n	100012a0 <BSP_LED_Init+0x54>
  }
  else if (Led == LED8)
10001290:	79fb      	ldrb	r3, [r7, #7]
10001292:	2b03      	cmp	r3, #3
10001294:	d104      	bne.n	100012a0 <BSP_LED_Init+0x54>
  {
    LED8_GPIO_CLK_ENABLE();
10001296:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000129a:	2208      	movs	r2, #8
1000129c:	f8c3 2aa8 	str.w	r2, [r3, #2728]	; 0xaa8
  }

    /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
100012a0:	79fb      	ldrb	r3, [r7, #7]
100012a2:	4a16      	ldr	r2, [pc, #88]	; (100012fc <BSP_LED_Init+0xb0>)
100012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
100012a8:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
100012aa:	2301      	movs	r3, #1
100012ac:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
100012ae:	2301      	movs	r3, #1
100012b0:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
100012b2:	2303      	movs	r3, #3
100012b4:	617b      	str	r3, [r7, #20]
  BSP_ENTER_CRITICAL_SECTION(LED_PORT[Led]);
100012b6:	79fb      	ldrb	r3, [r7, #7]
100012b8:	4a11      	ldr	r2, [pc, #68]	; (10001300 <BSP_LED_Init+0xb4>)
100012ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
100012be:	2164      	movs	r1, #100	; 0x64
100012c0:	4618      	mov	r0, r3
100012c2:	f7fe ff27 	bl	10000114 <Periph_Lock>
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
100012c6:	79fb      	ldrb	r3, [r7, #7]
100012c8:	4a0d      	ldr	r2, [pc, #52]	; (10001300 <BSP_LED_Init+0xb4>)
100012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
100012ce:	f107 0208 	add.w	r2, r7, #8
100012d2:	4611      	mov	r1, r2
100012d4:	4618      	mov	r0, r3
100012d6:	f000 fa55 	bl	10001784 <HAL_GPIO_Init>
  BSP_EXIT_CRITICAL_SECTION(LED_PORT[Led]);
100012da:	79fb      	ldrb	r3, [r7, #7]
100012dc:	4a08      	ldr	r2, [pc, #32]	; (10001300 <BSP_LED_Init+0xb4>)
100012de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
100012e2:	4618      	mov	r0, r3
100012e4:	f7fe ffa4 	bl	10000230 <Periph_Unlock>
  
  /* By default, turn off LED */
  BSP_LED_Off(Led);
100012e8:	79fb      	ldrb	r3, [r7, #7]
100012ea:	4618      	mov	r0, r3
100012ec:	f000 f842 	bl	10001374 <BSP_LED_Off>

return status;
100012f0:	69fb      	ldr	r3, [r7, #28]
}
100012f2:	4618      	mov	r0, r3
100012f4:	3720      	adds	r7, #32
100012f6:	46bd      	mov	sp, r7
100012f8:	bd80      	pop	{r7, pc}
100012fa:	bf00      	nop
100012fc:	10007638 	.word	0x10007638
10001300:	1002008c 	.word	0x1002008c

10001304 <BSP_LED_On>:
  *            @arg  LED6
  *            @arg  LED7
  *            @arg  LED8
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
10001304:	b580      	push	{r7, lr}
10001306:	b084      	sub	sp, #16
10001308:	af00      	add	r7, sp, #0
1000130a:	4603      	mov	r3, r0
1000130c:	71fb      	strb	r3, [r7, #7]
  int32_t  status = BSP_ERROR_NONE;
1000130e:	2300      	movs	r3, #0
10001310:	60fb      	str	r3, [r7, #12]
  if((Led == LED5) || (Led == LED6))
10001312:	79fb      	ldrb	r3, [r7, #7]
10001314:	2b01      	cmp	r3, #1
10001316:	d002      	beq.n	1000131e <BSP_LED_On+0x1a>
10001318:	79fb      	ldrb	r3, [r7, #7]
1000131a:	2b00      	cmp	r3, #0
1000131c:	d10d      	bne.n	1000133a <BSP_LED_On+0x36>
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
1000131e:	79fb      	ldrb	r3, [r7, #7]
10001320:	4a12      	ldr	r2, [pc, #72]	; (1000136c <BSP_LED_On+0x68>)
10001322:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
10001326:	79fb      	ldrb	r3, [r7, #7]
10001328:	4a11      	ldr	r2, [pc, #68]	; (10001370 <BSP_LED_On+0x6c>)
1000132a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1000132e:	b29b      	uxth	r3, r3
10001330:	2200      	movs	r2, #0
10001332:	4619      	mov	r1, r3
10001334:	f000 fbd0 	bl	10001ad8 <HAL_GPIO_WritePin>
10001338:	e012      	b.n	10001360 <BSP_LED_On+0x5c>
  }
  else if ((Led == LED7) || (Led == LED8))
1000133a:	79fb      	ldrb	r3, [r7, #7]
1000133c:	2b02      	cmp	r3, #2
1000133e:	d002      	beq.n	10001346 <BSP_LED_On+0x42>
10001340:	79fb      	ldrb	r3, [r7, #7]
10001342:	2b03      	cmp	r3, #3
10001344:	d10c      	bne.n	10001360 <BSP_LED_On+0x5c>
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
10001346:	79fb      	ldrb	r3, [r7, #7]
10001348:	4a08      	ldr	r2, [pc, #32]	; (1000136c <BSP_LED_On+0x68>)
1000134a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
1000134e:	79fb      	ldrb	r3, [r7, #7]
10001350:	4a07      	ldr	r2, [pc, #28]	; (10001370 <BSP_LED_On+0x6c>)
10001352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
10001356:	b29b      	uxth	r3, r3
10001358:	2201      	movs	r2, #1
1000135a:	4619      	mov	r1, r3
1000135c:	f000 fbbc 	bl	10001ad8 <HAL_GPIO_WritePin>
  }
  return status;
10001360:	68fb      	ldr	r3, [r7, #12]
}
10001362:	4618      	mov	r0, r3
10001364:	3710      	adds	r7, #16
10001366:	46bd      	mov	sp, r7
10001368:	bd80      	pop	{r7, pc}
1000136a:	bf00      	nop
1000136c:	1002008c 	.word	0x1002008c
10001370:	10007638 	.word	0x10007638

10001374 <BSP_LED_Off>:
  *            @arg  LED6
  *            @arg  LED7
  *            @arg  LED8
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
10001374:	b580      	push	{r7, lr}
10001376:	b084      	sub	sp, #16
10001378:	af00      	add	r7, sp, #0
1000137a:	4603      	mov	r3, r0
1000137c:	71fb      	strb	r3, [r7, #7]
  int32_t  status = BSP_ERROR_NONE;
1000137e:	2300      	movs	r3, #0
10001380:	60fb      	str	r3, [r7, #12]
  if((Led == LED5) || (Led == LED6))
10001382:	79fb      	ldrb	r3, [r7, #7]
10001384:	2b01      	cmp	r3, #1
10001386:	d002      	beq.n	1000138e <BSP_LED_Off+0x1a>
10001388:	79fb      	ldrb	r3, [r7, #7]
1000138a:	2b00      	cmp	r3, #0
1000138c:	d10d      	bne.n	100013aa <BSP_LED_Off+0x36>
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
1000138e:	79fb      	ldrb	r3, [r7, #7]
10001390:	4a12      	ldr	r2, [pc, #72]	; (100013dc <BSP_LED_Off+0x68>)
10001392:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
10001396:	79fb      	ldrb	r3, [r7, #7]
10001398:	4a11      	ldr	r2, [pc, #68]	; (100013e0 <BSP_LED_Off+0x6c>)
1000139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1000139e:	b29b      	uxth	r3, r3
100013a0:	2201      	movs	r2, #1
100013a2:	4619      	mov	r1, r3
100013a4:	f000 fb98 	bl	10001ad8 <HAL_GPIO_WritePin>
100013a8:	e012      	b.n	100013d0 <BSP_LED_Off+0x5c>
  }
  else if ((Led == LED7) || (Led == LED8))
100013aa:	79fb      	ldrb	r3, [r7, #7]
100013ac:	2b02      	cmp	r3, #2
100013ae:	d002      	beq.n	100013b6 <BSP_LED_Off+0x42>
100013b0:	79fb      	ldrb	r3, [r7, #7]
100013b2:	2b03      	cmp	r3, #3
100013b4:	d10c      	bne.n	100013d0 <BSP_LED_Off+0x5c>
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
100013b6:	79fb      	ldrb	r3, [r7, #7]
100013b8:	4a08      	ldr	r2, [pc, #32]	; (100013dc <BSP_LED_Off+0x68>)
100013ba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
100013be:	79fb      	ldrb	r3, [r7, #7]
100013c0:	4a07      	ldr	r2, [pc, #28]	; (100013e0 <BSP_LED_Off+0x6c>)
100013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
100013c6:	b29b      	uxth	r3, r3
100013c8:	2200      	movs	r2, #0
100013ca:	4619      	mov	r1, r3
100013cc:	f000 fb84 	bl	10001ad8 <HAL_GPIO_WritePin>
  }

  return status;
100013d0:	68fb      	ldr	r3, [r7, #12]
}
100013d2:	4618      	mov	r0, r3
100013d4:	3710      	adds	r7, #16
100013d6:	46bd      	mov	sp, r7
100013d8:	bd80      	pop	{r7, pc}
100013da:	bf00      	nop
100013dc:	1002008c 	.word	0x1002008c
100013e0:	10007638 	.word	0x10007638

100013e4 <BSP_LED_Toggle>:
  *            @arg  LED6
  *            @arg  LED7
  *            @arg  LED8
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
100013e4:	b580      	push	{r7, lr}
100013e6:	b084      	sub	sp, #16
100013e8:	af00      	add	r7, sp, #0
100013ea:	4603      	mov	r3, r0
100013ec:	71fb      	strb	r3, [r7, #7]
  int32_t  status = BSP_ERROR_NONE;
100013ee:	2300      	movs	r3, #0
100013f0:	60fb      	str	r3, [r7, #12]
  /* Toggle GPIO Led Pin */
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
100013f2:	79fb      	ldrb	r3, [r7, #7]
100013f4:	4a08      	ldr	r2, [pc, #32]	; (10001418 <BSP_LED_Toggle+0x34>)
100013f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
100013fa:	79fb      	ldrb	r3, [r7, #7]
100013fc:	4907      	ldr	r1, [pc, #28]	; (1000141c <BSP_LED_Toggle+0x38>)
100013fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
10001402:	b29b      	uxth	r3, r3
10001404:	4619      	mov	r1, r3
10001406:	4610      	mov	r0, r2
10001408:	f000 fb7f 	bl	10001b0a <HAL_GPIO_TogglePin>
  return status;
1000140c:	68fb      	ldr	r3, [r7, #12]
}
1000140e:	4618      	mov	r0, r3
10001410:	3710      	adds	r7, #16
10001412:	46bd      	mov	sp, r7
10001414:	bd80      	pop	{r7, pc}
10001416:	bf00      	nop
10001418:	1002008c 	.word	0x1002008c
1000141c:	10007638 	.word	0x10007638

10001420 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
10001420:	b480      	push	{r7}
10001422:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if defined (CORE_CM4)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
10001424:	4b0f      	ldr	r3, [pc, #60]	; (10001464 <SystemInit+0x44>)
10001426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
1000142a:	4a0e      	ldr	r2, [pc, #56]	; (10001464 <SystemInit+0x44>)
1000142c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
10001430:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (VECT_TAB_SRAM)
  SCB->VTOR = MCU_AHB_SRAM | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif
  /* Disable all interrupts and events */
  CLEAR_REG(EXTI_C2->IMR1);
10001434:	4b0c      	ldr	r3, [pc, #48]	; (10001468 <SystemInit+0x48>)
10001436:	2200      	movs	r2, #0
10001438:	601a      	str	r2, [r3, #0]
  CLEAR_REG(EXTI_C2->IMR2);
1000143a:	4b0b      	ldr	r3, [pc, #44]	; (10001468 <SystemInit+0x48>)
1000143c:	2200      	movs	r2, #0
1000143e:	611a      	str	r2, [r3, #16]
  CLEAR_REG(EXTI_C2->IMR3);
10001440:	4b09      	ldr	r3, [pc, #36]	; (10001468 <SystemInit+0x48>)
10001442:	2200      	movs	r2, #0
10001444:	621a      	str	r2, [r3, #32]
  CLEAR_REG(EXTI_C2->EMR1);
10001446:	4b08      	ldr	r3, [pc, #32]	; (10001468 <SystemInit+0x48>)
10001448:	2200      	movs	r2, #0
1000144a:	605a      	str	r2, [r3, #4]
  CLEAR_REG(EXTI_C2->EMR2);
1000144c:	4b06      	ldr	r3, [pc, #24]	; (10001468 <SystemInit+0x48>)
1000144e:	2200      	movs	r2, #0
10001450:	615a      	str	r2, [r3, #20]
  CLEAR_REG(EXTI_C2->EMR3);
10001452:	4b05      	ldr	r3, [pc, #20]	; (10001468 <SystemInit+0x48>)
10001454:	2200      	movs	r2, #0
10001456:	625a      	str	r2, [r3, #36]	; 0x24
#else
#error Please #define CORE_CM4
#endif	                         
}
10001458:	bf00      	nop
1000145a:	46bd      	mov	sp, r7
1000145c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001460:	4770      	bx	lr
10001462:	bf00      	nop
10001464:	e000ed00 	.word	0xe000ed00
10001468:	5000d0c0 	.word	0x5000d0c0

1000146c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
1000146c:	b580      	push	{r7, lr}
1000146e:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
#if defined (CORE_CM4)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
10001470:	2003      	movs	r0, #3
10001472:	f000 f945 	bl	10001700 <HAL_NVIC_SetPriorityGrouping>
#endif

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10001476:	f001 fee0 	bl	1000323a <HAL_RCC_GetSystemCoreClockFreq>
1000147a:	4603      	mov	r3, r0
1000147c:	4a07      	ldr	r2, [pc, #28]	; (1000149c <HAL_Init+0x30>)
1000147e:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10001480:	200f      	movs	r0, #15
10001482:	f000 f80d 	bl	100014a0 <HAL_InitTick>
10001486:	4603      	mov	r3, r0
10001488:	2b00      	cmp	r3, #0
1000148a:	d001      	beq.n	10001490 <HAL_Init+0x24>
  {
    return HAL_ERROR;
1000148c:	2301      	movs	r3, #1
1000148e:	e002      	b.n	10001496 <HAL_Init+0x2a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
10001490:	f7ff fdee 	bl	10001070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
10001494:	2300      	movs	r3, #0
}
10001496:	4618      	mov	r0, r3
10001498:	bd80      	pop	{r7, pc}
1000149a:	bf00      	nop
1000149c:	1002009c 	.word	0x1002009c

100014a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
100014a0:	b580      	push	{r7, lr}
100014a2:	b082      	sub	sp, #8
100014a4:	af00      	add	r7, sp, #0
100014a6:	6078      	str	r0, [r7, #4]

#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  if ((uint32_t)uwTickFreq == 0U)
100014a8:	4b15      	ldr	r3, [pc, #84]	; (10001500 <HAL_InitTick+0x60>)
100014aa:	781b      	ldrb	r3, [r3, #0]
100014ac:	2b00      	cmp	r3, #0
100014ae:	d101      	bne.n	100014b4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
100014b0:	2301      	movs	r3, #1
100014b2:	e021      	b.n	100014f8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock /(1000U / uwTickFreq)) > 0U)
100014b4:	4b13      	ldr	r3, [pc, #76]	; (10001504 <HAL_InitTick+0x64>)
100014b6:	681a      	ldr	r2, [r3, #0]
100014b8:	4b11      	ldr	r3, [pc, #68]	; (10001500 <HAL_InitTick+0x60>)
100014ba:	781b      	ldrb	r3, [r3, #0]
100014bc:	4619      	mov	r1, r3
100014be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
100014c2:	fbb3 f3f1 	udiv	r3, r3, r1
100014c6:	fbb2 f3f3 	udiv	r3, r2, r3
100014ca:	4618      	mov	r0, r3
100014cc:	f000 f94d 	bl	1000176a <HAL_SYSTICK_Config>
100014d0:	4603      	mov	r3, r0
100014d2:	2b00      	cmp	r3, #0
100014d4:	d001      	beq.n	100014da <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
100014d6:	2301      	movs	r3, #1
100014d8:	e00e      	b.n	100014f8 <HAL_InitTick+0x58>
  }
  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
100014da:	687b      	ldr	r3, [r7, #4]
100014dc:	2b0f      	cmp	r3, #15
100014de:	d80a      	bhi.n	100014f6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
100014e0:	2200      	movs	r2, #0
100014e2:	6879      	ldr	r1, [r7, #4]
100014e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
100014e8:	f000 f915 	bl	10001716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
100014ec:	4a06      	ldr	r2, [pc, #24]	; (10001508 <HAL_InitTick+0x68>)
100014ee:	687b      	ldr	r3, [r7, #4]
100014f0:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM4 */



  /* Return function status */
  return HAL_OK;
100014f2:	2300      	movs	r3, #0
100014f4:	e000      	b.n	100014f8 <HAL_InitTick+0x58>
    return HAL_ERROR;
100014f6:	2301      	movs	r3, #1
}
100014f8:	4618      	mov	r0, r3
100014fa:	3708      	adds	r7, #8
100014fc:	46bd      	mov	sp, r7
100014fe:	bd80      	pop	{r7, pc}
10001500:	100200a4 	.word	0x100200a4
10001504:	1002009c 	.word	0x1002009c
10001508:	100200a0 	.word	0x100200a0

1000150c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
1000150c:	b480      	push	{r7}
1000150e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
10001510:	4b06      	ldr	r3, [pc, #24]	; (1000152c <HAL_IncTick+0x20>)
10001512:	781b      	ldrb	r3, [r3, #0]
10001514:	461a      	mov	r2, r3
10001516:	4b06      	ldr	r3, [pc, #24]	; (10001530 <HAL_IncTick+0x24>)
10001518:	681b      	ldr	r3, [r3, #0]
1000151a:	4413      	add	r3, r2
1000151c:	4a04      	ldr	r2, [pc, #16]	; (10001530 <HAL_IncTick+0x24>)
1000151e:	6013      	str	r3, [r2, #0]
}
10001520:	bf00      	nop
10001522:	46bd      	mov	sp, r7
10001524:	f85d 7b04 	ldr.w	r7, [sp], #4
10001528:	4770      	bx	lr
1000152a:	bf00      	nop
1000152c:	100200a4 	.word	0x100200a4
10001530:	10020f74 	.word	0x10020f74

10001534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
10001534:	b480      	push	{r7}
10001536:	af00      	add	r7, sp, #0
#endif /* CORE_CA7 */


#if defined (CORE_CM4)
  /* tick is incremented in systick handler */
  return uwTick;
10001538:	4b03      	ldr	r3, [pc, #12]	; (10001548 <HAL_GetTick+0x14>)
1000153a:	681b      	ldr	r3, [r3, #0]
#endif /* CORE_CM4 */

}
1000153c:	4618      	mov	r0, r3
1000153e:	46bd      	mov	sp, r7
10001540:	f85d 7b04 	ldr.w	r7, [sp], #4
10001544:	4770      	bx	lr
10001546:	bf00      	nop
10001548:	10020f74 	.word	0x10020f74

1000154c <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
1000154c:	b480      	push	{r7}
1000154e:	af00      	add	r7, sp, #0
 return __STM32MP1xx_HAL_VERSION;
10001550:	f04f 7383 	mov.w	r3, #17170432	; 0x1060000
}
10001554:	4618      	mov	r0, r3
10001556:	46bd      	mov	sp, r7
10001558:	f85d 7b04 	ldr.w	r7, [sp], #4
1000155c:	4770      	bx	lr
	...

10001560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10001560:	b480      	push	{r7}
10001562:	b085      	sub	sp, #20
10001564:	af00      	add	r7, sp, #0
10001566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
10001568:	687b      	ldr	r3, [r7, #4]
1000156a:	f003 0307 	and.w	r3, r3, #7
1000156e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
10001570:	4b0c      	ldr	r3, [pc, #48]	; (100015a4 <__NVIC_SetPriorityGrouping+0x44>)
10001572:	68db      	ldr	r3, [r3, #12]
10001574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
10001576:	68ba      	ldr	r2, [r7, #8]
10001578:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
1000157c:	4013      	ands	r3, r2
1000157e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
10001580:	68fb      	ldr	r3, [r7, #12]
10001582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
10001584:	68bb      	ldr	r3, [r7, #8]
10001586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
10001588:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
1000158c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
10001590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
10001592:	4a04      	ldr	r2, [pc, #16]	; (100015a4 <__NVIC_SetPriorityGrouping+0x44>)
10001594:	68bb      	ldr	r3, [r7, #8]
10001596:	60d3      	str	r3, [r2, #12]
}
10001598:	bf00      	nop
1000159a:	3714      	adds	r7, #20
1000159c:	46bd      	mov	sp, r7
1000159e:	f85d 7b04 	ldr.w	r7, [sp], #4
100015a2:	4770      	bx	lr
100015a4:	e000ed00 	.word	0xe000ed00

100015a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
100015a8:	b480      	push	{r7}
100015aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
100015ac:	4b04      	ldr	r3, [pc, #16]	; (100015c0 <__NVIC_GetPriorityGrouping+0x18>)
100015ae:	68db      	ldr	r3, [r3, #12]
100015b0:	0a1b      	lsrs	r3, r3, #8
100015b2:	f003 0307 	and.w	r3, r3, #7
}
100015b6:	4618      	mov	r0, r3
100015b8:	46bd      	mov	sp, r7
100015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
100015be:	4770      	bx	lr
100015c0:	e000ed00 	.word	0xe000ed00

100015c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
100015c4:	b480      	push	{r7}
100015c6:	b083      	sub	sp, #12
100015c8:	af00      	add	r7, sp, #0
100015ca:	4603      	mov	r3, r0
100015cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
100015ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
100015d2:	2b00      	cmp	r3, #0
100015d4:	db0b      	blt.n	100015ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100015d6:	88fb      	ldrh	r3, [r7, #6]
100015d8:	f003 021f 	and.w	r2, r3, #31
100015dc:	4907      	ldr	r1, [pc, #28]	; (100015fc <__NVIC_EnableIRQ+0x38>)
100015de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
100015e2:	095b      	lsrs	r3, r3, #5
100015e4:	2001      	movs	r0, #1
100015e6:	fa00 f202 	lsl.w	r2, r0, r2
100015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
100015ee:	bf00      	nop
100015f0:	370c      	adds	r7, #12
100015f2:	46bd      	mov	sp, r7
100015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
100015f8:	4770      	bx	lr
100015fa:	bf00      	nop
100015fc:	e000e100 	.word	0xe000e100

10001600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10001600:	b480      	push	{r7}
10001602:	b083      	sub	sp, #12
10001604:	af00      	add	r7, sp, #0
10001606:	4603      	mov	r3, r0
10001608:	6039      	str	r1, [r7, #0]
1000160a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
1000160c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
10001610:	2b00      	cmp	r3, #0
10001612:	db0a      	blt.n	1000162a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10001614:	683b      	ldr	r3, [r7, #0]
10001616:	b2da      	uxtb	r2, r3
10001618:	490c      	ldr	r1, [pc, #48]	; (1000164c <__NVIC_SetPriority+0x4c>)
1000161a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
1000161e:	0112      	lsls	r2, r2, #4
10001620:	b2d2      	uxtb	r2, r2
10001622:	440b      	add	r3, r1
10001624:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
10001628:	e00a      	b.n	10001640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1000162a:	683b      	ldr	r3, [r7, #0]
1000162c:	b2da      	uxtb	r2, r3
1000162e:	4908      	ldr	r1, [pc, #32]	; (10001650 <__NVIC_SetPriority+0x50>)
10001630:	88fb      	ldrh	r3, [r7, #6]
10001632:	f003 030f 	and.w	r3, r3, #15
10001636:	3b04      	subs	r3, #4
10001638:	0112      	lsls	r2, r2, #4
1000163a:	b2d2      	uxtb	r2, r2
1000163c:	440b      	add	r3, r1
1000163e:	761a      	strb	r2, [r3, #24]
}
10001640:	bf00      	nop
10001642:	370c      	adds	r7, #12
10001644:	46bd      	mov	sp, r7
10001646:	f85d 7b04 	ldr.w	r7, [sp], #4
1000164a:	4770      	bx	lr
1000164c:	e000e100 	.word	0xe000e100
10001650:	e000ed00 	.word	0xe000ed00

10001654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
10001654:	b480      	push	{r7}
10001656:	b089      	sub	sp, #36	; 0x24
10001658:	af00      	add	r7, sp, #0
1000165a:	60f8      	str	r0, [r7, #12]
1000165c:	60b9      	str	r1, [r7, #8]
1000165e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
10001660:	68fb      	ldr	r3, [r7, #12]
10001662:	f003 0307 	and.w	r3, r3, #7
10001666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
10001668:	69fb      	ldr	r3, [r7, #28]
1000166a:	f1c3 0307 	rsb	r3, r3, #7
1000166e:	2b04      	cmp	r3, #4
10001670:	bf28      	it	cs
10001672:	2304      	movcs	r3, #4
10001674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
10001676:	69fb      	ldr	r3, [r7, #28]
10001678:	3304      	adds	r3, #4
1000167a:	2b06      	cmp	r3, #6
1000167c:	d902      	bls.n	10001684 <NVIC_EncodePriority+0x30>
1000167e:	69fb      	ldr	r3, [r7, #28]
10001680:	3b03      	subs	r3, #3
10001682:	e000      	b.n	10001686 <NVIC_EncodePriority+0x32>
10001684:	2300      	movs	r3, #0
10001686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
10001688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1000168c:	69bb      	ldr	r3, [r7, #24]
1000168e:	fa02 f303 	lsl.w	r3, r2, r3
10001692:	43da      	mvns	r2, r3
10001694:	68bb      	ldr	r3, [r7, #8]
10001696:	401a      	ands	r2, r3
10001698:	697b      	ldr	r3, [r7, #20]
1000169a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1000169c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
100016a0:	697b      	ldr	r3, [r7, #20]
100016a2:	fa01 f303 	lsl.w	r3, r1, r3
100016a6:	43d9      	mvns	r1, r3
100016a8:	687b      	ldr	r3, [r7, #4]
100016aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
100016ac:	4313      	orrs	r3, r2
         );
}
100016ae:	4618      	mov	r0, r3
100016b0:	3724      	adds	r7, #36	; 0x24
100016b2:	46bd      	mov	sp, r7
100016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
100016b8:	4770      	bx	lr
	...

100016bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
100016bc:	b580      	push	{r7, lr}
100016be:	b082      	sub	sp, #8
100016c0:	af00      	add	r7, sp, #0
100016c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100016c4:	687b      	ldr	r3, [r7, #4]
100016c6:	3b01      	subs	r3, #1
100016c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
100016cc:	d301      	bcc.n	100016d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
100016ce:	2301      	movs	r3, #1
100016d0:	e00f      	b.n	100016f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
100016d2:	4a0a      	ldr	r2, [pc, #40]	; (100016fc <SysTick_Config+0x40>)
100016d4:	687b      	ldr	r3, [r7, #4]
100016d6:	3b01      	subs	r3, #1
100016d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100016da:	210f      	movs	r1, #15
100016dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
100016e0:	f7ff ff8e 	bl	10001600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100016e4:	4b05      	ldr	r3, [pc, #20]	; (100016fc <SysTick_Config+0x40>)
100016e6:	2200      	movs	r2, #0
100016e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100016ea:	4b04      	ldr	r3, [pc, #16]	; (100016fc <SysTick_Config+0x40>)
100016ec:	2207      	movs	r2, #7
100016ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100016f0:	2300      	movs	r3, #0
}
100016f2:	4618      	mov	r0, r3
100016f4:	3708      	adds	r7, #8
100016f6:	46bd      	mov	sp, r7
100016f8:	bd80      	pop	{r7, pc}
100016fa:	bf00      	nop
100016fc:	e000e010 	.word	0xe000e010

10001700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
10001700:	b580      	push	{r7, lr}
10001702:	b082      	sub	sp, #8
10001704:	af00      	add	r7, sp, #0
10001706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
10001708:	6878      	ldr	r0, [r7, #4]
1000170a:	f7ff ff29 	bl	10001560 <__NVIC_SetPriorityGrouping>
}
1000170e:	bf00      	nop
10001710:	3708      	adds	r7, #8
10001712:	46bd      	mov	sp, r7
10001714:	bd80      	pop	{r7, pc}

10001716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
10001716:	b580      	push	{r7, lr}
10001718:	b086      	sub	sp, #24
1000171a:	af00      	add	r7, sp, #0
1000171c:	4603      	mov	r3, r0
1000171e:	60b9      	str	r1, [r7, #8]
10001720:	607a      	str	r2, [r7, #4]
10001722:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup = 0x00;
10001724:	2300      	movs	r3, #0
10001726:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
10001728:	f7ff ff3e 	bl	100015a8 <__NVIC_GetPriorityGrouping>
1000172c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
1000172e:	687a      	ldr	r2, [r7, #4]
10001730:	68b9      	ldr	r1, [r7, #8]
10001732:	6978      	ldr	r0, [r7, #20]
10001734:	f7ff ff8e 	bl	10001654 <NVIC_EncodePriority>
10001738:	4602      	mov	r2, r0
1000173a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
1000173e:	4611      	mov	r1, r2
10001740:	4618      	mov	r0, r3
10001742:	f7ff ff5d 	bl	10001600 <__NVIC_SetPriority>
}
10001746:	bf00      	nop
10001748:	3718      	adds	r7, #24
1000174a:	46bd      	mov	sp, r7
1000174c:	bd80      	pop	{r7, pc}

1000174e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32mp1xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
1000174e:	b580      	push	{r7, lr}
10001750:	b082      	sub	sp, #8
10001752:	af00      	add	r7, sp, #0
10001754:	4603      	mov	r3, r0
10001756:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
10001758:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
1000175c:	4618      	mov	r0, r3
1000175e:	f7ff ff31 	bl	100015c4 <__NVIC_EnableIRQ>
}
10001762:	bf00      	nop
10001764:	3708      	adds	r7, #8
10001766:	46bd      	mov	sp, r7
10001768:	bd80      	pop	{r7, pc}

1000176a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
1000176a:	b580      	push	{r7, lr}
1000176c:	b082      	sub	sp, #8
1000176e:	af00      	add	r7, sp, #0
10001770:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
10001772:	6878      	ldr	r0, [r7, #4]
10001774:	f7ff ffa2 	bl	100016bc <SysTick_Config>
10001778:	4603      	mov	r3, r0
}
1000177a:	4618      	mov	r0, r3
1000177c:	3708      	adds	r7, #8
1000177e:	46bd      	mov	sp, r7
10001780:	bd80      	pop	{r7, pc}
	...

10001784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
10001784:	b480      	push	{r7}
10001786:	b089      	sub	sp, #36	; 0x24
10001788:	af00      	add	r7, sp, #0
1000178a:	6078      	str	r0, [r7, #4]
1000178c:	6039      	str	r1, [r7, #0]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef * EXTI_CurrentCPU;

#if defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_C2; /* EXTI for CM4 CPU */
1000178e:	4b8a      	ldr	r3, [pc, #552]	; (100019b8 <HAL_GPIO_Init+0x234>)
10001790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
10001792:	2300      	movs	r3, #0
10001794:	61fb      	str	r3, [r7, #28]
10001796:	e191      	b.n	10001abc <HAL_GPIO_Init+0x338>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
10001798:	2201      	movs	r2, #1
1000179a:	69fb      	ldr	r3, [r7, #28]
1000179c:	fa02 f303 	lsl.w	r3, r2, r3
100017a0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
100017a2:	683b      	ldr	r3, [r7, #0]
100017a4:	681b      	ldr	r3, [r3, #0]
100017a6:	693a      	ldr	r2, [r7, #16]
100017a8:	4013      	ands	r3, r2
100017aa:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
100017ac:	68fa      	ldr	r2, [r7, #12]
100017ae:	693b      	ldr	r3, [r7, #16]
100017b0:	429a      	cmp	r2, r3
100017b2:	f040 8180 	bne.w	10001ab6 <HAL_GPIO_Init+0x332>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
100017b6:	683b      	ldr	r3, [r7, #0]
100017b8:	685b      	ldr	r3, [r3, #4]
100017ba:	2b02      	cmp	r3, #2
100017bc:	d003      	beq.n	100017c6 <HAL_GPIO_Init+0x42>
100017be:	683b      	ldr	r3, [r7, #0]
100017c0:	685b      	ldr	r3, [r3, #4]
100017c2:	2b12      	cmp	r3, #18
100017c4:	d123      	bne.n	1000180e <HAL_GPIO_Init+0x8a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
100017c6:	69fb      	ldr	r3, [r7, #28]
100017c8:	08da      	lsrs	r2, r3, #3
100017ca:	687b      	ldr	r3, [r7, #4]
100017cc:	3208      	adds	r2, #8
100017ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
100017d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
100017d4:	69fb      	ldr	r3, [r7, #28]
100017d6:	f003 0307 	and.w	r3, r3, #7
100017da:	009b      	lsls	r3, r3, #2
100017dc:	220f      	movs	r2, #15
100017de:	fa02 f303 	lsl.w	r3, r2, r3
100017e2:	43db      	mvns	r3, r3
100017e4:	69ba      	ldr	r2, [r7, #24]
100017e6:	4013      	ands	r3, r2
100017e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
100017ea:	683b      	ldr	r3, [r7, #0]
100017ec:	691a      	ldr	r2, [r3, #16]
100017ee:	69fb      	ldr	r3, [r7, #28]
100017f0:	f003 0307 	and.w	r3, r3, #7
100017f4:	009b      	lsls	r3, r3, #2
100017f6:	fa02 f303 	lsl.w	r3, r2, r3
100017fa:	69ba      	ldr	r2, [r7, #24]
100017fc:	4313      	orrs	r3, r2
100017fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
10001800:	69fb      	ldr	r3, [r7, #28]
10001802:	08da      	lsrs	r2, r3, #3
10001804:	687b      	ldr	r3, [r7, #4]
10001806:	3208      	adds	r2, #8
10001808:	69b9      	ldr	r1, [r7, #24]
1000180a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
1000180e:	687b      	ldr	r3, [r7, #4]
10001810:	681b      	ldr	r3, [r3, #0]
10001812:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
10001814:	69fb      	ldr	r3, [r7, #28]
10001816:	005b      	lsls	r3, r3, #1
10001818:	2203      	movs	r2, #3
1000181a:	fa02 f303 	lsl.w	r3, r2, r3
1000181e:	43db      	mvns	r3, r3
10001820:	69ba      	ldr	r2, [r7, #24]
10001822:	4013      	ands	r3, r2
10001824:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
10001826:	683b      	ldr	r3, [r7, #0]
10001828:	685b      	ldr	r3, [r3, #4]
1000182a:	f003 0203 	and.w	r2, r3, #3
1000182e:	69fb      	ldr	r3, [r7, #28]
10001830:	005b      	lsls	r3, r3, #1
10001832:	fa02 f303 	lsl.w	r3, r2, r3
10001836:	69ba      	ldr	r2, [r7, #24]
10001838:	4313      	orrs	r3, r2
1000183a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
1000183c:	687b      	ldr	r3, [r7, #4]
1000183e:	69ba      	ldr	r2, [r7, #24]
10001840:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
10001842:	683b      	ldr	r3, [r7, #0]
10001844:	685b      	ldr	r3, [r3, #4]
10001846:	2b01      	cmp	r3, #1
10001848:	d00b      	beq.n	10001862 <HAL_GPIO_Init+0xde>
1000184a:	683b      	ldr	r3, [r7, #0]
1000184c:	685b      	ldr	r3, [r3, #4]
1000184e:	2b02      	cmp	r3, #2
10001850:	d007      	beq.n	10001862 <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
10001852:	683b      	ldr	r3, [r7, #0]
10001854:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
10001856:	2b11      	cmp	r3, #17
10001858:	d003      	beq.n	10001862 <HAL_GPIO_Init+0xde>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
1000185a:	683b      	ldr	r3, [r7, #0]
1000185c:	685b      	ldr	r3, [r3, #4]
1000185e:	2b12      	cmp	r3, #18
10001860:	d130      	bne.n	100018c4 <HAL_GPIO_Init+0x140>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
10001862:	687b      	ldr	r3, [r7, #4]
10001864:	689b      	ldr	r3, [r3, #8]
10001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEEDR0 << (position * 2));
10001868:	69fb      	ldr	r3, [r7, #28]
1000186a:	005b      	lsls	r3, r3, #1
1000186c:	2203      	movs	r2, #3
1000186e:	fa02 f303 	lsl.w	r3, r2, r3
10001872:	43db      	mvns	r3, r3
10001874:	69ba      	ldr	r2, [r7, #24]
10001876:	4013      	ands	r3, r2
10001878:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
1000187a:	683b      	ldr	r3, [r7, #0]
1000187c:	68da      	ldr	r2, [r3, #12]
1000187e:	69fb      	ldr	r3, [r7, #28]
10001880:	005b      	lsls	r3, r3, #1
10001882:	fa02 f303 	lsl.w	r3, r2, r3
10001886:	69ba      	ldr	r2, [r7, #24]
10001888:	4313      	orrs	r3, r2
1000188a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
1000188c:	687b      	ldr	r3, [r7, #4]
1000188e:	69ba      	ldr	r2, [r7, #24]
10001890:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
10001892:	687b      	ldr	r3, [r7, #4]
10001894:	685b      	ldr	r3, [r3, #4]
10001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
10001898:	2201      	movs	r2, #1
1000189a:	69fb      	ldr	r3, [r7, #28]
1000189c:	fa02 f303 	lsl.w	r3, r2, r3
100018a0:	43db      	mvns	r3, r3
100018a2:	69ba      	ldr	r2, [r7, #24]
100018a4:	4013      	ands	r3, r2
100018a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
100018a8:	683b      	ldr	r3, [r7, #0]
100018aa:	685b      	ldr	r3, [r3, #4]
100018ac:	091b      	lsrs	r3, r3, #4
100018ae:	f003 0201 	and.w	r2, r3, #1
100018b2:	69fb      	ldr	r3, [r7, #28]
100018b4:	fa02 f303 	lsl.w	r3, r2, r3
100018b8:	69ba      	ldr	r2, [r7, #24]
100018ba:	4313      	orrs	r3, r2
100018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
100018be:	687b      	ldr	r3, [r7, #4]
100018c0:	69ba      	ldr	r2, [r7, #24]
100018c2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
100018c4:	687b      	ldr	r3, [r7, #4]
100018c6:	68db      	ldr	r3, [r3, #12]
100018c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
100018ca:	69fb      	ldr	r3, [r7, #28]
100018cc:	005b      	lsls	r3, r3, #1
100018ce:	2203      	movs	r2, #3
100018d0:	fa02 f303 	lsl.w	r3, r2, r3
100018d4:	43db      	mvns	r3, r3
100018d6:	69ba      	ldr	r2, [r7, #24]
100018d8:	4013      	ands	r3, r2
100018da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
100018dc:	683b      	ldr	r3, [r7, #0]
100018de:	689a      	ldr	r2, [r3, #8]
100018e0:	69fb      	ldr	r3, [r7, #28]
100018e2:	005b      	lsls	r3, r3, #1
100018e4:	fa02 f303 	lsl.w	r3, r2, r3
100018e8:	69ba      	ldr	r2, [r7, #24]
100018ea:	4313      	orrs	r3, r2
100018ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
100018ee:	687b      	ldr	r3, [r7, #4]
100018f0:	69ba      	ldr	r2, [r7, #24]
100018f2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
100018f4:	683b      	ldr	r3, [r7, #0]
100018f6:	685b      	ldr	r3, [r3, #4]
100018f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
100018fc:	2b00      	cmp	r3, #0
100018fe:	f000 80da 	beq.w	10001ab6 <HAL_GPIO_Init+0x332>
      {
        temp = EXTI->EXTICR[position >> 2U];
10001902:	4a2e      	ldr	r2, [pc, #184]	; (100019bc <HAL_GPIO_Init+0x238>)
10001904:	69fb      	ldr	r3, [r7, #28]
10001906:	089b      	lsrs	r3, r3, #2
10001908:	3318      	adds	r3, #24
1000190a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1000190e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFFU << (8U * (position & 0x03U)));
10001910:	69fb      	ldr	r3, [r7, #28]
10001912:	f003 0303 	and.w	r3, r3, #3
10001916:	00db      	lsls	r3, r3, #3
10001918:	22ff      	movs	r2, #255	; 0xff
1000191a:	fa02 f303 	lsl.w	r3, r2, r3
1000191e:	43db      	mvns	r3, r3
10001920:	69ba      	ldr	r2, [r7, #24]
10001922:	4013      	ands	r3, r2
10001924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
10001926:	687b      	ldr	r3, [r7, #4]
10001928:	4a25      	ldr	r2, [pc, #148]	; (100019c0 <HAL_GPIO_Init+0x23c>)
1000192a:	4293      	cmp	r3, r2
1000192c:	d05e      	beq.n	100019ec <HAL_GPIO_Init+0x268>
1000192e:	687b      	ldr	r3, [r7, #4]
10001930:	4a24      	ldr	r2, [pc, #144]	; (100019c4 <HAL_GPIO_Init+0x240>)
10001932:	4293      	cmp	r3, r2
10001934:	d03d      	beq.n	100019b2 <HAL_GPIO_Init+0x22e>
10001936:	687b      	ldr	r3, [r7, #4]
10001938:	4a23      	ldr	r2, [pc, #140]	; (100019c8 <HAL_GPIO_Init+0x244>)
1000193a:	4293      	cmp	r3, r2
1000193c:	d037      	beq.n	100019ae <HAL_GPIO_Init+0x22a>
1000193e:	687b      	ldr	r3, [r7, #4]
10001940:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
10001944:	d031      	beq.n	100019aa <HAL_GPIO_Init+0x226>
10001946:	687b      	ldr	r3, [r7, #4]
10001948:	4a20      	ldr	r2, [pc, #128]	; (100019cc <HAL_GPIO_Init+0x248>)
1000194a:	4293      	cmp	r3, r2
1000194c:	d02b      	beq.n	100019a6 <HAL_GPIO_Init+0x222>
1000194e:	687b      	ldr	r3, [r7, #4]
10001950:	4a1f      	ldr	r2, [pc, #124]	; (100019d0 <HAL_GPIO_Init+0x24c>)
10001952:	4293      	cmp	r3, r2
10001954:	d025      	beq.n	100019a2 <HAL_GPIO_Init+0x21e>
10001956:	687b      	ldr	r3, [r7, #4]
10001958:	4a1e      	ldr	r2, [pc, #120]	; (100019d4 <HAL_GPIO_Init+0x250>)
1000195a:	4293      	cmp	r3, r2
1000195c:	d01f      	beq.n	1000199e <HAL_GPIO_Init+0x21a>
1000195e:	687b      	ldr	r3, [r7, #4]
10001960:	4a1d      	ldr	r2, [pc, #116]	; (100019d8 <HAL_GPIO_Init+0x254>)
10001962:	4293      	cmp	r3, r2
10001964:	d019      	beq.n	1000199a <HAL_GPIO_Init+0x216>
10001966:	687b      	ldr	r3, [r7, #4]
10001968:	4a1c      	ldr	r2, [pc, #112]	; (100019dc <HAL_GPIO_Init+0x258>)
1000196a:	4293      	cmp	r3, r2
1000196c:	d013      	beq.n	10001996 <HAL_GPIO_Init+0x212>
1000196e:	687b      	ldr	r3, [r7, #4]
10001970:	4a1b      	ldr	r2, [pc, #108]	; (100019e0 <HAL_GPIO_Init+0x25c>)
10001972:	4293      	cmp	r3, r2
10001974:	d00d      	beq.n	10001992 <HAL_GPIO_Init+0x20e>
10001976:	687b      	ldr	r3, [r7, #4]
10001978:	4a1a      	ldr	r2, [pc, #104]	; (100019e4 <HAL_GPIO_Init+0x260>)
1000197a:	4293      	cmp	r3, r2
1000197c:	d007      	beq.n	1000198e <HAL_GPIO_Init+0x20a>
1000197e:	687b      	ldr	r3, [r7, #4]
10001980:	4a19      	ldr	r2, [pc, #100]	; (100019e8 <HAL_GPIO_Init+0x264>)
10001982:	4293      	cmp	r3, r2
10001984:	d101      	bne.n	1000198a <HAL_GPIO_Init+0x206>
10001986:	230b      	movs	r3, #11
10001988:	e031      	b.n	100019ee <HAL_GPIO_Init+0x26a>
1000198a:	2319      	movs	r3, #25
1000198c:	e02f      	b.n	100019ee <HAL_GPIO_Init+0x26a>
1000198e:	230a      	movs	r3, #10
10001990:	e02d      	b.n	100019ee <HAL_GPIO_Init+0x26a>
10001992:	2309      	movs	r3, #9
10001994:	e02b      	b.n	100019ee <HAL_GPIO_Init+0x26a>
10001996:	2308      	movs	r3, #8
10001998:	e029      	b.n	100019ee <HAL_GPIO_Init+0x26a>
1000199a:	2307      	movs	r3, #7
1000199c:	e027      	b.n	100019ee <HAL_GPIO_Init+0x26a>
1000199e:	2306      	movs	r3, #6
100019a0:	e025      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019a2:	2305      	movs	r3, #5
100019a4:	e023      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019a6:	2304      	movs	r3, #4
100019a8:	e021      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019aa:	2303      	movs	r3, #3
100019ac:	e01f      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019ae:	2302      	movs	r3, #2
100019b0:	e01d      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019b2:	2301      	movs	r3, #1
100019b4:	e01b      	b.n	100019ee <HAL_GPIO_Init+0x26a>
100019b6:	bf00      	nop
100019b8:	5000d0c0 	.word	0x5000d0c0
100019bc:	5000d000 	.word	0x5000d000
100019c0:	50002000 	.word	0x50002000
100019c4:	50003000 	.word	0x50003000
100019c8:	50004000 	.word	0x50004000
100019cc:	50006000 	.word	0x50006000
100019d0:	50007000 	.word	0x50007000
100019d4:	50008000 	.word	0x50008000
100019d8:	50009000 	.word	0x50009000
100019dc:	5000a000 	.word	0x5000a000
100019e0:	5000b000 	.word	0x5000b000
100019e4:	5000c000 	.word	0x5000c000
100019e8:	54004000 	.word	0x54004000
100019ec:	2300      	movs	r3, #0
100019ee:	69fa      	ldr	r2, [r7, #28]
100019f0:	f002 0203 	and.w	r2, r2, #3
100019f4:	00d2      	lsls	r2, r2, #3
100019f6:	4093      	lsls	r3, r2
100019f8:	461a      	mov	r2, r3
100019fa:	69bb      	ldr	r3, [r7, #24]
100019fc:	4313      	orrs	r3, r2
100019fe:	61bb      	str	r3, [r7, #24]
        EXTI->EXTICR[position >> 2U] = temp;
10001a00:	4934      	ldr	r1, [pc, #208]	; (10001ad4 <HAL_GPIO_Init+0x350>)
10001a02:	69fb      	ldr	r3, [r7, #28]
10001a04:	089b      	lsrs	r3, r3, #2
10001a06:	3318      	adds	r3, #24
10001a08:	69ba      	ldr	r2, [r7, #24]
10001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
10001a0e:	697b      	ldr	r3, [r7, #20]
10001a10:	681b      	ldr	r3, [r3, #0]
10001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10001a14:	68fb      	ldr	r3, [r7, #12]
10001a16:	43db      	mvns	r3, r3
10001a18:	69ba      	ldr	r2, [r7, #24]
10001a1a:	4013      	ands	r3, r2
10001a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
10001a1e:	683b      	ldr	r3, [r7, #0]
10001a20:	685b      	ldr	r3, [r3, #4]
10001a22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
10001a26:	2b00      	cmp	r3, #0
10001a28:	d003      	beq.n	10001a32 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
10001a2a:	69ba      	ldr	r2, [r7, #24]
10001a2c:	68fb      	ldr	r3, [r7, #12]
10001a2e:	4313      	orrs	r3, r2
10001a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
10001a32:	697b      	ldr	r3, [r7, #20]
10001a34:	69ba      	ldr	r2, [r7, #24]
10001a36:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
10001a38:	697b      	ldr	r3, [r7, #20]
10001a3a:	685b      	ldr	r3, [r3, #4]
10001a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10001a3e:	68fb      	ldr	r3, [r7, #12]
10001a40:	43db      	mvns	r3, r3
10001a42:	69ba      	ldr	r2, [r7, #24]
10001a44:	4013      	ands	r3, r2
10001a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
10001a48:	683b      	ldr	r3, [r7, #0]
10001a4a:	685b      	ldr	r3, [r3, #4]
10001a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
10001a50:	2b00      	cmp	r3, #0
10001a52:	d003      	beq.n	10001a5c <HAL_GPIO_Init+0x2d8>
        {
          temp |= iocurrent;
10001a54:	69ba      	ldr	r2, [r7, #24]
10001a56:	68fb      	ldr	r3, [r7, #12]
10001a58:	4313      	orrs	r3, r2
10001a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
10001a5c:	697b      	ldr	r3, [r7, #20]
10001a5e:	69ba      	ldr	r2, [r7, #24]
10001a60:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
10001a62:	4b1c      	ldr	r3, [pc, #112]	; (10001ad4 <HAL_GPIO_Init+0x350>)
10001a64:	681b      	ldr	r3, [r3, #0]
10001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10001a68:	68fb      	ldr	r3, [r7, #12]
10001a6a:	43db      	mvns	r3, r3
10001a6c:	69ba      	ldr	r2, [r7, #24]
10001a6e:	4013      	ands	r3, r2
10001a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
10001a72:	683b      	ldr	r3, [r7, #0]
10001a74:	685b      	ldr	r3, [r3, #4]
10001a76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
10001a7a:	2b00      	cmp	r3, #0
10001a7c:	d003      	beq.n	10001a86 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
10001a7e:	69ba      	ldr	r2, [r7, #24]
10001a80:	68fb      	ldr	r3, [r7, #12]
10001a82:	4313      	orrs	r3, r2
10001a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
10001a86:	4a13      	ldr	r2, [pc, #76]	; (10001ad4 <HAL_GPIO_Init+0x350>)
10001a88:	69bb      	ldr	r3, [r7, #24]
10001a8a:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
10001a8c:	4b11      	ldr	r3, [pc, #68]	; (10001ad4 <HAL_GPIO_Init+0x350>)
10001a8e:	685b      	ldr	r3, [r3, #4]
10001a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
10001a92:	68fb      	ldr	r3, [r7, #12]
10001a94:	43db      	mvns	r3, r3
10001a96:	69ba      	ldr	r2, [r7, #24]
10001a98:	4013      	ands	r3, r2
10001a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
10001a9c:	683b      	ldr	r3, [r7, #0]
10001a9e:	685b      	ldr	r3, [r3, #4]
10001aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
10001aa4:	2b00      	cmp	r3, #0
10001aa6:	d003      	beq.n	10001ab0 <HAL_GPIO_Init+0x32c>
        {
          temp |= iocurrent;
10001aa8:	69ba      	ldr	r2, [r7, #24]
10001aaa:	68fb      	ldr	r3, [r7, #12]
10001aac:	4313      	orrs	r3, r2
10001aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
10001ab0:	4a08      	ldr	r2, [pc, #32]	; (10001ad4 <HAL_GPIO_Init+0x350>)
10001ab2:	69bb      	ldr	r3, [r7, #24]
10001ab4:	6053      	str	r3, [r2, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
10001ab6:	69fb      	ldr	r3, [r7, #28]
10001ab8:	3301      	adds	r3, #1
10001aba:	61fb      	str	r3, [r7, #28]
10001abc:	69fb      	ldr	r3, [r7, #28]
10001abe:	2b0f      	cmp	r3, #15
10001ac0:	f67f ae6a 	bls.w	10001798 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
10001ac4:	bf00      	nop
10001ac6:	bf00      	nop
10001ac8:	3724      	adds	r7, #36	; 0x24
10001aca:	46bd      	mov	sp, r7
10001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
10001ad0:	4770      	bx	lr
10001ad2:	bf00      	nop
10001ad4:	5000d000 	.word	0x5000d000

10001ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10001ad8:	b480      	push	{r7}
10001ada:	b083      	sub	sp, #12
10001adc:	af00      	add	r7, sp, #0
10001ade:	6078      	str	r0, [r7, #4]
10001ae0:	460b      	mov	r3, r1
10001ae2:	807b      	strh	r3, [r7, #2]
10001ae4:	4613      	mov	r3, r2
10001ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
10001ae8:	787b      	ldrb	r3, [r7, #1]
10001aea:	2b00      	cmp	r3, #0
10001aec:	d003      	beq.n	10001af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
10001aee:	887a      	ldrh	r2, [r7, #2]
10001af0:	687b      	ldr	r3, [r7, #4]
10001af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
10001af4:	e003      	b.n	10001afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
10001af6:	887b      	ldrh	r3, [r7, #2]
10001af8:	041a      	lsls	r2, r3, #16
10001afa:	687b      	ldr	r3, [r7, #4]
10001afc:	619a      	str	r2, [r3, #24]
}
10001afe:	bf00      	nop
10001b00:	370c      	adds	r7, #12
10001b02:	46bd      	mov	sp, r7
10001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b08:	4770      	bx	lr

10001b0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
10001b0a:	b480      	push	{r7}
10001b0c:	b083      	sub	sp, #12
10001b0e:	af00      	add	r7, sp, #0
10001b10:	6078      	str	r0, [r7, #4]
10001b12:	460b      	mov	r3, r1
10001b14:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
10001b16:	687b      	ldr	r3, [r7, #4]
10001b18:	695a      	ldr	r2, [r3, #20]
10001b1a:	887b      	ldrh	r3, [r7, #2]
10001b1c:	4013      	ands	r3, r2
10001b1e:	2b00      	cmp	r3, #0
10001b20:	d003      	beq.n	10001b2a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
10001b22:	887a      	ldrh	r2, [r7, #2]
10001b24:	687b      	ldr	r3, [r7, #4]
10001b26:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
10001b28:	e002      	b.n	10001b30 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
10001b2a:	887a      	ldrh	r2, [r7, #2]
10001b2c:	687b      	ldr	r3, [r7, #4]
10001b2e:	619a      	str	r2, [r3, #24]
}
10001b30:	bf00      	nop
10001b32:	370c      	adds	r7, #12
10001b34:	46bd      	mov	sp, r7
10001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b3a:	4770      	bx	lr

10001b3c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
10001b3c:	b480      	push	{r7}
10001b3e:	b083      	sub	sp, #12
10001b40:	af00      	add	r7, sp, #0
10001b42:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
10001b44:	f04f 4298 	mov.w	r2, #1275068416	; 0x4c000000
10001b48:	687b      	ldr	r3, [r7, #4]
10001b4a:	3320      	adds	r3, #32
10001b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
10001b50:	4a05      	ldr	r2, [pc, #20]	; (10001b68 <HAL_HSEM_FastTake+0x2c>)
10001b52:	4293      	cmp	r3, r2
10001b54:	d101      	bne.n	10001b5a <HAL_HSEM_FastTake+0x1e>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
10001b56:	2300      	movs	r3, #0
10001b58:	e000      	b.n	10001b5c <HAL_HSEM_FastTake+0x20>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
10001b5a:	2301      	movs	r3, #1
}
10001b5c:	4618      	mov	r0, r3
10001b5e:	370c      	adds	r7, #12
10001b60:	46bd      	mov	sp, r7
10001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b66:	4770      	bx	lr
10001b68:	80000200 	.word	0x80000200

10001b6c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
10001b6c:	b480      	push	{r7}
10001b6e:	b083      	sub	sp, #12
10001b70:	af00      	add	r7, sp, #0
10001b72:	6078      	str	r0, [r7, #4]
10001b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HSEM_SEMID(SemID));
  assert_param(IS_HSEM_PROCESSID(ProcessID));

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
10001b76:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
10001b7a:	683b      	ldr	r3, [r7, #0]
10001b7c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
10001b80:	687b      	ldr	r3, [r7, #4]
10001b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

}
10001b86:	bf00      	nop
10001b88:	370c      	adds	r7, #12
10001b8a:	46bd      	mov	sp, r7
10001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
10001b90:	4770      	bx	lr
	...

10001b94 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
10001b94:	b580      	push	{r7, lr}
10001b96:	b084      	sub	sp, #16
10001b98:	af00      	add	r7, sp, #0
10001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
10001b9c:	2300      	movs	r3, #0
10001b9e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10001ba0:	687b      	ldr	r3, [r7, #4]
10001ba2:	2b00      	cmp	r3, #0
10001ba4:	d01e      	beq.n	10001be4 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

#if defined(CORE_CM4)
    IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10001ba6:	4b13      	ldr	r3, [pc, #76]	; (10001bf4 <HAL_IPCC_Init+0x60>)
10001ba8:	60bb      	str	r3, [r7, #8]
#else
    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif

    if (hipcc->State == HAL_IPCC_STATE_RESET)
10001baa:	687b      	ldr	r3, [r7, #4]
10001bac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10001bb0:	b2db      	uxtb	r3, r3
10001bb2:	2b00      	cmp	r3, #0
10001bb4:	d102      	bne.n	10001bbc <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
10001bb6:	6878      	ldr	r0, [r7, #4]
10001bb8:	f7ff fa62 	bl	10001080 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
10001bbc:	68b8      	ldr	r0, [r7, #8]
10001bbe:	f000 f99d 	bl	10001efc <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
10001bc2:	68bb      	ldr	r3, [r7, #8]
10001bc4:	681b      	ldr	r3, [r3, #0]
10001bc6:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
10001bca:	68bb      	ldr	r3, [r7, #8]
10001bcc:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
10001bce:	6878      	ldr	r0, [r7, #4]
10001bd0:	f000 f96e 	bl	10001eb0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
10001bd4:	687b      	ldr	r3, [r7, #4]
10001bd6:	2200      	movs	r2, #0
10001bd8:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
10001bda:	687b      	ldr	r3, [r7, #4]
10001bdc:	2201      	movs	r2, #1
10001bde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
10001be2:	e001      	b.n	10001be8 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
10001be4:	2301      	movs	r3, #1
10001be6:	73fb      	strb	r3, [r7, #15]
  }

  return err;
10001be8:	7bfb      	ldrb	r3, [r7, #15]
}
10001bea:	4618      	mov	r0, r3
10001bec:	3710      	adds	r7, #16
10001bee:	46bd      	mov	sp, r7
10001bf0:	bd80      	pop	{r7, pc}
10001bf2:	bf00      	nop
10001bf4:	4c001010 	.word	0x4c001010

10001bf8 <HAL_IPCC_ActivateNotification>:
  * @param  ChannelDir Channel direction
  * @param  cb Interrupt callback
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb)
{
10001bf8:	b580      	push	{r7, lr}
10001bfa:	b086      	sub	sp, #24
10001bfc:	af00      	add	r7, sp, #0
10001bfe:	60f8      	str	r0, [r7, #12]
10001c00:	60b9      	str	r1, [r7, #8]
10001c02:	603b      	str	r3, [r7, #0]
10001c04:	4613      	mov	r3, r2
10001c06:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
10001c08:	2300      	movs	r3, #0
10001c0a:	75fb      	strb	r3, [r7, #23]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
10001c0c:	68fb      	ldr	r3, [r7, #12]
10001c0e:	2b00      	cmp	r3, #0
10001c10:	d039      	beq.n	10001c86 <HAL_IPCC_ActivateNotification+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    /* Check IPCC state */
    if (hipcc->State == HAL_IPCC_STATE_READY)
10001c12:	68fb      	ldr	r3, [r7, #12]
10001c14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10001c18:	b2db      	uxtb	r3, r3
10001c1a:	2b01      	cmp	r3, #1
10001c1c:	d130      	bne.n	10001c80 <HAL_IPCC_ActivateNotification+0x88>
    {
      /* Set callback and register masking information */
      if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10001c1e:	79fb      	ldrb	r3, [r7, #7]
10001c20:	2b00      	cmp	r3, #0
10001c22:	d113      	bne.n	10001c4c <HAL_IPCC_ActivateNotification+0x54>
      {
        hipcc->ChannelCallbackTx[ChannelIndex] = cb;
10001c24:	68fa      	ldr	r2, [r7, #12]
10001c26:	68bb      	ldr	r3, [r7, #8]
10001c28:	3306      	adds	r3, #6
10001c2a:	009b      	lsls	r3, r3, #2
10001c2c:	4413      	add	r3, r2
10001c2e:	683a      	ldr	r2, [r7, #0]
10001c30:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001c32:	68fb      	ldr	r3, [r7, #12]
10001c34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10001c36:	68bb      	ldr	r3, [r7, #8]
10001c38:	f003 030f 	and.w	r3, r3, #15
10001c3c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10001c40:	fa01 f303 	lsl.w	r3, r1, r3
10001c44:	431a      	orrs	r2, r3
10001c46:	68fb      	ldr	r3, [r7, #12]
10001c48:	635a      	str	r2, [r3, #52]	; 0x34
10001c4a:	e010      	b.n	10001c6e <HAL_IPCC_ActivateNotification+0x76>
      }
      else
      {
        hipcc->ChannelCallbackRx[ChannelIndex] = cb;
10001c4c:	68fa      	ldr	r2, [r7, #12]
10001c4e:	68bb      	ldr	r3, [r7, #8]
10001c50:	009b      	lsls	r3, r3, #2
10001c52:	4413      	add	r3, r2
10001c54:	683a      	ldr	r2, [r7, #0]
10001c56:	605a      	str	r2, [r3, #4]
        hipcc->callbackRequest |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001c58:	68fb      	ldr	r3, [r7, #12]
10001c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10001c5c:	68bb      	ldr	r3, [r7, #8]
10001c5e:	f003 030f 	and.w	r3, r3, #15
10001c62:	2101      	movs	r1, #1
10001c64:	fa01 f303 	lsl.w	r3, r1, r3
10001c68:	431a      	orrs	r2, r3
10001c6a:	68fb      	ldr	r3, [r7, #12]
10001c6c:	635a      	str	r2, [r3, #52]	; 0x34
      }

      /* Unmask only the channels in reception (Transmission channel mask/unmask is done in HAL_IPCC_NotifyCPU) */
      if (ChannelDir == IPCC_CHANNEL_DIR_RX)
10001c6e:	79fb      	ldrb	r3, [r7, #7]
10001c70:	2b01      	cmp	r3, #1
10001c72:	d10a      	bne.n	10001c8a <HAL_IPCC_ActivateNotification+0x92>
      {
        IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
10001c74:	79fb      	ldrb	r3, [r7, #7]
10001c76:	4619      	mov	r1, r3
10001c78:	68b8      	ldr	r0, [r7, #8]
10001c7a:	f000 f8eb 	bl	10001e54 <IPCC_UnmaskInterrupt>
10001c7e:	e004      	b.n	10001c8a <HAL_IPCC_ActivateNotification+0x92>
      }
    }
    else
    {
      err = HAL_ERROR;
10001c80:	2301      	movs	r3, #1
10001c82:	75fb      	strb	r3, [r7, #23]
10001c84:	e001      	b.n	10001c8a <HAL_IPCC_ActivateNotification+0x92>
    }
  }
  else
  {
    err = HAL_ERROR;
10001c86:	2301      	movs	r3, #1
10001c88:	75fb      	strb	r3, [r7, #23]
  }
  return err;
10001c8a:	7dfb      	ldrb	r3, [r7, #23]
}
10001c8c:	4618      	mov	r0, r3
10001c8e:	3718      	adds	r7, #24
10001c90:	46bd      	mov	sp, r7
10001c92:	bd80      	pop	{r7, pc}

10001c94 <HAL_IPCC_GetChannelStatus>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval Channel status
  */
IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10001c94:	b480      	push	{r7}
10001c96:	b089      	sub	sp, #36	; 0x24
10001c98:	af00      	add	r7, sp, #0
10001c9a:	60f8      	str	r0, [r7, #12]
10001c9c:	60b9      	str	r1, [r7, #8]
10001c9e:	4613      	mov	r3, r2
10001ca0:	71fb      	strb	r3, [r7, #7]
  uint32_t channel_state;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10001ca2:	4b14      	ldr	r3, [pc, #80]	; (10001cf4 <HAL_IPCC_GetChannelStatus+0x60>)
10001ca4:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
10001ca6:	4b14      	ldr	r3, [pc, #80]	; (10001cf8 <HAL_IPCC_GetChannelStatus+0x64>)
10001ca8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Read corresponding channel depending of the MCU and the direction */
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10001caa:	79fb      	ldrb	r3, [r7, #7]
10001cac:	2b00      	cmp	r3, #0
10001cae:	d10a      	bne.n	10001cc6 <HAL_IPCC_GetChannelStatus+0x32>
  {
    channel_state = (currentInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001cb0:	69bb      	ldr	r3, [r7, #24]
10001cb2:	68da      	ldr	r2, [r3, #12]
10001cb4:	68bb      	ldr	r3, [r7, #8]
10001cb6:	f003 030f 	and.w	r3, r3, #15
10001cba:	2101      	movs	r1, #1
10001cbc:	fa01 f303 	lsl.w	r3, r1, r3
10001cc0:	4013      	ands	r3, r2
10001cc2:	61fb      	str	r3, [r7, #28]
10001cc4:	e009      	b.n	10001cda <HAL_IPCC_GetChannelStatus+0x46>
  }
  else
  {
    channel_state = (otherInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001cc6:	697b      	ldr	r3, [r7, #20]
10001cc8:	68da      	ldr	r2, [r3, #12]
10001cca:	68bb      	ldr	r3, [r7, #8]
10001ccc:	f003 030f 	and.w	r3, r3, #15
10001cd0:	2101      	movs	r1, #1
10001cd2:	fa01 f303 	lsl.w	r3, r1, r3
10001cd6:	4013      	ands	r3, r2
10001cd8:	61fb      	str	r3, [r7, #28]
  }

  return (channel_state == 0UL) ? IPCC_CHANNEL_STATUS_FREE : IPCC_CHANNEL_STATUS_OCCUPIED ;
10001cda:	69fb      	ldr	r3, [r7, #28]
10001cdc:	2b00      	cmp	r3, #0
10001cde:	bf14      	ite	ne
10001ce0:	2301      	movne	r3, #1
10001ce2:	2300      	moveq	r3, #0
10001ce4:	b2db      	uxtb	r3, r3
}
10001ce6:	4618      	mov	r0, r3
10001ce8:	3724      	adds	r7, #36	; 0x24
10001cea:	46bd      	mov	sp, r7
10001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
10001cf0:	4770      	bx	lr
10001cf2:	bf00      	nop
10001cf4:	4c001010 	.word	0x4c001010
10001cf8:	4c001000 	.word	0x4c001000

10001cfc <HAL_IPCC_NotifyCPU>:
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10001cfc:	b580      	push	{r7, lr}
10001cfe:	b088      	sub	sp, #32
10001d00:	af00      	add	r7, sp, #0
10001d02:	60f8      	str	r0, [r7, #12]
10001d04:	60b9      	str	r1, [r7, #8]
10001d06:	4613      	mov	r3, r2
10001d08:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef err = HAL_OK;
10001d0a:	2300      	movs	r3, #0
10001d0c:	77fb      	strb	r3, [r7, #31]
  uint32_t mask;
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10001d0e:	4b1d      	ldr	r3, [pc, #116]	; (10001d84 <HAL_IPCC_NotifyCPU+0x88>)
10001d10:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

  /* Check if IPCC is initiliased */
  if (hipcc->State == HAL_IPCC_STATE_READY)
10001d12:	68fb      	ldr	r3, [r7, #12]
10001d14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
10001d18:	b2db      	uxtb	r3, r3
10001d1a:	2b01      	cmp	r3, #1
10001d1c:	d12a      	bne.n	10001d74 <HAL_IPCC_NotifyCPU+0x78>
  {
    /* For IPCC_CHANNEL_DIR_TX, set the status. For IPCC_CHANNEL_DIR_RX, clear the status */
    currentInstance->SCR |= ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_SCR_CH1S : IPCC_SCR_CH1C) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10001d1e:	69bb      	ldr	r3, [r7, #24]
10001d20:	689a      	ldr	r2, [r3, #8]
10001d22:	79fb      	ldrb	r3, [r7, #7]
10001d24:	2b00      	cmp	r3, #0
10001d26:	d102      	bne.n	10001d2e <HAL_IPCC_NotifyCPU+0x32>
10001d28:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10001d2c:	e000      	b.n	10001d30 <HAL_IPCC_NotifyCPU+0x34>
10001d2e:	2101      	movs	r1, #1
10001d30:	68bb      	ldr	r3, [r7, #8]
10001d32:	f003 030f 	and.w	r3, r3, #15
10001d36:	fa01 f303 	lsl.w	r3, r1, r3
10001d3a:	431a      	orrs	r2, r3
10001d3c:	69bb      	ldr	r3, [r7, #24]
10001d3e:	609a      	str	r2, [r3, #8]

    /* Unmask interrupt if the callback is requested */
    mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIndex & CHANNEL_INDEX_Msk) ;
10001d40:	79fb      	ldrb	r3, [r7, #7]
10001d42:	2b00      	cmp	r3, #0
10001d44:	d102      	bne.n	10001d4c <HAL_IPCC_NotifyCPU+0x50>
10001d46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
10001d4a:	e000      	b.n	10001d4e <HAL_IPCC_NotifyCPU+0x52>
10001d4c:	2201      	movs	r2, #1
10001d4e:	68bb      	ldr	r3, [r7, #8]
10001d50:	f003 030f 	and.w	r3, r3, #15
10001d54:	fa02 f303 	lsl.w	r3, r2, r3
10001d58:	617b      	str	r3, [r7, #20]
    if ((hipcc->callbackRequest & mask) == mask)
10001d5a:	68fb      	ldr	r3, [r7, #12]
10001d5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10001d5e:	697b      	ldr	r3, [r7, #20]
10001d60:	4013      	ands	r3, r2
10001d62:	697a      	ldr	r2, [r7, #20]
10001d64:	429a      	cmp	r2, r3
10001d66:	d107      	bne.n	10001d78 <HAL_IPCC_NotifyCPU+0x7c>
    {
      IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir);
10001d68:	79fb      	ldrb	r3, [r7, #7]
10001d6a:	4619      	mov	r1, r3
10001d6c:	68b8      	ldr	r0, [r7, #8]
10001d6e:	f000 f871 	bl	10001e54 <IPCC_UnmaskInterrupt>
10001d72:	e001      	b.n	10001d78 <HAL_IPCC_NotifyCPU+0x7c>
    }
  }
  else
  {
    err = HAL_ERROR;
10001d74:	2301      	movs	r3, #1
10001d76:	77fb      	strb	r3, [r7, #31]
  }

  return err;
10001d78:	7ffb      	ldrb	r3, [r7, #31]
}
10001d7a:	4618      	mov	r0, r3
10001d7c:	3720      	adds	r7, #32
10001d7e:	46bd      	mov	sp, r7
10001d80:	bd80      	pop	{r7, pc}
10001d82:	bf00      	nop
10001d84:	4c001010 	.word	0x4c001010

10001d88 <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
10001d88:	b580      	push	{r7, lr}
10001d8a:	b088      	sub	sp, #32
10001d8c:	af00      	add	r7, sp, #0
10001d8e:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
10001d90:	2300      	movs	r3, #0
10001d92:	61bb      	str	r3, [r7, #24]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10001d94:	4b20      	ldr	r3, [pc, #128]	; (10001e18 <HAL_IPCC_RX_IRQHandler+0x90>)
10001d96:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C1;
10001d98:	4b20      	ldr	r3, [pc, #128]	; (10001e1c <HAL_IPCC_RX_IRQHandler+0x94>)
10001d9a:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
#endif

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
10001d9c:	697b      	ldr	r3, [r7, #20]
10001d9e:	685b      	ldr	r3, [r3, #4]
10001da0:	43db      	mvns	r3, r3
10001da2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
10001da6:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
10001da8:	693b      	ldr	r3, [r7, #16]
10001daa:	68db      	ldr	r3, [r3, #12]
10001dac:	69fa      	ldr	r2, [r7, #28]
10001dae:	4013      	ands	r3, r2
10001db0:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10001db2:	e029      	b.n	10001e08 <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk);
10001db4:	69bb      	ldr	r3, [r7, #24]
10001db6:	f003 030f 	and.w	r3, r3, #15
10001dba:	2201      	movs	r2, #1
10001dbc:	fa02 f303 	lsl.w	r3, r2, r3
10001dc0:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
10001dc2:	69fa      	ldr	r2, [r7, #28]
10001dc4:	68fb      	ldr	r3, [r7, #12]
10001dc6:	4013      	ands	r3, r2
10001dc8:	2b00      	cmp	r3, #0
10001dca:	d01a      	beq.n	10001e02 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
10001dcc:	697b      	ldr	r3, [r7, #20]
10001dce:	685a      	ldr	r2, [r3, #4]
10001dd0:	68fb      	ldr	r3, [r7, #12]
10001dd2:	431a      	orrs	r2, r3
10001dd4:	697b      	ldr	r3, [r7, #20]
10001dd6:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
10001dd8:	687a      	ldr	r2, [r7, #4]
10001dda:	69bb      	ldr	r3, [r7, #24]
10001ddc:	009b      	lsls	r3, r3, #2
10001dde:	4413      	add	r3, r2
10001de0:	685b      	ldr	r3, [r3, #4]
10001de2:	2b00      	cmp	r3, #0
10001de4:	d008      	beq.n	10001df8 <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
10001de6:	687a      	ldr	r2, [r7, #4]
10001de8:	69bb      	ldr	r3, [r7, #24]
10001dea:	009b      	lsls	r3, r3, #2
10001dec:	4413      	add	r3, r2
10001dee:	685b      	ldr	r3, [r3, #4]
10001df0:	2201      	movs	r2, #1
10001df2:	69b9      	ldr	r1, [r7, #24]
10001df4:	6878      	ldr	r0, [r7, #4]
10001df6:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
10001df8:	68fb      	ldr	r3, [r7, #12]
10001dfa:	43db      	mvns	r3, r3
10001dfc:	69fa      	ldr	r2, [r7, #28]
10001dfe:	4013      	ands	r3, r2
10001e00:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
10001e02:	69bb      	ldr	r3, [r7, #24]
10001e04:	3301      	adds	r3, #1
10001e06:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
10001e08:	69fb      	ldr	r3, [r7, #28]
10001e0a:	2b00      	cmp	r3, #0
10001e0c:	d1d2      	bne.n	10001db4 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
10001e0e:	bf00      	nop
10001e10:	bf00      	nop
10001e12:	3720      	adds	r7, #32
10001e14:	46bd      	mov	sp, r7
10001e16:	bd80      	pop	{r7, pc}
10001e18:	4c001010 	.word	0x4c001010
10001e1c:	4c001000 	.word	0x4c001000

10001e20 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10001e20:	b480      	push	{r7}
10001e22:	b085      	sub	sp, #20
10001e24:	af00      	add	r7, sp, #0
10001e26:	60f8      	str	r0, [r7, #12]
10001e28:	60b9      	str	r1, [r7, #8]
10001e2a:	4613      	mov	r3, r2
10001e2c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
10001e2e:	bf00      	nop
10001e30:	3714      	adds	r7, #20
10001e32:	46bd      	mov	sp, r7
10001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e38:	4770      	bx	lr

10001e3a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10001e3a:	b480      	push	{r7}
10001e3c:	b085      	sub	sp, #20
10001e3e:	af00      	add	r7, sp, #0
10001e40:	60f8      	str	r0, [r7, #12]
10001e42:	60b9      	str	r1, [r7, #8]
10001e44:	4613      	mov	r3, r2
10001e46:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
10001e48:	bf00      	nop
10001e4a:	3714      	adds	r7, #20
10001e4c:	46bd      	mov	sp, r7
10001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
10001e52:	4770      	bx	lr

10001e54 <IPCC_UnmaskInterrupt>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param  ChannelDir Channel direction
  */
void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
10001e54:	b480      	push	{r7}
10001e56:	b085      	sub	sp, #20
10001e58:	af00      	add	r7, sp, #0
10001e5a:	6078      	str	r0, [r7, #4]
10001e5c:	460b      	mov	r3, r1
10001e5e:	70fb      	strb	r3, [r7, #3]
#if defined(CORE_CM4)
  IPCC_CommonTypeDef *currentInstance = IPCC_C2;
10001e60:	4b12      	ldr	r3, [pc, #72]	; (10001eac <IPCC_UnmaskInterrupt+0x58>)
10001e62:	60fb      	str	r3, [r7, #12]
#else
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
#endif
  if (ChannelDir == IPCC_CHANNEL_DIR_TX)
10001e64:	78fb      	ldrb	r3, [r7, #3]
10001e66:	2b00      	cmp	r3, #0
10001e68:	d10d      	bne.n	10001e86 <IPCC_UnmaskInterrupt+0x32>
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001e6a:	68fb      	ldr	r3, [r7, #12]
10001e6c:	685a      	ldr	r2, [r3, #4]
10001e6e:	687b      	ldr	r3, [r7, #4]
10001e70:	f003 030f 	and.w	r3, r3, #15
10001e74:	f44f 3180 	mov.w	r1, #65536	; 0x10000
10001e78:	fa01 f303 	lsl.w	r3, r1, r3
10001e7c:	43db      	mvns	r3, r3
10001e7e:	401a      	ands	r2, r3
10001e80:	68fb      	ldr	r3, [r7, #12]
10001e82:	605a      	str	r2, [r3, #4]
  else
  {
    /* Unmask interrupt */
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
  }
}
10001e84:	e00b      	b.n	10001e9e <IPCC_UnmaskInterrupt+0x4a>
    currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk));
10001e86:	68fb      	ldr	r3, [r7, #12]
10001e88:	685a      	ldr	r2, [r3, #4]
10001e8a:	687b      	ldr	r3, [r7, #4]
10001e8c:	f003 030f 	and.w	r3, r3, #15
10001e90:	2101      	movs	r1, #1
10001e92:	fa01 f303 	lsl.w	r3, r1, r3
10001e96:	43db      	mvns	r3, r3
10001e98:	401a      	ands	r2, r3
10001e9a:	68fb      	ldr	r3, [r7, #12]
10001e9c:	605a      	str	r2, [r3, #4]
}
10001e9e:	bf00      	nop
10001ea0:	3714      	adds	r7, #20
10001ea2:	46bd      	mov	sp, r7
10001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
10001ea8:	4770      	bx	lr
10001eaa:	bf00      	nop
10001eac:	4c001010 	.word	0x4c001010

10001eb0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
10001eb0:	b480      	push	{r7}
10001eb2:	b085      	sub	sp, #20
10001eb4:	af00      	add	r7, sp, #0
10001eb6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
10001eb8:	2300      	movs	r3, #0
10001eba:	60fb      	str	r3, [r7, #12]
10001ebc:	e00f      	b.n	10001ede <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
10001ebe:	687a      	ldr	r2, [r7, #4]
10001ec0:	68fb      	ldr	r3, [r7, #12]
10001ec2:	009b      	lsls	r3, r3, #2
10001ec4:	4413      	add	r3, r2
10001ec6:	4a0b      	ldr	r2, [pc, #44]	; (10001ef4 <IPCC_SetDefaultCallbacks+0x44>)
10001ec8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
10001eca:	687a      	ldr	r2, [r7, #4]
10001ecc:	68fb      	ldr	r3, [r7, #12]
10001ece:	3306      	adds	r3, #6
10001ed0:	009b      	lsls	r3, r3, #2
10001ed2:	4413      	add	r3, r2
10001ed4:	4a08      	ldr	r2, [pc, #32]	; (10001ef8 <IPCC_SetDefaultCallbacks+0x48>)
10001ed6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
10001ed8:	68fb      	ldr	r3, [r7, #12]
10001eda:	3301      	adds	r3, #1
10001edc:	60fb      	str	r3, [r7, #12]
10001ede:	68fb      	ldr	r3, [r7, #12]
10001ee0:	2b05      	cmp	r3, #5
10001ee2:	d9ec      	bls.n	10001ebe <IPCC_SetDefaultCallbacks+0xe>
  }
}
10001ee4:	bf00      	nop
10001ee6:	bf00      	nop
10001ee8:	3714      	adds	r7, #20
10001eea:	46bd      	mov	sp, r7
10001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
10001ef0:	4770      	bx	lr
10001ef2:	bf00      	nop
10001ef4:	10001e21 	.word	0x10001e21
10001ef8:	10001e3b 	.word	0x10001e3b

10001efc <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
10001efc:	b480      	push	{r7}
10001efe:	b083      	sub	sp, #12
10001f00:	af00      	add	r7, sp, #0
10001f02:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
10001f04:	687b      	ldr	r3, [r7, #4]
10001f06:	2200      	movs	r2, #0
10001f08:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
10001f0a:	687b      	ldr	r3, [r7, #4]
10001f0c:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
10001f10:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
10001f12:	687b      	ldr	r3, [r7, #4]
10001f14:	223f      	movs	r2, #63	; 0x3f
10001f16:	609a      	str	r2, [r3, #8]
}
10001f18:	bf00      	nop
10001f1a:	370c      	adds	r7, #12
10001f1c:	46bd      	mov	sp, r7
10001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
10001f22:	4770      	bx	lr

10001f24 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
10001f24:	b480      	push	{r7}
10001f26:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
10001f28:	4b05      	ldr	r3, [pc, #20]	; (10001f40 <HAL_PWR_EnableBkUpAccess+0x1c>)
10001f2a:	681b      	ldr	r3, [r3, #0]
10001f2c:	4a04      	ldr	r2, [pc, #16]	; (10001f40 <HAL_PWR_EnableBkUpAccess+0x1c>)
10001f2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10001f32:	6013      	str	r3, [r2, #0]
}
10001f34:	bf00      	nop
10001f36:	46bd      	mov	sp, r7
10001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
10001f3c:	4770      	bx	lr
10001f3e:	bf00      	nop
10001f40:	50001000 	.word	0x50001000

10001f44 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10001f44:	b580      	push	{r7, lr}
10001f46:	b084      	sub	sp, #16
10001f48:	af00      	add	r7, sp, #0
10001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef result = HAL_OK;
10001f4c:	2300      	movs	r3, #0
10001f4e:	73fb      	strb	r3, [r7, #15]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
10001f50:	687b      	ldr	r3, [r7, #4]
10001f52:	2b00      	cmp	r3, #0
10001f54:	d101      	bne.n	10001f5a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
10001f56:	2301      	movs	r3, #1
10001f58:	e320      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10001f5a:	687b      	ldr	r3, [r7, #4]
10001f5c:	681b      	ldr	r3, [r3, #0]
10001f5e:	f003 0301 	and.w	r3, r3, #1
10001f62:	2b00      	cmp	r3, #0
10001f64:	f000 8081 	beq.w	1000206a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used somewhere in the system it will not be disabled */
    if (IS_HSE_IN_USE())
10001f68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001f6c:	6a1b      	ldr	r3, [r3, #32]
10001f6e:	f003 0303 	and.w	r3, r3, #3
10001f72:	2b01      	cmp	r3, #1
10001f74:	d107      	bne.n	10001f86 <HAL_RCC_OscConfig+0x42>
10001f76:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001f7a:	6a1b      	ldr	r3, [r3, #32]
10001f7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10001f80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10001f84:	d054      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10001f86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10001f8c:	f003 0307 	and.w	r3, r3, #7
10001f90:	2b01      	cmp	r3, #1
10001f92:	d107      	bne.n	10001fa4 <HAL_RCC_OscConfig+0x60>
10001f94:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10001f9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10001f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10001fa2:	d045      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10001fa4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10001faa:	f003 0303 	and.w	r3, r3, #3
10001fae:	2b01      	cmp	r3, #1
10001fb0:	d107      	bne.n	10001fc2 <HAL_RCC_OscConfig+0x7e>
10001fb2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10001fb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10001fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10001fc0:	d036      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10001fc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10001fc8:	f003 0303 	and.w	r3, r3, #3
10001fcc:	2b01      	cmp	r3, #1
10001fce:	d10f      	bne.n	10001ff0 <HAL_RCC_OscConfig+0xac>
10001fd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10001fd8:	f003 0302 	and.w	r3, r3, #2
10001fdc:	2b02      	cmp	r3, #2
10001fde:	d027      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10001fe0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10001fe8:	f003 0302 	and.w	r3, r3, #2
10001fec:	2b02      	cmp	r3, #2
10001fee:	d01f      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10001ff0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10001ff4:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10001ff8:	f003 0303 	and.w	r3, r3, #3
10001ffc:	2b01      	cmp	r3, #1
10001ffe:	d107      	bne.n	10002010 <HAL_RCC_OscConfig+0xcc>
10002000:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002004:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10002008:	f003 0302 	and.w	r3, r3, #2
1000200c:	2b02      	cmp	r3, #2
1000200e:	d00f      	beq.n	10002030 <HAL_RCC_OscConfig+0xec>
10002010:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002014:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10002018:	f003 0303 	and.w	r3, r3, #3
1000201c:	2b01      	cmp	r3, #1
1000201e:	d117      	bne.n	10002050 <HAL_RCC_OscConfig+0x10c>
10002020:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002024:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10002028:	f003 0302 	and.w	r3, r3, #2
1000202c:	2b02      	cmp	r3, #2
1000202e:	d10f      	bne.n	10002050 <HAL_RCC_OscConfig+0x10c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
10002030:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002034:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002038:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000203c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002040:	d112      	bne.n	10002068 <HAL_RCC_OscConfig+0x124>
10002042:	687b      	ldr	r3, [r7, #4]
10002044:	685b      	ldr	r3, [r3, #4]
10002046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
1000204a:	d00d      	beq.n	10002068 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
1000204c:	2301      	movs	r3, #1
1000204e:	e2a5      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Configure HSE oscillator */
      result = HAL_RCC_HSEConfig(RCC_OscInitStruct->HSEState);
10002050:	687b      	ldr	r3, [r7, #4]
10002052:	685b      	ldr	r3, [r3, #4]
10002054:	4618      	mov	r0, r3
10002056:	f000 faa7 	bl	100025a8 <HAL_RCC_HSEConfig>
1000205a:	4603      	mov	r3, r0
1000205c:	73fb      	strb	r3, [r7, #15]
      if (result != HAL_OK)
1000205e:	7bfb      	ldrb	r3, [r7, #15]
10002060:	2b00      	cmp	r3, #0
10002062:	d002      	beq.n	1000206a <HAL_RCC_OscConfig+0x126>
      {
        return result;
10002064:	7bfb      	ldrb	r3, [r7, #15]
10002066:	e299      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
10002068:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
1000206a:	687b      	ldr	r3, [r7, #4]
1000206c:	681b      	ldr	r3, [r3, #0]
1000206e:	f003 0302 	and.w	r3, r3, #2
10002072:	2b00      	cmp	r3, #0
10002074:	f000 814e 	beq.w	10002314 <HAL_RCC_OscConfig+0x3d0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDivValue));

    /* When the HSI is used as system clock it will not disabled */
    if (IS_HSI_IN_USE())
10002078:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000207c:	6a1b      	ldr	r3, [r3, #32]
1000207e:	f003 0303 	and.w	r3, r3, #3
10002082:	2b00      	cmp	r3, #0
10002084:	d107      	bne.n	10002096 <HAL_RCC_OscConfig+0x152>
10002086:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000208a:	6a1b      	ldr	r3, [r3, #32]
1000208c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002090:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002094:	d055      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
10002096:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000209a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000209c:	f003 0307 	and.w	r3, r3, #7
100020a0:	2b00      	cmp	r3, #0
100020a2:	d107      	bne.n	100020b4 <HAL_RCC_OscConfig+0x170>
100020a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100020aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100020ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100020b2:	d046      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
100020b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100020ba:	f003 0303 	and.w	r3, r3, #3
100020be:	2b00      	cmp	r3, #0
100020c0:	d107      	bne.n	100020d2 <HAL_RCC_OscConfig+0x18e>
100020c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100020c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100020cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100020d0:	d037      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
100020d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100020d8:	f003 0303 	and.w	r3, r3, #3
100020dc:	2b00      	cmp	r3, #0
100020de:	d10f      	bne.n	10002100 <HAL_RCC_OscConfig+0x1bc>
100020e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100020e8:	f003 0302 	and.w	r3, r3, #2
100020ec:	2b02      	cmp	r3, #2
100020ee:	d028      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
100020f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100020f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100020f8:	f003 0302 	and.w	r3, r3, #2
100020fc:	2b02      	cmp	r3, #2
100020fe:	d020      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
10002100:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002104:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10002108:	f003 0303 	and.w	r3, r3, #3
1000210c:	2b00      	cmp	r3, #0
1000210e:	d107      	bne.n	10002120 <HAL_RCC_OscConfig+0x1dc>
10002110:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002114:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10002118:	f003 0302 	and.w	r3, r3, #2
1000211c:	2b02      	cmp	r3, #2
1000211e:	d010      	beq.n	10002142 <HAL_RCC_OscConfig+0x1fe>
10002120:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002124:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10002128:	f003 0303 	and.w	r3, r3, #3
1000212c:	2b00      	cmp	r3, #0
1000212e:	f040 8088 	bne.w	10002242 <HAL_RCC_OscConfig+0x2fe>
10002132:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002136:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
1000213a:	f003 0302 	and.w	r3, r3, #2
1000213e:	2b02      	cmp	r3, #2
10002140:	d17f      	bne.n	10002242 <HAL_RCC_OscConfig+0x2fe>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
10002142:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002146:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000214a:	f003 0301 	and.w	r3, r3, #1
1000214e:	2b01      	cmp	r3, #1
10002150:	d105      	bne.n	1000215e <HAL_RCC_OscConfig+0x21a>
10002152:	687b      	ldr	r3, [r7, #4]
10002154:	68db      	ldr	r3, [r3, #12]
10002156:	2b01      	cmp	r3, #1
10002158:	d001      	beq.n	1000215e <HAL_RCC_OscConfig+0x21a>
      {
        return HAL_ERROR;
1000215a:	2301      	movs	r3, #1
1000215c:	e21e      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
1000215e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002162:	699b      	ldr	r3, [r3, #24]
10002164:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
10002168:	687b      	ldr	r3, [r7, #4]
1000216a:	691b      	ldr	r3, [r3, #16]
1000216c:	021b      	lsls	r3, r3, #8
1000216e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002172:	4313      	orrs	r3, r2
10002174:	618b      	str	r3, [r1, #24]

        /* It is not allowed to change HSIDIV if HSI is currently used as
         * reference clock for a PLL
         */
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
10002176:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000217a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000217c:	f003 0303 	and.w	r3, r3, #3
10002180:	2b00      	cmp	r3, #0
10002182:	d10f      	bne.n	100021a4 <HAL_RCC_OscConfig+0x260>
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
10002184:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002188:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000218c:	f003 0302 	and.w	r3, r3, #2
        if (((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) ||
10002190:	2b02      	cmp	r3, #2
10002192:	d047      	beq.n	10002224 <HAL_RCC_OscConfig+0x2e0>
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
10002194:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002198:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000219c:	f003 0302 	and.w	r3, r3, #2
             ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY)) &&
100021a0:	2b02      	cmp	r3, #2
100021a2:	d03f      	beq.n	10002224 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
100021a4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100021a8:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
100021ac:	f003 0303 	and.w	r3, r3, #3
              ((!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY))))) &&
100021b0:	2b00      	cmp	r3, #0
100021b2:	d107      	bne.n	100021c4 <HAL_RCC_OscConfig+0x280>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
100021b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100021b8:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100021bc:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL3_SOURCE() != RCC_PLL3SOURCE_HSI) ||
100021c0:	2b02      	cmp	r3, #2
100021c2:	d02f      	beq.n	10002224 <HAL_RCC_OscConfig+0x2e0>
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
100021c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100021c8:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
100021cc:	f003 0303 	and.w	r3, r3, #3
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY))) &&
100021d0:	2b00      	cmp	r3, #0
100021d2:	d107      	bne.n	100021e4 <HAL_RCC_OscConfig+0x2a0>
             (!__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY))))
100021d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100021d8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100021dc:	f003 0302 	and.w	r3, r3, #2
            ((__HAL_RCC_GET_PLL4_SOURCE() != RCC_PLL4SOURCE_HSI) ||
100021e0:	2b02      	cmp	r3, #2
100021e2:	d01f      	beq.n	10002224 <HAL_RCC_OscConfig+0x2e0>
        {
          /* Update HSIDIV value */
          __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
100021e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100021e8:	699b      	ldr	r3, [r3, #24]
100021ea:	f023 0203 	bic.w	r2, r3, #3
100021ee:	687b      	ldr	r3, [r7, #4]
100021f0:	695b      	ldr	r3, [r3, #20]
100021f2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100021f6:	4313      	orrs	r3, r2
100021f8:	618b      	str	r3, [r1, #24]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
100021fa:	f7ff f99b 	bl	10001534 <HAL_GetTick>
100021fe:	60b8      	str	r0, [r7, #8]

          /* Wait till HSIDIV is ready */
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002200:	e008      	b.n	10002214 <HAL_RCC_OscConfig+0x2d0>
          {
            if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002202:	f7ff f997 	bl	10001534 <HAL_GetTick>
10002206:	4602      	mov	r2, r0
10002208:	68bb      	ldr	r3, [r7, #8]
1000220a:	1ad3      	subs	r3, r2, r3
1000220c:	2b64      	cmp	r3, #100	; 0x64
1000220e:	d901      	bls.n	10002214 <HAL_RCC_OscConfig+0x2d0>
            {
              return HAL_TIMEOUT;
10002210:	2303      	movs	r3, #3
10002212:	e1c3      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
          while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
10002214:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002218:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000221c:	f003 0304 	and.w	r3, r3, #4
10002220:	2b04      	cmp	r3, #4
10002222:	d1ee      	bne.n	10002202 <HAL_RCC_OscConfig+0x2be>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  HAL_RCC_GetSystemCoreClockFreq();
10002224:	f001 f809 	bl	1000323a <HAL_RCC_GetSystemCoreClockFreq>
10002228:	4603      	mov	r3, r0
1000222a:	4ab3      	ldr	r2, [pc, #716]	; (100024f8 <HAL_RCC_OscConfig+0x5b4>)
1000222c:	6013      	str	r3, [r2, #0]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
1000222e:	4bb3      	ldr	r3, [pc, #716]	; (100024fc <HAL_RCC_OscConfig+0x5b8>)
10002230:	681b      	ldr	r3, [r3, #0]
10002232:	4618      	mov	r0, r3
10002234:	f7ff f934 	bl	100014a0 <HAL_InitTick>
10002238:	4603      	mov	r3, r0
1000223a:	2b00      	cmp	r3, #0
1000223c:	d069      	beq.n	10002312 <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_ERROR;
1000223e:	2301      	movs	r3, #1
10002240:	e1ac      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
10002242:	687b      	ldr	r3, [r7, #4]
10002244:	68db      	ldr	r3, [r3, #12]
10002246:	2b00      	cmp	r3, #0
10002248:	d049      	beq.n	100022de <HAL_RCC_OscConfig+0x39a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
1000224a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000224e:	68db      	ldr	r3, [r3, #12]
10002250:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002254:	f043 0301 	orr.w	r3, r3, #1
10002258:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000225a:	f7ff f96b 	bl	10001534 <HAL_GetTick>
1000225e:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002260:	e008      	b.n	10002274 <HAL_RCC_OscConfig+0x330>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
10002262:	f7ff f967 	bl	10001534 <HAL_GetTick>
10002266:	4602      	mov	r2, r0
10002268:	68bb      	ldr	r3, [r7, #8]
1000226a:	1ad3      	subs	r3, r2, r3
1000226c:	2b64      	cmp	r3, #100	; 0x64
1000226e:	d901      	bls.n	10002274 <HAL_RCC_OscConfig+0x330>
          {
            return HAL_TIMEOUT;
10002270:	2303      	movs	r3, #3
10002272:	e193      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002274:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002278:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000227c:	f003 0301 	and.w	r3, r3, #1
10002280:	2b01      	cmp	r3, #1
10002282:	d1ee      	bne.n	10002262 <HAL_RCC_OscConfig+0x31e>
          }
        }

        /* Update HSIDIV value */
        __HAL_RCC_HSI_DIV(RCC_OscInitStruct->HSIDivValue);
10002284:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002288:	699b      	ldr	r3, [r3, #24]
1000228a:	f023 0203 	bic.w	r2, r3, #3
1000228e:	687b      	ldr	r3, [r7, #4]
10002290:	695b      	ldr	r3, [r3, #20]
10002292:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002296:	4313      	orrs	r3, r2
10002298:	618b      	str	r3, [r1, #24]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000229a:	f7ff f94b 	bl	10001534 <HAL_GetTick>
1000229e:	60b8      	str	r0, [r7, #8]

        /* Wait till HSIDIV is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
100022a0:	e008      	b.n	100022b4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
100022a2:	f7ff f947 	bl	10001534 <HAL_GetTick>
100022a6:	4602      	mov	r2, r0
100022a8:	68bb      	ldr	r3, [r7, #8]
100022aa:	1ad3      	subs	r3, r2, r3
100022ac:	2b64      	cmp	r3, #100	; 0x64
100022ae:	d901      	bls.n	100022b4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
100022b0:	2303      	movs	r3, #3
100022b2:	e173      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) == RESET)
100022b4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100022b8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100022bc:	f003 0304 	and.w	r3, r3, #4
100022c0:	2b04      	cmp	r3, #4
100022c2:	d1ee      	bne.n	100022a2 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
100022c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100022c8:	699b      	ldr	r3, [r3, #24]
100022ca:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
100022ce:	687b      	ldr	r3, [r7, #4]
100022d0:	691b      	ldr	r3, [r3, #16]
100022d2:	021b      	lsls	r3, r3, #8
100022d4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100022d8:	4313      	orrs	r3, r2
100022da:	618b      	str	r3, [r1, #24]
100022dc:	e01a      	b.n	10002314 <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
100022de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100022e2:	2201      	movs	r2, #1
100022e4:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100022e6:	f7ff f925 	bl	10001534 <HAL_GetTick>
100022ea:	60b8      	str	r0, [r7, #8]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
100022ec:	e008      	b.n	10002300 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
100022ee:	f7ff f921 	bl	10001534 <HAL_GetTick>
100022f2:	4602      	mov	r2, r0
100022f4:	68bb      	ldr	r3, [r7, #8]
100022f6:	1ad3      	subs	r3, r2, r3
100022f8:	2b64      	cmp	r3, #100	; 0x64
100022fa:	d901      	bls.n	10002300 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
100022fc:	2303      	movs	r3, #3
100022fe:	e14d      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
10002300:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002304:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002308:	f003 0301 	and.w	r3, r3, #1
1000230c:	2b01      	cmp	r3, #1
1000230e:	d0ee      	beq.n	100022ee <HAL_RCC_OscConfig+0x3aa>
10002310:	e000      	b.n	10002314 <HAL_RCC_OscConfig+0x3d0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
10002312:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
10002314:	687b      	ldr	r3, [r7, #4]
10002316:	681b      	ldr	r3, [r3, #0]
10002318:	f003 0310 	and.w	r3, r3, #16
1000231c:	2b00      	cmp	r3, #0
1000231e:	f000 8091 	beq.w	10002444 <HAL_RCC_OscConfig+0x500>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if (IS_CSI_IN_USE())
10002322:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002326:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
1000232a:	f003 0303 	and.w	r3, r3, #3
1000232e:	2b02      	cmp	r3, #2
10002330:	d107      	bne.n	10002342 <HAL_RCC_OscConfig+0x3fe>
10002332:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002336:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000233a:	f003 0302 	and.w	r3, r3, #2
1000233e:	2b02      	cmp	r3, #2
10002340:	d01e      	beq.n	10002380 <HAL_RCC_OscConfig+0x43c>
10002342:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002346:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002348:	f003 0303 	and.w	r3, r3, #3
1000234c:	2b02      	cmp	r3, #2
1000234e:	d107      	bne.n	10002360 <HAL_RCC_OscConfig+0x41c>
10002350:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002356:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000235a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000235e:	d00f      	beq.n	10002380 <HAL_RCC_OscConfig+0x43c>
10002360:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002364:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10002368:	f003 0303 	and.w	r3, r3, #3
1000236c:	2b02      	cmp	r3, #2
1000236e:	d122      	bne.n	100023b6 <HAL_RCC_OscConfig+0x472>
10002370:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002374:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10002378:	f003 0302 	and.w	r3, r3, #2
1000237c:	2b02      	cmp	r3, #2
1000237e:	d11a      	bne.n	100023b6 <HAL_RCC_OscConfig+0x472>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
10002380:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002384:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002388:	f003 0310 	and.w	r3, r3, #16
1000238c:	2b10      	cmp	r3, #16
1000238e:	d105      	bne.n	1000239c <HAL_RCC_OscConfig+0x458>
10002390:	687b      	ldr	r3, [r7, #4]
10002392:	69db      	ldr	r3, [r3, #28]
10002394:	2b10      	cmp	r3, #16
10002396:	d001      	beq.n	1000239c <HAL_RCC_OscConfig+0x458>
      {
        return HAL_ERROR;
10002398:	2301      	movs	r3, #1
1000239a:	e0ff      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
1000239c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100023a0:	69db      	ldr	r3, [r3, #28]
100023a2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
100023a6:	687b      	ldr	r3, [r7, #4]
100023a8:	6a1b      	ldr	r3, [r3, #32]
100023aa:	021b      	lsls	r3, r3, #8
100023ac:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100023b0:	4313      	orrs	r3, r2
100023b2:	61cb      	str	r3, [r1, #28]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
100023b4:	e046      	b.n	10002444 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
100023b6:	687b      	ldr	r3, [r7, #4]
100023b8:	69db      	ldr	r3, [r3, #28]
100023ba:	2b00      	cmp	r3, #0
100023bc:	d029      	beq.n	10002412 <HAL_RCC_OscConfig+0x4ce>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
100023be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100023c2:	68db      	ldr	r3, [r3, #12]
100023c4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100023c8:	f043 0310 	orr.w	r3, r3, #16
100023cc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100023ce:	f7ff f8b1 	bl	10001534 <HAL_GetTick>
100023d2:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
100023d4:	e008      	b.n	100023e8 <HAL_RCC_OscConfig+0x4a4>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
100023d6:	f7ff f8ad 	bl	10001534 <HAL_GetTick>
100023da:	4602      	mov	r2, r0
100023dc:	68bb      	ldr	r3, [r7, #8]
100023de:	1ad3      	subs	r3, r2, r3
100023e0:	2b64      	cmp	r3, #100	; 0x64
100023e2:	d901      	bls.n	100023e8 <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
100023e4:	2303      	movs	r3, #3
100023e6:	e0d9      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
100023e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100023ec:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100023f0:	f003 0310 	and.w	r3, r3, #16
100023f4:	2b10      	cmp	r3, #16
100023f6:	d1ee      	bne.n	100023d6 <HAL_RCC_OscConfig+0x492>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
100023f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100023fc:	69db      	ldr	r3, [r3, #28]
100023fe:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
10002402:	687b      	ldr	r3, [r7, #4]
10002404:	6a1b      	ldr	r3, [r3, #32]
10002406:	021b      	lsls	r3, r3, #8
10002408:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000240c:	4313      	orrs	r3, r2
1000240e:	61cb      	str	r3, [r1, #28]
10002410:	e018      	b.n	10002444 <HAL_RCC_OscConfig+0x500>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
10002412:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002416:	2210      	movs	r2, #16
10002418:	611a      	str	r2, [r3, #16]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
1000241a:	f7ff f88b 	bl	10001534 <HAL_GetTick>
1000241e:	60b8      	str	r0, [r7, #8]

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10002420:	e008      	b.n	10002434 <HAL_RCC_OscConfig+0x4f0>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
10002422:	f7ff f887 	bl	10001534 <HAL_GetTick>
10002426:	4602      	mov	r2, r0
10002428:	68bb      	ldr	r3, [r7, #8]
1000242a:	1ad3      	subs	r3, r2, r3
1000242c:	2b64      	cmp	r3, #100	; 0x64
1000242e:	d901      	bls.n	10002434 <HAL_RCC_OscConfig+0x4f0>
          {
            return HAL_TIMEOUT;
10002430:	2303      	movs	r3, #3
10002432:	e0b3      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
10002434:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002438:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000243c:	f003 0310 	and.w	r3, r3, #16
10002440:	2b10      	cmp	r3, #16
10002442:	d0ee      	beq.n	10002422 <HAL_RCC_OscConfig+0x4de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10002444:	687b      	ldr	r3, [r7, #4]
10002446:	681b      	ldr	r3, [r3, #0]
10002448:	f003 0308 	and.w	r3, r3, #8
1000244c:	2b00      	cmp	r3, #0
1000244e:	d042      	beq.n	100024d6 <HAL_RCC_OscConfig+0x592>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
10002450:	687b      	ldr	r3, [r7, #4]
10002452:	699b      	ldr	r3, [r3, #24]
10002454:	2b00      	cmp	r3, #0
10002456:	d01f      	beq.n	10002498 <HAL_RCC_OscConfig+0x554>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
10002458:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000245c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
10002460:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002464:	f043 0301 	orr.w	r3, r3, #1
10002468:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1000246c:	f7ff f862 	bl	10001534 <HAL_GetTick>
10002470:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10002472:	e008      	b.n	10002486 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10002474:	f7ff f85e 	bl	10001534 <HAL_GetTick>
10002478:	4602      	mov	r2, r0
1000247a:	68bb      	ldr	r3, [r7, #8]
1000247c:	1ad3      	subs	r3, r2, r3
1000247e:	2b64      	cmp	r3, #100	; 0x64
10002480:	d901      	bls.n	10002486 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
10002482:	2303      	movs	r3, #3
10002484:	e08a      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
10002486:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000248a:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
1000248e:	f003 0302 	and.w	r3, r3, #2
10002492:	2b02      	cmp	r3, #2
10002494:	d1ee      	bne.n	10002474 <HAL_RCC_OscConfig+0x530>
10002496:	e01e      	b.n	100024d6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
10002498:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000249c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
100024a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100024a4:	f023 0301 	bic.w	r3, r3, #1
100024a8:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100024ac:	f7ff f842 	bl	10001534 <HAL_GetTick>
100024b0:	60b8      	str	r0, [r7, #8]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
100024b2:	e008      	b.n	100024c6 <HAL_RCC_OscConfig+0x582>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
100024b4:	f7ff f83e 	bl	10001534 <HAL_GetTick>
100024b8:	4602      	mov	r2, r0
100024ba:	68bb      	ldr	r3, [r7, #8]
100024bc:	1ad3      	subs	r3, r2, r3
100024be:	2b64      	cmp	r3, #100	; 0x64
100024c0:	d901      	bls.n	100024c6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
100024c2:	2303      	movs	r3, #3
100024c4:	e06a      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
100024c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100024ca:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
100024ce:	f003 0302 	and.w	r3, r3, #2
100024d2:	2b02      	cmp	r3, #2
100024d4:	d0ee      	beq.n	100024b4 <HAL_RCC_OscConfig+0x570>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
100024d6:	687b      	ldr	r3, [r7, #4]
100024d8:	681b      	ldr	r3, [r3, #0]
100024da:	f003 0304 	and.w	r3, r3, #4
100024de:	2b00      	cmp	r3, #0
100024e0:	d02b      	beq.n	1000253a <HAL_RCC_OscConfig+0x5f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
100024e2:	4b07      	ldr	r3, [pc, #28]	; (10002500 <HAL_RCC_OscConfig+0x5bc>)
100024e4:	681b      	ldr	r3, [r3, #0]
100024e6:	4a06      	ldr	r2, [pc, #24]	; (10002500 <HAL_RCC_OscConfig+0x5bc>)
100024e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
100024ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
100024ee:	f7ff f821 	bl	10001534 <HAL_GetTick>
100024f2:	60b8      	str	r0, [r7, #8]

    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
100024f4:	e00f      	b.n	10002516 <HAL_RCC_OscConfig+0x5d2>
100024f6:	bf00      	nop
100024f8:	1002009c 	.word	0x1002009c
100024fc:	100200a0 	.word	0x100200a0
10002500:	50001000 	.word	0x50001000
    {
      if ((HAL_GetTick() - tickstart) > DBP_TIMEOUT_VALUE)
10002504:	f7ff f816 	bl	10001534 <HAL_GetTick>
10002508:	4602      	mov	r2, r0
1000250a:	68bb      	ldr	r3, [r7, #8]
1000250c:	1ad3      	subs	r3, r2, r3
1000250e:	2b64      	cmp	r3, #100	; 0x64
10002510:	d901      	bls.n	10002516 <HAL_RCC_OscConfig+0x5d2>
      {
        return HAL_TIMEOUT;
10002512:	2303      	movs	r3, #3
10002514:	e042      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
    while ((PWR->CR1 & PWR_CR1_DBP) == RESET)
10002516:	4b23      	ldr	r3, [pc, #140]	; (100025a4 <HAL_RCC_OscConfig+0x660>)
10002518:	681b      	ldr	r3, [r3, #0]
1000251a:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000251e:	2b00      	cmp	r3, #0
10002520:	d0f0      	beq.n	10002504 <HAL_RCC_OscConfig+0x5c0>
      }
    }

    result = HAL_RCC_LSEConfig(RCC_OscInitStruct->LSEState);
10002522:	687b      	ldr	r3, [r7, #4]
10002524:	689b      	ldr	r3, [r3, #8]
10002526:	4618      	mov	r0, r3
10002528:	f000 f8a9 	bl	1000267e <HAL_RCC_LSEConfig>
1000252c:	4603      	mov	r3, r0
1000252e:	73fb      	strb	r3, [r7, #15]
    if (result != HAL_OK)
10002530:	7bfb      	ldrb	r3, [r7, #15]
10002532:	2b00      	cmp	r3, #0
10002534:	d001      	beq.n	1000253a <HAL_RCC_OscConfig+0x5f6>
    {
      return result;
10002536:	7bfb      	ldrb	r3, [r7, #15]
10002538:	e030      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  } /* Close LSE Configuration */

  /*-------------------------------- PLL Configuration -----------------------*/

  /* Configure PLL1 */
  result = RCC_PLL1_Config(&(RCC_OscInitStruct->PLL));
1000253a:	687b      	ldr	r3, [r7, #4]
1000253c:	3324      	adds	r3, #36	; 0x24
1000253e:	4618      	mov	r0, r3
10002540:	f000 f91a 	bl	10002778 <RCC_PLL1_Config>
10002544:	4603      	mov	r3, r0
10002546:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002548:	7bfb      	ldrb	r3, [r7, #15]
1000254a:	2b00      	cmp	r3, #0
1000254c:	d001      	beq.n	10002552 <HAL_RCC_OscConfig+0x60e>
  {
    return result;
1000254e:	7bfb      	ldrb	r3, [r7, #15]
10002550:	e024      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL2 */
  result = RCCEx_PLL2_Config(&(RCC_OscInitStruct->PLL2));
10002552:	687b      	ldr	r3, [r7, #4]
10002554:	3360      	adds	r3, #96	; 0x60
10002556:	4618      	mov	r0, r3
10002558:	f000 feb0 	bl	100032bc <RCCEx_PLL2_Config>
1000255c:	4603      	mov	r3, r0
1000255e:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002560:	7bfb      	ldrb	r3, [r7, #15]
10002562:	2b00      	cmp	r3, #0
10002564:	d001      	beq.n	1000256a <HAL_RCC_OscConfig+0x626>
  {
    return result;
10002566:	7bfb      	ldrb	r3, [r7, #15]
10002568:	e018      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL3 */
  result = RCCEx_PLL3_Config(&(RCC_OscInitStruct->PLL3));
1000256a:	687b      	ldr	r3, [r7, #4]
1000256c:	339c      	adds	r3, #156	; 0x9c
1000256e:	4618      	mov	r0, r3
10002570:	f001 f826 	bl	100035c0 <RCCEx_PLL3_Config>
10002574:	4603      	mov	r3, r0
10002576:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002578:	7bfb      	ldrb	r3, [r7, #15]
1000257a:	2b00      	cmp	r3, #0
1000257c:	d001      	beq.n	10002582 <HAL_RCC_OscConfig+0x63e>
  {
    return result;
1000257e:	7bfb      	ldrb	r3, [r7, #15]
10002580:	e00c      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  }

  /* Configure PLL4 */
  result = RCCEx_PLL4_Config(&(RCC_OscInitStruct->PLL4));
10002582:	687b      	ldr	r3, [r7, #4]
10002584:	33d8      	adds	r3, #216	; 0xd8
10002586:	4618      	mov	r0, r3
10002588:	f001 f984 	bl	10003894 <RCCEx_PLL4_Config>
1000258c:	4603      	mov	r3, r0
1000258e:	73fb      	strb	r3, [r7, #15]
  if (result != HAL_OK)
10002590:	7bfb      	ldrb	r3, [r7, #15]
10002592:	2b00      	cmp	r3, #0
10002594:	d001      	beq.n	1000259a <HAL_RCC_OscConfig+0x656>
  {
    return result;
10002596:	7bfb      	ldrb	r3, [r7, #15]
10002598:	e000      	b.n	1000259c <HAL_RCC_OscConfig+0x658>
  }

  return HAL_OK;
1000259a:	2300      	movs	r3, #0
}
1000259c:	4618      	mov	r0, r3
1000259e:	3710      	adds	r7, #16
100025a0:	46bd      	mov	sp, r7
100025a2:	bd80      	pop	{r7, pc}
100025a4:	50001000 	.word	0x50001000

100025a8 <HAL_RCC_HSEConfig>:
  *               @arg RCC_HSE_BYPASS_DIG: HSE oscillator bypassed with external
  *                    clock using a full-swing digital signal provided to OSC_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_HSEConfig(uint32_t State)
{
100025a8:	b580      	push	{r7, lr}
100025aa:	b084      	sub	sp, #16
100025ac:	af00      	add	r7, sp, #0
100025ae:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_HSE(State));

  /* Disable HSEON before configuring the HSE --------------*/
  WRITE_REG(RCC->OCENCLRR, RCC_OCENCLRR_HSEON);
100025b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100025b4:	f44f 7280 	mov.w	r2, #256	; 0x100
100025b8:	611a      	str	r2, [r3, #16]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
100025ba:	f7fe ffbb 	bl	10001534 <HAL_GetTick>
100025be:	60f8      	str	r0, [r7, #12]

  /* Wait till HSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
100025c0:	e008      	b.n	100025d4 <HAL_RCC_HSEConfig+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100025c2:	f7fe ffb7 	bl	10001534 <HAL_GetTick>
100025c6:	4602      	mov	r2, r0
100025c8:	68fb      	ldr	r3, [r7, #12]
100025ca:	1ad3      	subs	r3, r2, r3
100025cc:	2b64      	cmp	r3, #100	; 0x64
100025ce:	d901      	bls.n	100025d4 <HAL_RCC_HSEConfig+0x2c>
    {
      return HAL_TIMEOUT;
100025d0:	2303      	movs	r3, #3
100025d2:	e050      	b.n	10002676 <HAL_RCC_HSEConfig+0xce>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
100025d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100025d8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100025dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
100025e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
100025e4:	d0ed      	beq.n	100025c2 <HAL_RCC_HSEConfig+0x1a>
    }
  }

  /* Clear remaining bits */
  WRITE_REG(RCC->OCENCLRR, (RCC_OCENCLRR_DIGBYP | RCC_OCENSETR_HSEBYP));
100025e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100025ea:	f44f 6290 	mov.w	r2, #1152	; 0x480
100025ee:	611a      	str	r2, [r3, #16]

  /* Enable HSE if needed ---------------------------------------*/
  if (State != RCC_HSE_OFF)
100025f0:	687b      	ldr	r3, [r7, #4]
100025f2:	2b00      	cmp	r3, #0
100025f4:	d03e      	beq.n	10002674 <HAL_RCC_HSEConfig+0xcc>
  {
    if (State == RCC_HSE_BYPASS)
100025f6:	687b      	ldr	r3, [r7, #4]
100025f8:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
100025fc:	d108      	bne.n	10002610 <HAL_RCC_HSEConfig+0x68>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
100025fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002602:	68db      	ldr	r3, [r3, #12]
10002604:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002608:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
1000260c:	60d3      	str	r3, [r2, #12]
1000260e:	e013      	b.n	10002638 <HAL_RCC_HSEConfig+0x90>
    }
    else if (State == RCC_HSE_BYPASS_DIG)
10002610:	687b      	ldr	r3, [r7, #4]
10002612:	f5b3 6fb0 	cmp.w	r3, #1408	; 0x580
10002616:	d10f      	bne.n	10002638 <HAL_RCC_HSEConfig+0x90>
    {
      SET_BIT(RCC->OCENSETR, RCC_OCENCLRR_DIGBYP);
10002618:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000261c:	68db      	ldr	r3, [r3, #12]
1000261e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
10002626:	60d3      	str	r3, [r2, #12]
      SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEBYP);
10002628:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000262c:	68db      	ldr	r3, [r3, #12]
1000262e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
10002636:	60d3      	str	r3, [r2, #12]
    }

    /* Enable oscillator */
    SET_BIT(RCC->OCENSETR, RCC_OCENSETR_HSEON);
10002638:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000263c:	68db      	ldr	r3, [r3, #12]
1000263e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
10002646:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002648:	f7fe ff74 	bl	10001534 <HAL_GetTick>
1000264c:	60f8      	str	r0, [r7, #12]

    /* Wait till HSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
1000264e:	e008      	b.n	10002662 <HAL_RCC_HSEConfig+0xba>
    {
      if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10002650:	f7fe ff70 	bl	10001534 <HAL_GetTick>
10002654:	4602      	mov	r2, r0
10002656:	68fb      	ldr	r3, [r7, #12]
10002658:	1ad3      	subs	r3, r2, r3
1000265a:	2b64      	cmp	r3, #100	; 0x64
1000265c:	d901      	bls.n	10002662 <HAL_RCC_HSEConfig+0xba>
      {
        return HAL_TIMEOUT;
1000265e:	2303      	movs	r3, #3
10002660:	e009      	b.n	10002676 <HAL_RCC_HSEConfig+0xce>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002662:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002666:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
1000266a:	f403 7380 	and.w	r3, r3, #256	; 0x100
1000266e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002672:	d1ed      	bne.n	10002650 <HAL_RCC_HSEConfig+0xa8>
      }
    }
  }

  return HAL_OK;
10002674:	2300      	movs	r3, #0
}
10002676:	4618      	mov	r0, r3
10002678:	3710      	adds	r7, #16
1000267a:	46bd      	mov	sp, r7
1000267c:	bd80      	pop	{r7, pc}

1000267e <HAL_RCC_LSEConfig>:
  *            @arg RCC_LSE_BYPASS_DIG: LSE oscillator bypassed with external
  *                 clock using a full-swing digital signal provided to OSC32_IN
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_LSEConfig(uint32_t State)
{
1000267e:	b580      	push	{r7, lr}
10002680:	b084      	sub	sp, #16
10002682:	af00      	add	r7, sp, #0
10002684:	6078      	str	r0, [r7, #4]

  /* Check parameter */
  assert_param(IS_RCC_LSE(State));

  /* Turning LSE off is needed before configuring */
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
10002686:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000268a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000268e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002692:	f023 0301 	bic.w	r3, r3, #1
10002696:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
1000269a:	f7fe ff4b 	bl	10001534 <HAL_GetTick>
1000269e:	60f8      	str	r0, [r7, #12]

  /* Wait till LSE is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100026a0:	e00a      	b.n	100026b8 <HAL_RCC_LSEConfig+0x3a>
  {
    if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
100026a2:	f7fe ff47 	bl	10001534 <HAL_GetTick>
100026a6:	4602      	mov	r2, r0
100026a8:	68fb      	ldr	r3, [r7, #12]
100026aa:	1ad3      	subs	r3, r2, r3
100026ac:	f241 3288 	movw	r2, #5000	; 0x1388
100026b0:	4293      	cmp	r3, r2
100026b2:	d901      	bls.n	100026b8 <HAL_RCC_LSEConfig+0x3a>
    {
      return HAL_TIMEOUT;
100026b4:	2303      	movs	r3, #3
100026b6:	e05b      	b.n	10002770 <HAL_RCC_LSEConfig+0xf2>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
100026b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100026bc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100026c0:	f003 0304 	and.w	r3, r3, #4
100026c4:	2b04      	cmp	r3, #4
100026c6:	d0ec      	beq.n	100026a2 <HAL_RCC_LSEConfig+0x24>
    }
  }

  /* Clear remaining bits */
  CLEAR_BIT(RCC->BDCR, (RCC_BDCR_LSEBYP | RCC_BDCR_DIGBYP));
100026c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100026cc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100026d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100026d4:	f023 030a 	bic.w	r3, r3, #10
100026d8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

  /* Enable LSE if needed */
  if (State != RCC_LSE_OFF)
100026dc:	687b      	ldr	r3, [r7, #4]
100026de:	2b00      	cmp	r3, #0
100026e0:	d045      	beq.n	1000276e <HAL_RCC_LSEConfig+0xf0>
  {
    if (State == RCC_LSE_BYPASS)
100026e2:	687b      	ldr	r3, [r7, #4]
100026e4:	2b03      	cmp	r3, #3
100026e6:	d10a      	bne.n	100026fe <HAL_RCC_LSEConfig+0x80>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
100026e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100026ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
100026f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100026f4:	f043 0302 	orr.w	r3, r3, #2
100026f8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
100026fc:	e016      	b.n	1000272c <HAL_RCC_LSEConfig+0xae>
    }
    else if (State == RCC_LSE_BYPASS_DIG)
100026fe:	687b      	ldr	r3, [r7, #4]
10002700:	2b0b      	cmp	r3, #11
10002702:	d113      	bne.n	1000272c <HAL_RCC_LSEConfig+0xae>
    {
      SET_BIT(RCC->BDCR, RCC_BDCR_DIGBYP);
10002704:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002708:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
1000270c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002710:	f043 0308 	orr.w	r3, r3, #8
10002714:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
10002718:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000271c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002720:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002724:	f043 0302 	orr.w	r3, r3, #2
10002728:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
    }

    /* Enable oscillator */
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1000272c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002730:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002734:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002738:	f043 0301 	orr.w	r3, r3, #1
1000273c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002740:	f7fe fef8 	bl	10001534 <HAL_GetTick>
10002744:	60f8      	str	r0, [r7, #12]

    /* Wait till LSE is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
10002746:	e00a      	b.n	1000275e <HAL_RCC_LSEConfig+0xe0>
    {
      if ((HAL_GetTick() - tickstart) > LSE_TIMEOUT_VALUE)
10002748:	f7fe fef4 	bl	10001534 <HAL_GetTick>
1000274c:	4602      	mov	r2, r0
1000274e:	68fb      	ldr	r3, [r7, #12]
10002750:	1ad3      	subs	r3, r2, r3
10002752:	f241 3288 	movw	r2, #5000	; 0x1388
10002756:	4293      	cmp	r3, r2
10002758:	d901      	bls.n	1000275e <HAL_RCC_LSEConfig+0xe0>
      {
        return HAL_TIMEOUT;
1000275a:	2303      	movs	r3, #3
1000275c:	e008      	b.n	10002770 <HAL_RCC_LSEConfig+0xf2>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
1000275e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002762:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
10002766:	f003 0304 	and.w	r3, r3, #4
1000276a:	2b04      	cmp	r3, #4
1000276c:	d1ec      	bne.n	10002748 <HAL_RCC_LSEConfig+0xca>
      }
    }
  } /* Enable LSE if needed */

  return HAL_OK;
1000276e:	2300      	movs	r3, #0
}
10002770:	4618      	mov	r0, r3
10002772:	3710      	adds	r7, #16
10002774:	46bd      	mov	sp, r7
10002776:	bd80      	pop	{r7, pc}

10002778 <RCC_PLL1_Config>:

HAL_StatusTypeDef RCC_PLL1_Config(RCC_PLLInitTypeDef *pll1)
{
10002778:	b580      	push	{r7, lr}
1000277a:	b084      	sub	sp, #16
1000277c:	af00      	add	r7, sp, #0
1000277e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll1->PLLState));
  if ((pll1->PLLState) != RCC_PLL_NONE)
10002780:	687b      	ldr	r3, [r7, #4]
10002782:	681b      	ldr	r3, [r3, #0]
10002784:	2b00      	cmp	r3, #0
10002786:	f000 8174 	beq.w	10002a72 <RCC_PLL1_Config+0x2fa>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL1_IN_USE()) /* If not used then */
1000278a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000278e:	6a1b      	ldr	r3, [r3, #32]
10002790:	f003 0303 	and.w	r3, r3, #3
10002794:	2b02      	cmp	r3, #2
10002796:	d108      	bne.n	100027aa <RCC_PLL1_Config+0x32>
10002798:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000279c:	6a1b      	ldr	r3, [r3, #32]
1000279e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100027a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100027a6:	f000 8162 	beq.w	10002a6e <RCC_PLL1_Config+0x2f6>
100027aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027ae:	6a1b      	ldr	r3, [r3, #32]
100027b0:	f003 0303 	and.w	r3, r3, #3
100027b4:	2b03      	cmp	r3, #3
100027b6:	d108      	bne.n	100027ca <RCC_PLL1_Config+0x52>
100027b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027bc:	6a1b      	ldr	r3, [r3, #32]
100027be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100027c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100027c6:	f000 8152 	beq.w	10002a6e <RCC_PLL1_Config+0x2f6>
    {
      if ((pll1->PLLState) == RCC_PLL_ON)
100027ca:	687b      	ldr	r3, [r7, #4]
100027cc:	681b      	ldr	r3, [r3, #0]
100027ce:	2b02      	cmp	r3, #2
100027d0:	f040 8123 	bne.w	10002a1a <RCC_PLL1_Config+0x2a2>
        assert_param(IS_RCC_PLLP1_VALUE(pll1->PLLP));
        assert_param(IS_RCC_PLLQ1_VALUE(pll1->PLLQ));
        assert_param(IS_RCC_PLLR1_VALUE(pll1->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
100027d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100027dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100027e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100027e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the main PLL. */
        __HAL_RCC_PLL1_DISABLE();
100027e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100027ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100027f0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100027f4:	f023 0301 	bic.w	r3, r3, #1
100027f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100027fc:	f7fe fe9a 	bl	10001534 <HAL_GetTick>
10002800:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10002802:	e008      	b.n	10002816 <RCC_PLL1_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002804:	f7fe fe96 	bl	10001534 <HAL_GetTick>
10002808:	4602      	mov	r2, r0
1000280a:	68fb      	ldr	r3, [r7, #12]
1000280c:	1ad3      	subs	r3, r2, r3
1000280e:	2b64      	cmp	r3, #100	; 0x64
10002810:	d901      	bls.n	10002816 <RCC_PLL1_Config+0x9e>
          {
            return HAL_TIMEOUT;
10002812:	2303      	movs	r3, #3
10002814:	e12e      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10002816:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000281a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
1000281e:	f003 0302 	and.w	r3, r3, #2
10002822:	2b02      	cmp	r3, #2
10002824:	d0ee      	beq.n	10002804 <RCC_PLL1_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL2_IN_USE())
10002826:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000282c:	f003 0307 	and.w	r3, r3, #7
10002830:	2b02      	cmp	r3, #2
10002832:	d112      	bne.n	1000285a <RCC_PLL1_Config+0xe2>
10002834:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000283a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000283e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002842:	d10a      	bne.n	1000285a <RCC_PLL1_Config+0xe2>
        {
          if (pll1->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
10002844:	687b      	ldr	r3, [r7, #4]
10002846:	685a      	ldr	r2, [r3, #4]
10002848:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000284e:	f003 0303 	and.w	r3, r3, #3
10002852:	429a      	cmp	r2, r3
10002854:	d00c      	beq.n	10002870 <RCC_PLL1_Config+0xf8>
          {
            return HAL_ERROR;
10002856:	2301      	movs	r3, #1
10002858:	e10c      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll1->PLLSource);
1000285a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000285e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002860:	f023 0203 	bic.w	r2, r3, #3
10002864:	687b      	ldr	r3, [r7, #4]
10002866:	685b      	ldr	r3, [r3, #4]
10002868:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000286c:	4313      	orrs	r3, r2
1000286e:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
10002870:	e008      	b.n	10002884 <RCC_PLL1_Config+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002872:	f7fe fe5f 	bl	10001534 <HAL_GetTick>
10002876:	4602      	mov	r2, r0
10002878:	68fb      	ldr	r3, [r7, #12]
1000287a:	1ad3      	subs	r3, r2, r3
1000287c:	2b64      	cmp	r3, #100	; 0x64
1000287e:	d901      	bls.n	10002884 <RCC_PLL1_Config+0x10c>
          {
            return HAL_TIMEOUT;
10002880:	2303      	movs	r3, #3
10002882:	e0f7      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL12SRCRDY) == RESET)
10002884:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000288a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000288e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002892:	d1ee      	bne.n	10002872 <RCC_PLL1_Config+0xfa>
          }
        }

        /* Configure the PLL1 multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(
10002894:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002898:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
1000289c:	4b77      	ldr	r3, [pc, #476]	; (10002a7c <RCC_PLL1_Config+0x304>)
1000289e:	4013      	ands	r3, r2
100028a0:	687a      	ldr	r2, [r7, #4]
100028a2:	68d2      	ldr	r2, [r2, #12]
100028a4:	1e51      	subs	r1, r2, #1
100028a6:	687a      	ldr	r2, [r7, #4]
100028a8:	6892      	ldr	r2, [r2, #8]
100028aa:	3a01      	subs	r2, #1
100028ac:	0412      	lsls	r2, r2, #16
100028ae:	430a      	orrs	r2, r1
100028b0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100028b4:	4313      	orrs	r3, r2
100028b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
100028ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
100028c2:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
100028c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
100028ca:	687a      	ldr	r2, [r7, #4]
100028cc:	6912      	ldr	r2, [r2, #16]
100028ce:	1e51      	subs	r1, r2, #1
100028d0:	687a      	ldr	r2, [r7, #4]
100028d2:	6952      	ldr	r2, [r2, #20]
100028d4:	3a01      	subs	r2, #1
100028d6:	0212      	lsls	r2, r2, #8
100028d8:	4311      	orrs	r1, r2
100028da:	687a      	ldr	r2, [r7, #4]
100028dc:	6992      	ldr	r2, [r2, #24]
100028de:	3a01      	subs	r2, #1
100028e0:	0412      	lsls	r2, r2, #16
100028e2:	430a      	orrs	r2, r1
100028e4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100028e8:	4313      	orrs	r3, r2
100028ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
          pll1->PLLQ,
          pll1->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL1FRACV_DISABLE(); /*Set FRACLE to '0' */
100028ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100028f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
100028f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100028fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
100028fe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll1->PLLMODE == RCC_PLL_INTEGER))
10002902:	687b      	ldr	r3, [r7, #4]
10002904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002906:	2b02      	cmp	r3, #2
10002908:	d003      	beq.n	10002912 <RCC_PLL1_Config+0x19a>
1000290a:	687b      	ldr	r3, [r7, #4]
1000290c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000290e:	2b00      	cmp	r3, #0
10002910:	d10c      	bne.n	1000292c <RCC_PLL1_Config+0x1b4>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL1FRACV_CONFIG(0U); /* Set FRACV to '0' */
10002912:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002916:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
1000291a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000291e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10002922:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10002926:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
1000292a:	e00f      	b.n	1000294c <RCC_PLL1_Config+0x1d4>
        }
        else
        {
          /* Configure PLL  PLL1FRACV  in fractional mode*/
          __HAL_RCC_PLL1FRACV_CONFIG(pll1->PLLFRACV);
1000292c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
10002934:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10002938:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
1000293c:	687a      	ldr	r2, [r7, #4]
1000293e:	6a12      	ldr	r2, [r2, #32]
10002940:	00d2      	lsls	r2, r2, #3
10002942:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002946:	4313      	orrs	r3, r2
10002948:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
        }
        __HAL_RCC_PLL1FRACV_ENABLE(); /* Set FRACLE to 1 */
1000294c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002950:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
10002954:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1000295c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c


        /* Configure the Spread Control */
        if (pll1->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10002960:	687b      	ldr	r3, [r7, #4]
10002962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002964:	2b02      	cmp	r3, #2
10002966:	d124      	bne.n	100029b2 <RCC_PLL1_Config+0x23a>
          assert_param(IS_RCC_SSCG_MODE(pll1->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll1->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll1->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll1->MOD_PER));

          __HAL_RCC_PLL1CSGCONFIG(pll1->MOD_PER, pll1->TPDFN_DIS, pll1->RPDFN_DIS,
10002968:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000296c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
10002970:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10002974:	687b      	ldr	r3, [r7, #4]
10002976:	6a99      	ldr	r1, [r3, #40]	; 0x28
10002978:	687b      	ldr	r3, [r7, #4]
1000297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000297c:	4319      	orrs	r1, r3
1000297e:	687b      	ldr	r3, [r7, #4]
10002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10002982:	4319      	orrs	r1, r3
10002984:	687b      	ldr	r3, [r7, #4]
10002986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10002988:	4319      	orrs	r1, r3
1000298a:	687b      	ldr	r3, [r7, #4]
1000298c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000298e:	041b      	lsls	r3, r3, #16
10002990:	430b      	orrs	r3, r1
10002992:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002996:	4313      	orrs	r3, r2
10002998:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
                                  pll1->SSCG_MODE, pll1->INC_STEP);

          __HAL_RCC_PLL1_SSMODE_ENABLE();
1000299c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100029a4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100029a8:	f043 0304 	orr.w	r3, r3, #4
100029ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
100029b0:	e009      	b.n	100029c6 <RCC_PLL1_Config+0x24e>
        }
        else
        {
          __HAL_RCC_PLL1_SSMODE_DISABLE();
100029b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100029ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100029be:	f023 0304 	bic.w	r3, r3, #4
100029c2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        }

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
100029c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100029ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100029d2:	f043 0301 	orr.w	r3, r3, #1
100029d6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100029da:	f7fe fdab 	bl	10001534 <HAL_GetTick>
100029de:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
100029e0:	e008      	b.n	100029f4 <RCC_PLL1_Config+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100029e2:	f7fe fda7 	bl	10001534 <HAL_GetTick>
100029e6:	4602      	mov	r2, r0
100029e8:	68fb      	ldr	r3, [r7, #12]
100029ea:	1ad3      	subs	r3, r2, r3
100029ec:	2b64      	cmp	r3, #100	; 0x64
100029ee:	d901      	bls.n	100029f4 <RCC_PLL1_Config+0x27c>
          {
            return HAL_TIMEOUT;
100029f0:	2303      	movs	r3, #3
100029f2:	e03f      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
100029f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100029f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100029fc:	f003 0302 	and.w	r3, r3, #2
10002a00:	2b02      	cmp	r3, #2
10002a02:	d1ee      	bne.n	100029e2 <RCC_PLL1_Config+0x26a>
          }
        }
        /* Enable post-dividers */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10002a04:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002a0c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002a10:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10002a14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      if ((pll1->PLLState) == RCC_PLL_ON)
10002a18:	e02b      	b.n	10002a72 <RCC_PLL1_Config+0x2fa>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL1CLKOUT_DISABLE(RCC_PLL1_DIVP | RCC_PLL1_DIVQ | RCC_PLL1_DIVR);
10002a1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002a22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10002a2a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
10002a2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002a36:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10002a3a:	f023 0301 	bic.w	r3, r3, #1
10002a3e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10002a42:	f7fe fd77 	bl	10001534 <HAL_GetTick>
10002a46:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10002a48:	e008      	b.n	10002a5c <RCC_PLL1_Config+0x2e4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10002a4a:	f7fe fd73 	bl	10001534 <HAL_GetTick>
10002a4e:	4602      	mov	r2, r0
10002a50:	68fb      	ldr	r3, [r7, #12]
10002a52:	1ad3      	subs	r3, r2, r3
10002a54:	2b64      	cmp	r3, #100	; 0x64
10002a56:	d901      	bls.n	10002a5c <RCC_PLL1_Config+0x2e4>
          {
            return HAL_TIMEOUT;
10002a58:	2303      	movs	r3, #3
10002a5a:	e00b      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) != RESET)
10002a5c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002a64:	f003 0302 	and.w	r3, r3, #2
10002a68:	2b02      	cmp	r3, #2
10002a6a:	d0ee      	beq.n	10002a4a <RCC_PLL1_Config+0x2d2>
      if ((pll1->PLLState) == RCC_PLL_ON)
10002a6c:	e001      	b.n	10002a72 <RCC_PLL1_Config+0x2fa>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10002a6e:	2301      	movs	r3, #1
10002a70:	e000      	b.n	10002a74 <RCC_PLL1_Config+0x2fc>
    }
  }
  return HAL_OK;
10002a72:	2300      	movs	r3, #0

}
10002a74:	4618      	mov	r0, r3
10002a76:	3710      	adds	r7, #16
10002a78:	46bd      	mov	sp, r7
10002a7a:	bd80      	pop	{r7, pc}
10002a7c:	ffc0fe00 	.word	0xffc0fe00

10002a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct)
{
10002a80:	b580      	push	{r7, lr}
10002a82:	b084      	sub	sp, #16
10002a84:	af00      	add	r7, sp, #0
10002a86:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
10002a88:	2300      	movs	r3, #0
10002a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
10002a8c:	687b      	ldr	r3, [r7, #4]
10002a8e:	2b00      	cmp	r3, #0
10002a90:	d101      	bne.n	10002a96 <HAL_RCC_ClockConfig+0x16>
  {
    return HAL_ERROR;
10002a92:	2301      	movs	r3, #1
10002a94:	e102      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
  }

  assert_param(IS_RCC_CLOCKTYPETYPE(RCC_ClkInitStruct->ClockType));

  /* Configure MPU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_MPU) == RCC_CLOCKTYPE_MPU)
10002a96:	687b      	ldr	r3, [r7, #4]
10002a98:	681b      	ldr	r3, [r3, #0]
10002a9a:	f003 0301 	and.w	r3, r3, #1
10002a9e:	2b00      	cmp	r3, #0
10002aa0:	d00b      	beq.n	10002aba <HAL_RCC_ClockConfig+0x3a>
  {
    status = RCC_MPUConfig(&(RCC_ClkInitStruct->MPUInit));
10002aa2:	687b      	ldr	r3, [r7, #4]
10002aa4:	3304      	adds	r3, #4
10002aa6:	4618      	mov	r0, r3
10002aa8:	f000 f8fc 	bl	10002ca4 <RCC_MPUConfig>
10002aac:	4603      	mov	r3, r0
10002aae:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10002ab0:	7bfb      	ldrb	r3, [r7, #15]
10002ab2:	2b00      	cmp	r3, #0
10002ab4:	d001      	beq.n	10002aba <HAL_RCC_ClockConfig+0x3a>
    {
      return status;
10002ab6:	7bfb      	ldrb	r3, [r7, #15]
10002ab8:	e0f0      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure AXISS block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_ACLK) == RCC_CLOCKTYPE_ACLK)
10002aba:	687b      	ldr	r3, [r7, #4]
10002abc:	681b      	ldr	r3, [r3, #0]
10002abe:	f003 0302 	and.w	r3, r3, #2
10002ac2:	2b00      	cmp	r3, #0
10002ac4:	d00b      	beq.n	10002ade <HAL_RCC_ClockConfig+0x5e>
  {
    status = RCC_AXISSConfig(&(RCC_ClkInitStruct->AXISSInit));
10002ac6:	687b      	ldr	r3, [r7, #4]
10002ac8:	330c      	adds	r3, #12
10002aca:	4618      	mov	r0, r3
10002acc:	f000 f960 	bl	10002d90 <RCC_AXISSConfig>
10002ad0:	4603      	mov	r3, r0
10002ad2:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10002ad4:	7bfb      	ldrb	r3, [r7, #15]
10002ad6:	2b00      	cmp	r3, #0
10002ad8:	d001      	beq.n	10002ade <HAL_RCC_ClockConfig+0x5e>
    {
      return status;
10002ada:	7bfb      	ldrb	r3, [r7, #15]
10002adc:	e0de      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure MCU block if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
10002ade:	687b      	ldr	r3, [r7, #4]
10002ae0:	681b      	ldr	r3, [r3, #0]
10002ae2:	f003 0304 	and.w	r3, r3, #4
10002ae6:	2b00      	cmp	r3, #0
10002ae8:	d00b      	beq.n	10002b02 <HAL_RCC_ClockConfig+0x82>
  {
    status = RCC_MCUConfig(&(RCC_ClkInitStruct->MCUInit));
10002aea:	687b      	ldr	r3, [r7, #4]
10002aec:	3314      	adds	r3, #20
10002aee:	4618      	mov	r0, r3
10002af0:	f000 f9e6 	bl	10002ec0 <RCC_MCUConfig>
10002af4:	4603      	mov	r3, r0
10002af6:	73fb      	strb	r3, [r7, #15]
    if (status  != HAL_OK)
10002af8:	7bfb      	ldrb	r3, [r7, #15]
10002afa:	2b00      	cmp	r3, #0
10002afc:	d001      	beq.n	10002b02 <HAL_RCC_ClockConfig+0x82>
    {
      return status;
10002afe:	7bfb      	ldrb	r3, [r7, #15]
10002b00:	e0cc      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    }
  }

  /* Configure APB4 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
10002b02:	687b      	ldr	r3, [r7, #4]
10002b04:	681b      	ldr	r3, [r3, #0]
10002b06:	f003 0308 	and.w	r3, r3, #8
10002b0a:	2b00      	cmp	r3, #0
10002b0c:	d020      	beq.n	10002b50 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_APB4DIV(RCC_ClkInitStruct->APB4_Div));
    /* Set APB4 division factor */
    __HAL_RCC_APB4_DIV(RCC_ClkInitStruct->APB4_Div);
10002b0e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002b14:	f023 0207 	bic.w	r2, r3, #7
10002b18:	687b      	ldr	r3, [r7, #4]
10002b1a:	69db      	ldr	r3, [r3, #28]
10002b1c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002b20:	4313      	orrs	r3, r2
10002b22:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002b24:	f7fe fd06 	bl	10001534 <HAL_GetTick>
10002b28:	60b8      	str	r0, [r7, #8]

    /* Wait till APB4 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
10002b2a:	e009      	b.n	10002b40 <HAL_RCC_ClockConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002b2c:	f7fe fd02 	bl	10001534 <HAL_GetTick>
10002b30:	4602      	mov	r2, r0
10002b32:	68bb      	ldr	r3, [r7, #8]
10002b34:	1ad3      	subs	r3, r2, r3
10002b36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002b3a:	d901      	bls.n	10002b40 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_TIMEOUT;
10002b3c:	2303      	movs	r3, #3
10002b3e:	e0ad      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB4DIVRDY) == RESET)
10002b40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002b46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002b4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002b4e:	d1ed      	bne.n	10002b2c <HAL_RCC_ClockConfig+0xac>
      }
    }
  }

  /* Configure APB5 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
10002b50:	687b      	ldr	r3, [r7, #4]
10002b52:	681b      	ldr	r3, [r3, #0]
10002b54:	f003 0310 	and.w	r3, r3, #16
10002b58:	2b00      	cmp	r3, #0
10002b5a:	d020      	beq.n	10002b9e <HAL_RCC_ClockConfig+0x11e>
  {
    assert_param(IS_RCC_APB5DIV(RCC_ClkInitStruct->APB5_Div));
    /* Set APB5 division factor */
    __HAL_RCC_APB5_DIV(RCC_ClkInitStruct->APB5_Div);
10002b5c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10002b62:	f023 0207 	bic.w	r2, r3, #7
10002b66:	687b      	ldr	r3, [r7, #4]
10002b68:	6a1b      	ldr	r3, [r3, #32]
10002b6a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002b6e:	4313      	orrs	r3, r2
10002b70:	640b      	str	r3, [r1, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002b72:	f7fe fcdf 	bl	10001534 <HAL_GetTick>
10002b76:	60b8      	str	r0, [r7, #8]

    /* Wait till APB5 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10002b78:	e009      	b.n	10002b8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002b7a:	f7fe fcdb 	bl	10001534 <HAL_GetTick>
10002b7e:	4602      	mov	r2, r0
10002b80:	68bb      	ldr	r3, [r7, #8]
10002b82:	1ad3      	subs	r3, r2, r3
10002b84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002b88:	d901      	bls.n	10002b8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
10002b8a:	2303      	movs	r3, #3
10002b8c:	e086      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB5DIVRDY) == RESET)
10002b8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10002b94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002b98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002b9c:	d1ed      	bne.n	10002b7a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Configure APB1 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
10002b9e:	687b      	ldr	r3, [r7, #4]
10002ba0:	681b      	ldr	r3, [r3, #0]
10002ba2:	f003 0320 	and.w	r3, r3, #32
10002ba6:	2b00      	cmp	r3, #0
10002ba8:	d023      	beq.n	10002bf2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_APB1DIV(RCC_ClkInitStruct->APB1_Div));
    /* Set APB1 division factor */
    __HAL_RCC_APB1_DIV(RCC_ClkInitStruct->APB1_Div);
10002baa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002bae:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10002bb2:	f023 0207 	bic.w	r2, r3, #7
10002bb6:	687b      	ldr	r3, [r7, #4]
10002bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002bba:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002bbe:	4313      	orrs	r3, r2
10002bc0:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002bc4:	f7fe fcb6 	bl	10001534 <HAL_GetTick>
10002bc8:	60b8      	str	r0, [r7, #8]

    /* Wait till APB1 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10002bca:	e009      	b.n	10002be0 <HAL_RCC_ClockConfig+0x160>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002bcc:	f7fe fcb2 	bl	10001534 <HAL_GetTick>
10002bd0:	4602      	mov	r2, r0
10002bd2:	68bb      	ldr	r3, [r7, #8]
10002bd4:	1ad3      	subs	r3, r2, r3
10002bd6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002bda:	d901      	bls.n	10002be0 <HAL_RCC_ClockConfig+0x160>
      {
        return HAL_TIMEOUT;
10002bdc:	2303      	movs	r3, #3
10002bde:	e05d      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB1DIVRDY) == RESET)
10002be0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002be4:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
10002be8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002bec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002bf0:	d1ec      	bne.n	10002bcc <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }

  /* Configure APB2 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
10002bf2:	687b      	ldr	r3, [r7, #4]
10002bf4:	681b      	ldr	r3, [r3, #0]
10002bf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
10002bfa:	2b00      	cmp	r3, #0
10002bfc:	d023      	beq.n	10002c46 <HAL_RCC_ClockConfig+0x1c6>
  {
    assert_param(IS_RCC_APB2DIV(RCC_ClkInitStruct->APB2_Div));
    /* Set APB2 division factor */
    __HAL_RCC_APB2_DIV(RCC_ClkInitStruct->APB2_Div);
10002bfe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c02:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10002c06:	f023 0207 	bic.w	r2, r3, #7
10002c0a:	687b      	ldr	r3, [r7, #4]
10002c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10002c0e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002c12:	4313      	orrs	r3, r2
10002c14:	f8c1 3838 	str.w	r3, [r1, #2104]	; 0x838

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002c18:	f7fe fc8c 	bl	10001534 <HAL_GetTick>
10002c1c:	60b8      	str	r0, [r7, #8]

    /* Wait till APB2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
10002c1e:	e009      	b.n	10002c34 <HAL_RCC_ClockConfig+0x1b4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002c20:	f7fe fc88 	bl	10001534 <HAL_GetTick>
10002c24:	4602      	mov	r2, r0
10002c26:	68bb      	ldr	r3, [r7, #8]
10002c28:	1ad3      	subs	r3, r2, r3
10002c2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002c2e:	d901      	bls.n	10002c34 <HAL_RCC_ClockConfig+0x1b4>
      {
        return HAL_TIMEOUT;
10002c30:	2303      	movs	r3, #3
10002c32:	e033      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB2DIVRDY) == RESET)
10002c34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c38:	f8d3 3838 	ldr.w	r3, [r3, #2104]	; 0x838
10002c3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002c40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002c44:	d1ec      	bne.n	10002c20 <HAL_RCC_ClockConfig+0x1a0>
      }
    }
  }

  /* Configure APB3 divisor if needed */
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
10002c46:	687b      	ldr	r3, [r7, #4]
10002c48:	681b      	ldr	r3, [r3, #0]
10002c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
10002c4e:	2b00      	cmp	r3, #0
10002c50:	d023      	beq.n	10002c9a <HAL_RCC_ClockConfig+0x21a>
  {
    assert_param(IS_RCC_APB3DIV(RCC_ClkInitStruct->APB3_Div));
    /* Set APB3 division factor */
    __HAL_RCC_APB3_DIV(RCC_ClkInitStruct->APB3_Div);
10002c52:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c56:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
10002c5a:	f023 0207 	bic.w	r2, r3, #7
10002c5e:	687b      	ldr	r3, [r7, #4]
10002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10002c62:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002c66:	4313      	orrs	r3, r2
10002c68:	f8c1 383c 	str.w	r3, [r1, #2108]	; 0x83c

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002c6c:	f7fe fc62 	bl	10001534 <HAL_GetTick>
10002c70:	60b8      	str	r0, [r7, #8]

    /* Wait till APB3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
10002c72:	e009      	b.n	10002c88 <HAL_RCC_ClockConfig+0x208>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002c74:	f7fe fc5e 	bl	10001534 <HAL_GetTick>
10002c78:	4602      	mov	r2, r0
10002c7a:	68bb      	ldr	r3, [r7, #8]
10002c7c:	1ad3      	subs	r3, r2, r3
10002c7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002c82:	d901      	bls.n	10002c88 <HAL_RCC_ClockConfig+0x208>
      {
        return HAL_TIMEOUT;
10002c84:	2303      	movs	r3, #3
10002c86:	e009      	b.n	10002c9c <HAL_RCC_ClockConfig+0x21c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_APB3DIVRDY) == RESET)
10002c88:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002c8c:	f8d3 383c 	ldr.w	r3, [r3, #2108]	; 0x83c
10002c90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002c94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002c98:	d1ec      	bne.n	10002c74 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  return HAL_OK;
10002c9a:	2300      	movs	r3, #0
}
10002c9c:	4618      	mov	r0, r3
10002c9e:	3710      	adds	r7, #16
10002ca0:	46bd      	mov	sp, r7
10002ca2:	bd80      	pop	{r7, pc}

10002ca4 <RCC_MPUConfig>:

HAL_StatusTypeDef RCC_MPUConfig(RCC_MPUInitTypeDef *RCC_MPUInitStruct)
{
10002ca4:	b580      	push	{r7, lr}
10002ca6:	b084      	sub	sp, #16
10002ca8:	af00      	add	r7, sp, #0
10002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  assert_param(IS_RCC_MPUSOURCE(RCC_MPUInitStruct->MPU_Clock));

  /* Ensure clock source is ready*/
  switch (RCC_MPUInitStruct->MPU_Clock)
10002cac:	687b      	ldr	r3, [r7, #4]
10002cae:	681b      	ldr	r3, [r3, #0]
10002cb0:	2b03      	cmp	r3, #3
10002cb2:	d840      	bhi.n	10002d36 <RCC_MPUConfig+0x92>
10002cb4:	a201      	add	r2, pc, #4	; (adr r2, 10002cbc <RCC_MPUConfig+0x18>)
10002cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10002cba:	bf00      	nop
10002cbc:	10002ccd 	.word	0x10002ccd
10002cc0:	10002ce1 	.word	0x10002ce1
10002cc4:	10002cf7 	.word	0x10002cf7
10002cc8:	10002d0b 	.word	0x10002d0b
  {
    case (RCC_MPUSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002ccc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002cd0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002cd4:	f003 0301 	and.w	r3, r3, #1
10002cd8:	2b01      	cmp	r3, #1
10002cda:	d02e      	beq.n	10002d3a <RCC_MPUConfig+0x96>
      {
        return HAL_ERROR;
10002cdc:	2301      	movs	r3, #1
10002cde:	e053      	b.n	10002d88 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002ce0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ce4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002cec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002cf0:	d025      	beq.n	10002d3e <RCC_MPUConfig+0x9a>
      {
        return HAL_ERROR;
10002cf2:	2301      	movs	r3, #1
10002cf4:	e048      	b.n	10002d88 <RCC_MPUConfig+0xe4>
    }

    case (RCC_MPUSOURCE_PLL1):
    {
      /* Check the PLL1 ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10002cf6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002cfe:	f003 0302 	and.w	r3, r3, #2
10002d02:	2b02      	cmp	r3, #2
10002d04:	d01d      	beq.n	10002d42 <RCC_MPUConfig+0x9e>
      {
        return HAL_ERROR;
10002d06:	2301      	movs	r3, #1
10002d08:	e03e      	b.n	10002d88 <RCC_MPUConfig+0xe4>
    case (RCC_MPUSOURCE_MPUDIV):
    {
      assert_param(IS_RCC_MPUDIV(RCC_MPUInitStruct->MPU_Div));

      /* Check the PLL1 ready flag (as PLL1_P is the MPUDIV source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL1RDY) == RESET)
10002d0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10002d12:	f003 0302 	and.w	r3, r3, #2
10002d16:	2b02      	cmp	r3, #2
10002d18:	d001      	beq.n	10002d1e <RCC_MPUConfig+0x7a>
      {
        return HAL_ERROR;
10002d1a:	2301      	movs	r3, #1
10002d1c:	e034      	b.n	10002d88 <RCC_MPUConfig+0xe4>
      }

      /* Set MPU division factor */
      __HAL_RCC_MPU_DIV(RCC_MPUInitStruct->MPU_Div);
10002d1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10002d24:	f023 0207 	bic.w	r2, r3, #7
10002d28:	687b      	ldr	r3, [r7, #4]
10002d2a:	685b      	ldr	r3, [r3, #4]
10002d2c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002d30:	4313      	orrs	r3, r2
10002d32:	62cb      	str	r3, [r1, #44]	; 0x2c

      break;
10002d34:	e006      	b.n	10002d44 <RCC_MPUConfig+0xa0>
    }

    default:
      /* This case is impossible */
      return HAL_ERROR;
10002d36:	2301      	movs	r3, #1
10002d38:	e026      	b.n	10002d88 <RCC_MPUConfig+0xe4>
      break;
10002d3a:	bf00      	nop
10002d3c:	e002      	b.n	10002d44 <RCC_MPUConfig+0xa0>
      break;
10002d3e:	bf00      	nop
10002d40:	e000      	b.n	10002d44 <RCC_MPUConfig+0xa0>
      break;
10002d42:	bf00      	nop
      break;
  }

  /* Set MPU clock source */
  __HAL_RCC_MPU_SOURCE(RCC_MPUInitStruct->MPU_Clock);
10002d44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d48:	6a1b      	ldr	r3, [r3, #32]
10002d4a:	f023 0203 	bic.w	r2, r3, #3
10002d4e:	687b      	ldr	r3, [r7, #4]
10002d50:	681b      	ldr	r3, [r3, #0]
10002d52:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002d56:	4313      	orrs	r3, r2
10002d58:	620b      	str	r3, [r1, #32]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002d5a:	f7fe fbeb 	bl	10001534 <HAL_GetTick>
10002d5e:	60f8      	str	r0, [r7, #12]

  /* Wait till MPU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10002d60:	e009      	b.n	10002d76 <RCC_MPUConfig+0xd2>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002d62:	f7fe fbe7 	bl	10001534 <HAL_GetTick>
10002d66:	4602      	mov	r2, r0
10002d68:	68fb      	ldr	r3, [r7, #12]
10002d6a:	1ad3      	subs	r3, r2, r3
10002d6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002d70:	d901      	bls.n	10002d76 <RCC_MPUConfig+0xd2>
    {
      return HAL_TIMEOUT;
10002d72:	2303      	movs	r3, #3
10002d74:	e008      	b.n	10002d88 <RCC_MPUConfig+0xe4>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MPUSRCRDY) == RESET)
10002d76:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002d7a:	6a1b      	ldr	r3, [r3, #32]
10002d7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002d80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002d84:	d1ed      	bne.n	10002d62 <RCC_MPUConfig+0xbe>

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
#endif

  return HAL_OK;
10002d86:	2300      	movs	r3, #0
}
10002d88:	4618      	mov	r0, r3
10002d8a:	3710      	adds	r7, #16
10002d8c:	46bd      	mov	sp, r7
10002d8e:	bd80      	pop	{r7, pc}

10002d90 <RCC_AXISSConfig>:


HAL_StatusTypeDef RCC_AXISSConfig(RCC_AXISSInitTypeDef *RCC_AXISSInitStruct)
{
10002d90:	b580      	push	{r7, lr}
10002d92:	b084      	sub	sp, #16
10002d94:	af00      	add	r7, sp, #0
10002d96:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_AXISSOURCE(RCC_AXISSInitStruct->AXI_Clock));
  assert_param(IS_RCC_AXIDIV(RCC_AXISSInitStruct->AXI_Div));

  /* Ensure clock source is ready*/
  switch (RCC_AXISSInitStruct->AXI_Clock)
10002d98:	687b      	ldr	r3, [r7, #4]
10002d9a:	681b      	ldr	r3, [r3, #0]
10002d9c:	2b02      	cmp	r3, #2
10002d9e:	d01b      	beq.n	10002dd8 <RCC_AXISSConfig+0x48>
10002da0:	2b02      	cmp	r3, #2
10002da2:	d823      	bhi.n	10002dec <RCC_AXISSConfig+0x5c>
10002da4:	2b00      	cmp	r3, #0
10002da6:	d002      	beq.n	10002dae <RCC_AXISSConfig+0x1e>
10002da8:	2b01      	cmp	r3, #1
10002daa:	d00a      	beq.n	10002dc2 <RCC_AXISSConfig+0x32>
      }
      break;
    }

    default:
      break;
10002dac:	e01e      	b.n	10002dec <RCC_AXISSConfig+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002dae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002db2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002db6:	f003 0301 	and.w	r3, r3, #1
10002dba:	2b01      	cmp	r3, #1
10002dbc:	d018      	beq.n	10002df0 <RCC_AXISSConfig+0x60>
        return HAL_ERROR;
10002dbe:	2301      	movs	r3, #1
10002dc0:	e079      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002dc2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002dc6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002dd2:	d00f      	beq.n	10002df4 <RCC_AXISSConfig+0x64>
        return HAL_ERROR;
10002dd4:	2301      	movs	r3, #1
10002dd6:	e06e      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10002dd8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10002de0:	f003 0302 	and.w	r3, r3, #2
10002de4:	2b02      	cmp	r3, #2
10002de6:	d007      	beq.n	10002df8 <RCC_AXISSConfig+0x68>
        return HAL_ERROR;
10002de8:	2301      	movs	r3, #1
10002dea:	e064      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
      break;
10002dec:	bf00      	nop
10002dee:	e004      	b.n	10002dfa <RCC_AXISSConfig+0x6a>
      break;
10002df0:	bf00      	nop
10002df2:	e002      	b.n	10002dfa <RCC_AXISSConfig+0x6a>
      break;
10002df4:	bf00      	nop
10002df6:	e000      	b.n	10002dfa <RCC_AXISSConfig+0x6a>
      break;
10002df8:	bf00      	nop

  }

  /* Set AXISS clock source */
  __HAL_RCC_AXISS_SOURCE(RCC_AXISSInitStruct->AXI_Clock);
10002dfa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002e00:	f023 0207 	bic.w	r2, r3, #7
10002e04:	687b      	ldr	r3, [r7, #4]
10002e06:	681b      	ldr	r3, [r3, #0]
10002e08:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002e0c:	4313      	orrs	r3, r2
10002e0e:	624b      	str	r3, [r1, #36]	; 0x24

  if (RCC_AXISSInitStruct->AXI_Clock != RCC_AXISSOURCE_OFF)
10002e10:	687b      	ldr	r3, [r7, #4]
10002e12:	681b      	ldr	r3, [r3, #0]
10002e14:	2b03      	cmp	r3, #3
10002e16:	d016      	beq.n	10002e46 <RCC_AXISSConfig+0xb6>
  {
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002e18:	f7fe fb8c 	bl	10001534 <HAL_GetTick>
10002e1c:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
10002e1e:	e009      	b.n	10002e34 <RCC_AXISSConfig+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002e20:	f7fe fb88 	bl	10001534 <HAL_GetTick>
10002e24:	4602      	mov	r2, r0
10002e26:	68fb      	ldr	r3, [r7, #12]
10002e28:	1ad3      	subs	r3, r2, r3
10002e2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002e2e:	d901      	bls.n	10002e34 <RCC_AXISSConfig+0xa4>
      {
        return HAL_TIMEOUT;
10002e30:	2303      	movs	r3, #3
10002e32:	e040      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) == RESET)
10002e34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002e3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002e42:	d1ed      	bne.n	10002e20 <RCC_AXISSConfig+0x90>
10002e44:	e015      	b.n	10002e72 <RCC_AXISSConfig+0xe2>
  }
  else
  {
    // RCC_AXISSOURCE_OFF case
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10002e46:	f7fe fb75 	bl	10001534 <HAL_GetTick>
10002e4a:	60f8      	str	r0, [r7, #12]

    /* Wait till AXISS is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
10002e4c:	e009      	b.n	10002e62 <RCC_AXISSConfig+0xd2>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002e4e:	f7fe fb71 	bl	10001534 <HAL_GetTick>
10002e52:	4602      	mov	r2, r0
10002e54:	68fb      	ldr	r3, [r7, #12]
10002e56:	1ad3      	subs	r3, r2, r3
10002e58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002e5c:	d901      	bls.n	10002e62 <RCC_AXISSConfig+0xd2>
      {
        return HAL_TIMEOUT;
10002e5e:	2303      	movs	r3, #3
10002e60:	e029      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXISSRCRDY) != RESET)
10002e62:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002e68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002e70:	d0ed      	beq.n	10002e4e <RCC_AXISSConfig+0xbe>
      }
    }
  }

  /* Set AXISS division factor */
  __HAL_RCC_AXI_DIV(RCC_AXISSInitStruct->AXI_Div);
10002e72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10002e78:	f023 0207 	bic.w	r2, r3, #7
10002e7c:	687b      	ldr	r3, [r7, #4]
10002e7e:	685b      	ldr	r3, [r3, #4]
10002e80:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002e84:	4313      	orrs	r3, r2
10002e86:	630b      	str	r3, [r1, #48]	; 0x30

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002e88:	f7fe fb54 	bl	10001534 <HAL_GetTick>
10002e8c:	60f8      	str	r0, [r7, #12]

  /* Wait till AXISS is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10002e8e:	e009      	b.n	10002ea4 <RCC_AXISSConfig+0x114>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002e90:	f7fe fb50 	bl	10001534 <HAL_GetTick>
10002e94:	4602      	mov	r2, r0
10002e96:	68fb      	ldr	r3, [r7, #12]
10002e98:	1ad3      	subs	r3, r2, r3
10002e9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002e9e:	d901      	bls.n	10002ea4 <RCC_AXISSConfig+0x114>
    {
      return HAL_TIMEOUT;
10002ea0:	2303      	movs	r3, #3
10002ea2:	e008      	b.n	10002eb6 <RCC_AXISSConfig+0x126>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_AXIDIVRDY) == RESET)
10002ea4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10002eaa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002eae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002eb2:	d1ed      	bne.n	10002e90 <RCC_AXISSConfig+0x100>
    }
  }

  return HAL_OK;
10002eb4:	2300      	movs	r3, #0
}
10002eb6:	4618      	mov	r0, r3
10002eb8:	3710      	adds	r7, #16
10002eba:	46bd      	mov	sp, r7
10002ebc:	bd80      	pop	{r7, pc}
	...

10002ec0 <RCC_MCUConfig>:


HAL_StatusTypeDef RCC_MCUConfig(RCC_MCUInitTypeDef *MCUInitStruct)
{
10002ec0:	b580      	push	{r7, lr}
10002ec2:	b084      	sub	sp, #16
10002ec4:	af00      	add	r7, sp, #0
10002ec6:	6078      	str	r0, [r7, #4]

  assert_param(IS_RCC_MCUSSOURCE(MCUInitStruct->MCU_Clock));
  assert_param(IS_RCC_MCUDIV(MCUInitStruct->MCU_Div));

  /* Ensure clock source is ready*/
  switch (MCUInitStruct->MCU_Clock)
10002ec8:	687b      	ldr	r3, [r7, #4]
10002eca:	681b      	ldr	r3, [r3, #0]
10002ecc:	2b03      	cmp	r3, #3
10002ece:	d834      	bhi.n	10002f3a <RCC_MCUConfig+0x7a>
10002ed0:	a201      	add	r2, pc, #4	; (adr r2, 10002ed8 <RCC_MCUConfig+0x18>)
10002ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10002ed6:	bf00      	nop
10002ed8:	10002ee9 	.word	0x10002ee9
10002edc:	10002efd 	.word	0x10002efd
10002ee0:	10002f13 	.word	0x10002f13
10002ee4:	10002f27 	.word	0x10002f27
  {
    case (RCC_MCUSSOURCE_HSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
10002ee8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002eec:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002ef0:	f003 0301 	and.w	r3, r3, #1
10002ef4:	2b01      	cmp	r3, #1
10002ef6:	d022      	beq.n	10002f3e <RCC_MCUConfig+0x7e>
      {
        return HAL_ERROR;
10002ef8:	2301      	movs	r3, #1
10002efa:	e081      	b.n	10003000 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_HSE):
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
10002efc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f00:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
10002f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
10002f0c:	d019      	beq.n	10002f42 <RCC_MCUConfig+0x82>
      {
        return HAL_ERROR;
10002f0e:	2301      	movs	r3, #1
10002f10:	e076      	b.n	10003000 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_CSI):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
10002f12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f16:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
10002f1a:	f003 0310 	and.w	r3, r3, #16
10002f1e:	2b10      	cmp	r3, #16
10002f20:	d011      	beq.n	10002f46 <RCC_MCUConfig+0x86>
      {
        return HAL_ERROR;
10002f22:	2301      	movs	r3, #1
10002f24:	e06c      	b.n	10003000 <RCC_MCUConfig+0x140>
    }

    case (RCC_MCUSSOURCE_PLL3):
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10002f26:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f2a:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10002f2e:	f003 0302 	and.w	r3, r3, #2
10002f32:	2b02      	cmp	r3, #2
10002f34:	d009      	beq.n	10002f4a <RCC_MCUConfig+0x8a>
      {
        return HAL_ERROR;
10002f36:	2301      	movs	r3, #1
10002f38:	e062      	b.n	10003000 <RCC_MCUConfig+0x140>
      }
      break;
    }

    default:
      break;
10002f3a:	bf00      	nop
10002f3c:	e006      	b.n	10002f4c <RCC_MCUConfig+0x8c>
      break;
10002f3e:	bf00      	nop
10002f40:	e004      	b.n	10002f4c <RCC_MCUConfig+0x8c>
      break;
10002f42:	bf00      	nop
10002f44:	e002      	b.n	10002f4c <RCC_MCUConfig+0x8c>
      break;
10002f46:	bf00      	nop
10002f48:	e000      	b.n	10002f4c <RCC_MCUConfig+0x8c>
      break;
10002f4a:	bf00      	nop

  }

  /* Set MCU clock source */
  __HAL_RCC_MCU_SOURCE(MCUInitStruct->MCU_Clock);
10002f4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002f52:	f023 0203 	bic.w	r2, r3, #3
10002f56:	687b      	ldr	r3, [r7, #4]
10002f58:	681b      	ldr	r3, [r3, #0]
10002f5a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002f5e:	4313      	orrs	r3, r2
10002f60:	648b      	str	r3, [r1, #72]	; 0x48

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002f62:	f7fe fae7 	bl	10001534 <HAL_GetTick>
10002f66:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */

  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10002f68:	e009      	b.n	10002f7e <RCC_MCUConfig+0xbe>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002f6a:	f7fe fae3 	bl	10001534 <HAL_GetTick>
10002f6e:	4602      	mov	r2, r0
10002f70:	68fb      	ldr	r3, [r7, #12]
10002f72:	1ad3      	subs	r3, r2, r3
10002f74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002f78:	d901      	bls.n	10002f7e <RCC_MCUConfig+0xbe>
    {
      return HAL_TIMEOUT;
10002f7a:	2303      	movs	r3, #3
10002f7c:	e040      	b.n	10003000 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUSSRCRDY) == RESET)
10002f7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002f82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002f84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002f88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002f8c:	d1ed      	bne.n	10002f6a <RCC_MCUConfig+0xaa>
    }
  }

#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10002f8e:	f000 f954 	bl	1000323a <HAL_RCC_GetSystemCoreClockFreq>
10002f92:	4603      	mov	r3, r0
10002f94:	4a1c      	ldr	r2, [pc, #112]	; (10003008 <RCC_MCUConfig+0x148>)
10002f96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10002f98:	4b1c      	ldr	r3, [pc, #112]	; (1000300c <RCC_MCUConfig+0x14c>)
10002f9a:	681b      	ldr	r3, [r3, #0]
10002f9c:	4618      	mov	r0, r3
10002f9e:	f7fe fa7f 	bl	100014a0 <HAL_InitTick>
#endif

  /* Set MCU division factor */
  __HAL_RCC_MCU_DIV(MCUInitStruct->MCU_Div);
10002fa2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002fa6:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10002faa:	f023 020f 	bic.w	r2, r3, #15
10002fae:	687b      	ldr	r3, [r7, #4]
10002fb0:	685b      	ldr	r3, [r3, #4]
10002fb2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10002fb6:	4313      	orrs	r3, r2
10002fb8:	f8c1 3830 	str.w	r3, [r1, #2096]	; 0x830

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
10002fbc:	f7fe faba 	bl	10001534 <HAL_GetTick>
10002fc0:	60f8      	str	r0, [r7, #12]

  /* Wait till MCU is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10002fc2:	e009      	b.n	10002fd8 <RCC_MCUConfig+0x118>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
10002fc4:	f7fe fab6 	bl	10001534 <HAL_GetTick>
10002fc8:	4602      	mov	r2, r0
10002fca:	68fb      	ldr	r3, [r7, #12]
10002fcc:	1ad3      	subs	r3, r2, r3
10002fce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
10002fd2:	d901      	bls.n	10002fd8 <RCC_MCUConfig+0x118>
    {
      return HAL_TIMEOUT;
10002fd4:	2303      	movs	r3, #3
10002fd6:	e013      	b.n	10003000 <RCC_MCUConfig+0x140>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_MCUDIVRDY) == RESET)
10002fd8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10002fdc:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10002fe0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10002fe4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10002fe8:	d1ec      	bne.n	10002fc4 <RCC_MCUConfig+0x104>
    }
  }
#ifdef CORE_CM4
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSystemCoreClockFreq();
10002fea:	f000 f926 	bl	1000323a <HAL_RCC_GetSystemCoreClockFreq>
10002fee:	4603      	mov	r3, r0
10002ff0:	4a05      	ldr	r2, [pc, #20]	; (10003008 <RCC_MCUConfig+0x148>)
10002ff2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
10002ff4:	4b05      	ldr	r3, [pc, #20]	; (1000300c <RCC_MCUConfig+0x14c>)
10002ff6:	681b      	ldr	r3, [r3, #0]
10002ff8:	4618      	mov	r0, r3
10002ffa:	f7fe fa51 	bl	100014a0 <HAL_InitTick>
#endif

  return HAL_OK;
10002ffe:	2300      	movs	r3, #0
}
10003000:	4618      	mov	r0, r3
10003002:	3710      	adds	r7, #16
10003004:	46bd      	mov	sp, r7
10003006:	bd80      	pop	{r7, pc}
10003008:	1002009c 	.word	0x1002009c
1000300c:	100200a0 	.word	0x100200a0

10003010 <HAL_RCC_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
__weak void HAL_RCC_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
10003010:	b480      	push	{r7}
10003012:	b089      	sub	sp, #36	; 0x24
10003014:	af00      	add	r7, sp, #0
10003016:	6078      	str	r0, [r7, #4]
  uint32_t   pllsource = 0, pll3m = 1, pll3fracen = 0, hsivalue = 0;
10003018:	2300      	movs	r3, #0
1000301a:	61bb      	str	r3, [r7, #24]
1000301c:	2301      	movs	r3, #1
1000301e:	617b      	str	r3, [r7, #20]
10003020:	2300      	movs	r3, #0
10003022:	613b      	str	r3, [r7, #16]
10003024:	2300      	movs	r3, #0
10003026:	60fb      	str	r3, [r7, #12]
  float fracn1, pll3vco = 0;
10003028:	f04f 0300 	mov.w	r3, #0
1000302c:	61fb      	str	r3, [r7, #28]

  pllsource = __HAL_RCC_GET_PLL3_SOURCE();
1000302e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003032:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003036:	f003 0303 	and.w	r3, r3, #3
1000303a:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVM3) >> RCC_PLL3CFGR1_DIVM3_Pos) + 1U;
1000303c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003040:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10003044:	0c1b      	lsrs	r3, r3, #16
10003046:	f003 033f 	and.w	r3, r3, #63	; 0x3f
1000304a:	3301      	adds	r3, #1
1000304c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACLE) >> RCC_PLL3FRACR_FRACLE_Pos;
1000304e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003052:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003056:	0c1b      	lsrs	r3, r3, #16
10003058:	f003 0301 	and.w	r3, r3, #1
1000305c:	613b      	str	r3, [r7, #16]
  fracn1 = (float)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACV) >> RCC_PLL3FRACR_FRACV_Pos));
1000305e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003062:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003066:	08db      	lsrs	r3, r3, #3
10003068:	f3c3 030c 	ubfx	r3, r3, #0, #13
1000306c:	693a      	ldr	r2, [r7, #16]
1000306e:	fb02 f303 	mul.w	r3, r2, r3
10003072:	ee07 3a90 	vmov	s15, r3
10003076:	eef8 7a67 	vcvt.f32.u32	s15, s15
1000307a:	edc7 7a02 	vstr	s15, [r7, #8]
  pll3vco = (float)((float)((RCC->PLL3CFGR1 & RCC_PLL3CFGR1_DIVN) + 1U) + (fracn1 / (float) 0x2000));  //Intermediary value
1000307e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003082:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10003086:	f3c3 0308 	ubfx	r3, r3, #0, #9
1000308a:	3301      	adds	r3, #1
1000308c:	ee07 3a90 	vmov	s15, r3
10003090:	eeb8 7a67 	vcvt.f32.u32	s14, s15
10003094:	edd7 6a02 	vldr	s13, [r7, #8]
10003098:	ed9f 6a56 	vldr	s12, [pc, #344]	; 100031f4 <HAL_RCC_GetPLL3ClockFreq+0x1e4>
1000309c:	eec6 7a86 	vdiv.f32	s15, s13, s12
100030a0:	ee77 7a27 	vadd.f32	s15, s14, s15
100030a4:	edc7 7a07 	vstr	s15, [r7, #28]
  switch (pllsource)
100030a8:	69bb      	ldr	r3, [r7, #24]
100030aa:	2b03      	cmp	r3, #3
100030ac:	d85b      	bhi.n	10003166 <HAL_RCC_GetPLL3ClockFreq+0x156>
100030ae:	a201      	add	r2, pc, #4	; (adr r2, 100030b4 <HAL_RCC_GetPLL3ClockFreq+0xa4>)
100030b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
100030b4:	100030c5 	.word	0x100030c5
100030b8:	10003123 	.word	0x10003123
100030bc:	10003141 	.word	0x10003141
100030c0:	1000315f 	.word	0x1000315f
  {
    case RCC_PLL3SOURCE_HSI:  /* HSI used as PLL clock source */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVRDY) != 0U)
100030c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030c8:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
100030cc:	f003 0304 	and.w	r3, r3, #4
100030d0:	2b04      	cmp	r3, #4
100030d2:	d117      	bne.n	10003104 <HAL_RCC_GetPLL3ClockFreq+0xf4>
      {
        hsivalue = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
100030d4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100030d8:	699b      	ldr	r3, [r3, #24]
100030da:	f003 0303 	and.w	r3, r3, #3
100030de:	4a46      	ldr	r2, [pc, #280]	; (100031f8 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
100030e0:	fa22 f303 	lsr.w	r3, r2, r3
100030e4:	60fb      	str	r3, [r7, #12]
        pll3vco *= (float)(hsivalue / pll3m);
100030e6:	68fa      	ldr	r2, [r7, #12]
100030e8:	697b      	ldr	r3, [r7, #20]
100030ea:	fbb2 f3f3 	udiv	r3, r2, r3
100030ee:	ee07 3a90 	vmov	s15, r3
100030f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
100030f6:	ed97 7a07 	vldr	s14, [r7, #28]
100030fa:	ee67 7a27 	vmul.f32	s15, s14, s15
100030fe:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco *= (float)(HSI_VALUE / pll3m);
      }
      break;
10003102:	e030      	b.n	10003166 <HAL_RCC_GetPLL3ClockFreq+0x156>
        pll3vco *= (float)(HSI_VALUE / pll3m);
10003104:	4a3c      	ldr	r2, [pc, #240]	; (100031f8 <HAL_RCC_GetPLL3ClockFreq+0x1e8>)
10003106:	697b      	ldr	r3, [r7, #20]
10003108:	fbb2 f3f3 	udiv	r3, r2, r3
1000310c:	ee07 3a90 	vmov	s15, r3
10003110:	eef8 7a67 	vcvt.f32.u32	s15, s15
10003114:	ed97 7a07 	vldr	s14, [r7, #28]
10003118:	ee67 7a27 	vmul.f32	s15, s14, s15
1000311c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
10003120:	e021      	b.n	10003166 <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco *= (float)(HSE_VALUE / pll3m);
10003122:	4a36      	ldr	r2, [pc, #216]	; (100031fc <HAL_RCC_GetPLL3ClockFreq+0x1ec>)
10003124:	697b      	ldr	r3, [r7, #20]
10003126:	fbb2 f3f3 	udiv	r3, r2, r3
1000312a:	ee07 3a90 	vmov	s15, r3
1000312e:	eef8 7a67 	vcvt.f32.u32	s15, s15
10003132:	ed97 7a07 	vldr	s14, [r7, #28]
10003136:	ee67 7a27 	vmul.f32	s15, s14, s15
1000313a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000313e:	e012      	b.n	10003166 <HAL_RCC_GetPLL3ClockFreq+0x156>



    case RCC_PLL3SOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco *= (float)(CSI_VALUE / pll3m);
10003140:	4a2f      	ldr	r2, [pc, #188]	; (10003200 <HAL_RCC_GetPLL3ClockFreq+0x1f0>)
10003142:	697b      	ldr	r3, [r7, #20]
10003144:	fbb2 f3f3 	udiv	r3, r2, r3
10003148:	ee07 3a90 	vmov	s15, r3
1000314c:	eef8 7a67 	vcvt.f32.u32	s15, s15
10003150:	ed97 7a07 	vldr	s14, [r7, #28]
10003154:	ee67 7a27 	vmul.f32	s15, s14, s15
10003158:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
1000315c:	e003      	b.n	10003166 <HAL_RCC_GetPLL3ClockFreq+0x156>

    case RCC_PLL3SOURCE_OFF:  /* No clock source for PLL */
      pll3vco = 0;
1000315e:	f04f 0300 	mov.w	r3, #0
10003162:	61fb      	str	r3, [r7, #28]
      break;
10003164:	bf00      	nop
  }

  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVP) >> RCC_PLL3CFGR2_DIVP_Pos) + 1U)));
10003166:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000316a:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
1000316e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
10003172:	3301      	adds	r3, #1
10003174:	ee07 3a90 	vmov	s15, r3
10003178:	eeb8 7a67 	vcvt.f32.u32	s14, s15
1000317c:	edd7 6a07 	vldr	s13, [r7, #28]
10003180:	eec6 7a87 	vdiv.f32	s15, s13, s14
10003184:	eefc 7ae7 	vcvt.u32.f32	s15, s15
10003188:	ee17 2a90 	vmov	r2, s15
1000318c:	687b      	ldr	r3, [r7, #4]
1000318e:	601a      	str	r2, [r3, #0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVQ) >> RCC_PLL3CFGR2_DIVQ_Pos) + 1U)));
10003190:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003194:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
10003198:	0a1b      	lsrs	r3, r3, #8
1000319a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1000319e:	3301      	adds	r3, #1
100031a0:	ee07 3a90 	vmov	s15, r3
100031a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100031a8:	edd7 6a07 	vldr	s13, [r7, #28]
100031ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
100031b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100031b4:	ee17 2a90 	vmov	r2, s15
100031b8:	687b      	ldr	r3, [r7, #4]
100031ba:	605a      	str	r2, [r3, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco / ((float)(((RCC->PLL3CFGR2 & RCC_PLL3CFGR2_DIVR) >> RCC_PLL3CFGR2_DIVR_Pos) + 1U)));
100031bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100031c0:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
100031c4:	0c1b      	lsrs	r3, r3, #16
100031c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
100031ca:	3301      	adds	r3, #1
100031cc:	ee07 3a90 	vmov	s15, r3
100031d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
100031d4:	edd7 6a07 	vldr	s13, [r7, #28]
100031d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
100031dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
100031e0:	ee17 2a90 	vmov	r2, s15
100031e4:	687b      	ldr	r3, [r7, #4]
100031e6:	609a      	str	r2, [r3, #8]
}
100031e8:	bf00      	nop
100031ea:	3724      	adds	r7, #36	; 0x24
100031ec:	46bd      	mov	sp, r7
100031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
100031f2:	4770      	bx	lr
100031f4:	46000000 	.word	0x46000000
100031f8:	03d09000 	.word	0x03d09000
100031fc:	016e3600 	.word	0x016e3600
10003200:	003d0900 	.word	0x003d0900

10003204 <HAL_RCC_GetMCUFreq>:
  * @note   Each time MCU changes, this function must be called to update the
  *         right MCU value. Otherwise, any configuration based on this function will be incorrect.
  * @retval MCU frequency
  */
uint32_t HAL_RCC_GetMCUFreq(void)
{
10003204:	b580      	push	{r7, lr}
10003206:	b082      	sub	sp, #8
10003208:	af00      	add	r7, sp, #0
  uint32_t mcudiv = 0;
1000320a:	2300      	movs	r3, #0
1000320c:	607b      	str	r3, [r7, #4]

  /* Compute MCU frequency ---------------------------*/
  mcudiv = __HAL_RCC_GET_MCU_DIV();
1000320e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003212:	f8d3 3830 	ldr.w	r3, [r3, #2096]	; 0x830
10003216:	f003 030f 	and.w	r3, r3, #15
1000321a:	607b      	str	r3, [r7, #4]
  if (mcudiv > RCC_MCU_DIV512)
1000321c:	687b      	ldr	r3, [r7, #4]
1000321e:	2b09      	cmp	r3, #9
10003220:	d901      	bls.n	10003226 <HAL_RCC_GetMCUFreq+0x22>
  {
    mcudiv = RCC_MCU_DIV512;
10003222:	2309      	movs	r3, #9
10003224:	607b      	str	r3, [r7, #4]
  }

  return HAL_RCC_GetMCUSSFreq() >> mcudiv;
10003226:	f000 f80f 	bl	10003248 <HAL_RCC_GetMCUSSFreq>
1000322a:	4602      	mov	r2, r0
1000322c:	687b      	ldr	r3, [r7, #4]
1000322e:	fa22 f303 	lsr.w	r3, r2, r3
}
10003232:	4618      	mov	r0, r3
10003234:	3708      	adds	r7, #8
10003236:	46bd      	mov	sp, r7
10003238:	bd80      	pop	{r7, pc}

1000323a <HAL_RCC_GetSystemCoreClockFreq>:
  *         frequency in the chip. It is calculated based on the predefined
  *         constants and the selected clock source
  * @retval System Core frequency
  */
uint32_t HAL_RCC_GetSystemCoreClockFreq(void)
{
1000323a:	b580      	push	{r7, lr}
1000323c:	af00      	add	r7, sp, #0
#ifdef CORE_CA7
  return HAL_RCC_GetMPUSSFreq();
#else /* CORE_CM4 */
  return HAL_RCC_GetMCUFreq();
1000323e:	f7ff ffe1 	bl	10003204 <HAL_RCC_GetMCUFreq>
10003242:	4603      	mov	r3, r0
#endif
}
10003244:	4618      	mov	r0, r3
10003246:	bd80      	pop	{r7, pc}

10003248 <HAL_RCC_GetMCUSSFreq>:

  return axissfreq;
}

uint32_t HAL_RCC_GetMCUSSFreq()
{
10003248:	b580      	push	{r7, lr}
1000324a:	b084      	sub	sp, #16
1000324c:	af00      	add	r7, sp, #0
  uint32_t mcussfreq = 0;
1000324e:	2300      	movs	r3, #0
10003250:	60fb      	str	r3, [r7, #12]
  PLL3_ClocksTypeDef pll3_clocks;

  switch (__HAL_RCC_GET_MCU_SOURCE())
10003252:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10003258:	f003 0303 	and.w	r3, r3, #3
1000325c:	2b03      	cmp	r3, #3
1000325e:	d822      	bhi.n	100032a6 <HAL_RCC_GetMCUSSFreq+0x5e>
10003260:	a201      	add	r2, pc, #4	; (adr r2, 10003268 <HAL_RCC_GetMCUSSFreq+0x20>)
10003262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
10003266:	bf00      	nop
10003268:	10003287 	.word	0x10003287
1000326c:	1000329b 	.word	0x1000329b
10003270:	100032a1 	.word	0x100032a1
10003274:	10003279 	.word	0x10003279
  {
    case RCC_MCUSSOURCE_PLL3:
      HAL_RCC_GetPLL3ClockFreq(&pll3_clocks);
10003278:	463b      	mov	r3, r7
1000327a:	4618      	mov	r0, r3
1000327c:	f7ff fec8 	bl	10003010 <HAL_RCC_GetPLL3ClockFreq>
      mcussfreq = pll3_clocks.PLL3_P_Frequency;
10003280:	683b      	ldr	r3, [r7, #0]
10003282:	60fb      	str	r3, [r7, #12]
      break;
10003284:	e00f      	b.n	100032a6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSI:
      mcussfreq = (HSI_VALUE >> __HAL_RCC_GET_HSI_DIV());
10003286:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000328a:	699b      	ldr	r3, [r3, #24]
1000328c:	f003 0303 	and.w	r3, r3, #3
10003290:	4a07      	ldr	r2, [pc, #28]	; (100032b0 <HAL_RCC_GetMCUSSFreq+0x68>)
10003292:	fa22 f303 	lsr.w	r3, r2, r3
10003296:	60fb      	str	r3, [r7, #12]

      break;
10003298:	e005      	b.n	100032a6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_HSE:
      mcussfreq = HSE_VALUE;
1000329a:	4b06      	ldr	r3, [pc, #24]	; (100032b4 <HAL_RCC_GetMCUSSFreq+0x6c>)
1000329c:	60fb      	str	r3, [r7, #12]
      break;
1000329e:	e002      	b.n	100032a6 <HAL_RCC_GetMCUSSFreq+0x5e>

    case RCC_MCUSSOURCE_CSI:
      mcussfreq = CSI_VALUE;
100032a0:	4b05      	ldr	r3, [pc, #20]	; (100032b8 <HAL_RCC_GetMCUSSFreq+0x70>)
100032a2:	60fb      	str	r3, [r7, #12]
      break;
100032a4:	bf00      	nop
  }

  return mcussfreq;
100032a6:	68fb      	ldr	r3, [r7, #12]
}
100032a8:	4618      	mov	r0, r3
100032aa:	3710      	adds	r7, #16
100032ac:	46bd      	mov	sp, r7
100032ae:	bd80      	pop	{r7, pc}
100032b0:	03d09000 	.word	0x03d09000
100032b4:	016e3600 	.word	0x016e3600
100032b8:	003d0900 	.word	0x003d0900

100032bc <RCCEx_PLL2_Config>:
  *
  * @retval HAL status
  */

HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLLInitTypeDef *pll2)
{
100032bc:	b580      	push	{r7, lr}
100032be:	b084      	sub	sp, #16
100032c0:	af00      	add	r7, sp, #0
100032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll2->PLLState));
  if ((pll2->PLLState) != RCC_PLL_NONE)
100032c4:	687b      	ldr	r3, [r7, #4]
100032c6:	681b      	ldr	r3, [r3, #0]
100032c8:	2b00      	cmp	r3, #0
100032ca:	f000 8171 	beq.w	100035b0 <RCCEx_PLL2_Config+0x2f4>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL2_IN_USE()) /* If not used then */
100032ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100032d4:	f003 0307 	and.w	r3, r3, #7
100032d8:	2b02      	cmp	r3, #2
100032da:	d108      	bne.n	100032ee <RCCEx_PLL2_Config+0x32>
100032dc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100032e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100032e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100032ea:	f000 815f 	beq.w	100035ac <RCCEx_PLL2_Config+0x2f0>
    {
      if ((pll2->PLLState) == RCC_PLL_ON)
100032ee:	687b      	ldr	r3, [r7, #4]
100032f0:	681b      	ldr	r3, [r3, #0]
100032f2:	2b02      	cmp	r3, #2
100032f4:	f040 8130 	bne.w	10003558 <RCCEx_PLL2_Config+0x29c>
        assert_param(IS_RCC_PLLP2_VALUE(pll2->PLLP));
        assert_param(IS_RCC_PLLQ2_VALUE(pll2->PLLQ));
        assert_param(IS_RCC_PLLR2_VALUE(pll2->PLLR));

        /* Check that PLL2 OSC clock source is already set */
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
100032f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100032fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100032fe:	f003 0303 	and.w	r3, r3, #3
10003302:	2b00      	cmp	r3, #0
10003304:	d008      	beq.n	10003318 <RCCEx_PLL2_Config+0x5c>
            (__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSE))
10003306:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000330a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000330c:	f003 0303 	and.w	r3, r3, #3
        if ((__HAL_RCC_GET_PLL12_SOURCE() != RCC_PLL12SOURCE_HSI) &&
10003310:	2b01      	cmp	r3, #1
10003312:	d001      	beq.n	10003318 <RCCEx_PLL2_Config+0x5c>
        {
          return HAL_ERROR;
10003314:	2301      	movs	r3, #1
10003316:	e14c      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
        }

        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003318:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000331c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003320:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003328:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the main PLL. */
        __HAL_RCC_PLL2_DISABLE();
1000332c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003330:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003334:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003338:	f023 0301 	bic.w	r3, r3, #1
1000333c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003340:	f7fe f8f8 	bl	10001534 <HAL_GetTick>
10003344:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003346:	e008      	b.n	1000335a <RCCEx_PLL2_Config+0x9e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003348:	f7fe f8f4 	bl	10001534 <HAL_GetTick>
1000334c:	4602      	mov	r2, r0
1000334e:	68fb      	ldr	r3, [r7, #12]
10003350:	1ad3      	subs	r3, r2, r3
10003352:	2b64      	cmp	r3, #100	; 0x64
10003354:	d901      	bls.n	1000335a <RCCEx_PLL2_Config+0x9e>
          {
            return HAL_TIMEOUT;
10003356:	2303      	movs	r3, #3
10003358:	e12b      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
1000335a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000335e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003362:	f003 0302 	and.w	r3, r3, #2
10003366:	2b02      	cmp	r3, #2
10003368:	d0ee      	beq.n	10003348 <RCCEx_PLL2_Config+0x8c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Do not change pll src if already in use */
        if (__IS_PLL1_IN_USE())
1000336a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000336e:	6a1b      	ldr	r3, [r3, #32]
10003370:	f003 0303 	and.w	r3, r3, #3
10003374:	2b02      	cmp	r3, #2
10003376:	d107      	bne.n	10003388 <RCCEx_PLL2_Config+0xcc>
10003378:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000337c:	6a1b      	ldr	r3, [r3, #32]
1000337e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003382:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003386:	d00e      	beq.n	100033a6 <RCCEx_PLL2_Config+0xea>
10003388:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000338c:	6a1b      	ldr	r3, [r3, #32]
1000338e:	f003 0303 	and.w	r3, r3, #3
10003392:	2b03      	cmp	r3, #3
10003394:	d112      	bne.n	100033bc <RCCEx_PLL2_Config+0x100>
10003396:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000339a:	6a1b      	ldr	r3, [r3, #32]
1000339c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100033a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100033a4:	d10a      	bne.n	100033bc <RCCEx_PLL2_Config+0x100>
        {
          if (pll2->PLLSource != __HAL_RCC_GET_PLL12_SOURCE())
100033a6:	687b      	ldr	r3, [r7, #4]
100033a8:	685a      	ldr	r2, [r3, #4]
100033aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100033b0:	f003 0303 	and.w	r3, r3, #3
100033b4:	429a      	cmp	r2, r3
100033b6:	d00c      	beq.n	100033d2 <RCCEx_PLL2_Config+0x116>
          {
            return HAL_ERROR;
100033b8:	2301      	movs	r3, #1
100033ba:	e0fa      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
          }
        }
        else
        {
          /* Configure PLL1 and PLL2 clock source */
          __HAL_RCC_PLL12_SOURCE(pll2->PLLSource);
100033bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100033c2:	f023 0203 	bic.w	r2, r3, #3
100033c6:	687b      	ldr	r3, [r7, #4]
100033c8:	685b      	ldr	r3, [r3, #4]
100033ca:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100033ce:	4313      	orrs	r3, r2
100033d0:	628b      	str	r3, [r1, #40]	; 0x28
        }

        /* Configure the PLL2 multiplication and division factors. */
        __HAL_RCC_PLL2_CONFIG(
100033d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033d6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
100033da:	4b78      	ldr	r3, [pc, #480]	; (100035bc <RCCEx_PLL2_Config+0x300>)
100033dc:	4013      	ands	r3, r2
100033de:	687a      	ldr	r2, [r7, #4]
100033e0:	68d2      	ldr	r2, [r2, #12]
100033e2:	1e51      	subs	r1, r2, #1
100033e4:	687a      	ldr	r2, [r7, #4]
100033e6:	6892      	ldr	r2, [r2, #8]
100033e8:	3a01      	subs	r2, #1
100033ea:	0412      	lsls	r2, r2, #16
100033ec:	430a      	orrs	r2, r1
100033ee:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100033f2:	4313      	orrs	r3, r2
100033f4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
100033f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100033fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
10003400:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
10003404:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10003408:	687a      	ldr	r2, [r7, #4]
1000340a:	6912      	ldr	r2, [r2, #16]
1000340c:	1e51      	subs	r1, r2, #1
1000340e:	687a      	ldr	r2, [r7, #4]
10003410:	6952      	ldr	r2, [r2, #20]
10003412:	3a01      	subs	r2, #1
10003414:	0212      	lsls	r2, r2, #8
10003416:	4311      	orrs	r1, r2
10003418:	687a      	ldr	r2, [r7, #4]
1000341a:	6992      	ldr	r2, [r2, #24]
1000341c:	3a01      	subs	r2, #1
1000341e:	0412      	lsls	r2, r2, #16
10003420:	430a      	orrs	r2, r1
10003422:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003426:	4313      	orrs	r3, r2
10003428:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
          pll2->PLLQ,
          pll2->PLLR);


        /* Configure the Fractional Divider */
        __HAL_RCC_PLL2FRACV_DISABLE(); //Set FRACLE to ‘0’
1000342c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003430:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003434:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1000343c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll2->PLLMODE == RCC_PLL_INTEGER))
10003440:	687b      	ldr	r3, [r7, #4]
10003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003444:	2b02      	cmp	r3, #2
10003446:	d003      	beq.n	10003450 <RCCEx_PLL2_Config+0x194>
10003448:	687b      	ldr	r3, [r7, #4]
1000344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000344c:	2b00      	cmp	r3, #0
1000344e:	d10c      	bne.n	1000346a <RCCEx_PLL2_Config+0x1ae>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL2FRACV_CONFIG(0); //Set FRACV to '0'
10003450:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003454:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003458:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000345c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003460:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003464:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
10003468:	e00f      	b.n	1000348a <RCCEx_PLL2_Config+0x1ce>
        }
        else
        {
          /* Configure PLL  PLL2FRACV  in fractional mode*/
          __HAL_RCC_PLL2FRACV_CONFIG(pll2->PLLFRACV);
1000346a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000346e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003472:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003476:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
1000347a:	687a      	ldr	r2, [r7, #4]
1000347c:	6a12      	ldr	r2, [r2, #32]
1000347e:	00d2      	lsls	r2, r2, #3
10003480:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003484:	4313      	orrs	r3, r2
10003486:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
        }
        __HAL_RCC_PLL2FRACV_ENABLE(); //Set FRACLE to ‘1’
1000348a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000348e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
10003492:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1000349a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0


        /* Configure the Spread Control */
        if (pll2->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
1000349e:	687b      	ldr	r3, [r7, #4]
100034a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100034a2:	2b02      	cmp	r3, #2
100034a4:	d124      	bne.n	100034f0 <RCCEx_PLL2_Config+0x234>
          assert_param(IS_RCC_SSCG_MODE(pll2->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll2->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll2->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll2->MOD_PER));

          __HAL_RCC_PLL2CSGCONFIG(pll2->MOD_PER, pll2->TPDFN_DIS, pll2->RPDFN_DIS,
100034a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100034aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
100034ae:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
100034b2:	687b      	ldr	r3, [r7, #4]
100034b4:	6a99      	ldr	r1, [r3, #40]	; 0x28
100034b6:	687b      	ldr	r3, [r7, #4]
100034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
100034ba:	4319      	orrs	r1, r3
100034bc:	687b      	ldr	r3, [r7, #4]
100034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100034c0:	4319      	orrs	r1, r3
100034c2:	687b      	ldr	r3, [r7, #4]
100034c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100034c6:	4319      	orrs	r1, r3
100034c8:	687b      	ldr	r3, [r7, #4]
100034ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100034cc:	041b      	lsls	r3, r3, #16
100034ce:	430b      	orrs	r3, r1
100034d0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100034d4:	4313      	orrs	r3, r2
100034d6:	f8c1 30a4 	str.w	r3, [r1, #164]	; 0xa4
                                  pll2->SSCG_MODE, pll2->INC_STEP);
          __HAL_RCC_PLL2_SSMODE_ENABLE();
100034da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100034de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100034e2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100034e6:	f043 0304 	orr.w	r3, r3, #4
100034ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
100034ee:	e009      	b.n	10003504 <RCCEx_PLL2_Config+0x248>
        }
        else
        {
          __HAL_RCC_PLL2_SSMODE_DISABLE();
100034f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100034f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100034f8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100034fc:	f023 0304 	bic.w	r3, r3, #4
10003500:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }


        /* Enable the PLL2. */
        __HAL_RCC_PLL2_ENABLE();
10003504:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003508:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000350c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003510:	f043 0301 	orr.w	r3, r3, #1
10003514:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003518:	f7fe f80c 	bl	10001534 <HAL_GetTick>
1000351c:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
1000351e:	e008      	b.n	10003532 <RCCEx_PLL2_Config+0x276>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003520:	f7fe f808 	bl	10001534 <HAL_GetTick>
10003524:	4602      	mov	r2, r0
10003526:	68fb      	ldr	r3, [r7, #12]
10003528:	1ad3      	subs	r3, r2, r3
1000352a:	2b64      	cmp	r3, #100	; 0x64
1000352c:	d901      	bls.n	10003532 <RCCEx_PLL2_Config+0x276>
          {
            return HAL_TIMEOUT;
1000352e:	2303      	movs	r3, #3
10003530:	e03f      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
10003532:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000353a:	f003 0302 	and.w	r3, r3, #2
1000353e:	2b02      	cmp	r3, #2
10003540:	d1ee      	bne.n	10003520 <RCCEx_PLL2_Config+0x264>
          }
        }
        /*Enable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003542:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
1000354a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000354e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10003552:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      if ((pll2->PLLState) == RCC_PLL_ON)
10003556:	e02b      	b.n	100035b0 <RCCEx_PLL2_Config+0x2f4>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL2CLKOUT_DISABLE(RCC_PLL2_DIVP | RCC_PLL2_DIVQ | RCC_PLL2_DIVR);
10003558:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000355c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003560:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003568:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        /* Disable the PLL2. */
        __HAL_RCC_PLL2_DISABLE();
1000356c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003570:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
10003574:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003578:	f023 0301 	bic.w	r3, r3, #1
1000357c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003580:	f7fd ffd8 	bl	10001534 <HAL_GetTick>
10003584:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
10003586:	e008      	b.n	1000359a <RCCEx_PLL2_Config+0x2de>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003588:	f7fd ffd4 	bl	10001534 <HAL_GetTick>
1000358c:	4602      	mov	r2, r0
1000358e:	68fb      	ldr	r3, [r7, #12]
10003590:	1ad3      	subs	r3, r2, r3
10003592:	2b64      	cmp	r3, #100	; 0x64
10003594:	d901      	bls.n	1000359a <RCCEx_PLL2_Config+0x2de>
          {
            return HAL_TIMEOUT;
10003596:	2303      	movs	r3, #3
10003598:	e00b      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
1000359a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000359e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
100035a2:	f003 0302 	and.w	r3, r3, #2
100035a6:	2b02      	cmp	r3, #2
100035a8:	d0ee      	beq.n	10003588 <RCCEx_PLL2_Config+0x2cc>
      if ((pll2->PLLState) == RCC_PLL_ON)
100035aa:	e001      	b.n	100035b0 <RCCEx_PLL2_Config+0x2f4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
100035ac:	2301      	movs	r3, #1
100035ae:	e000      	b.n	100035b2 <RCCEx_PLL2_Config+0x2f6>
    }
  }
  return HAL_OK;
100035b0:	2300      	movs	r3, #0

}
100035b2:	4618      	mov	r0, r3
100035b4:	3710      	adds	r7, #16
100035b6:	46bd      	mov	sp, r7
100035b8:	bd80      	pop	{r7, pc}
100035ba:	bf00      	nop
100035bc:	ffc0fe00 	.word	0xffc0fe00

100035c0 <RCCEx_PLL3_Config>:
  * @param  pll3: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLLInitTypeDef *pll3)
{
100035c0:	b580      	push	{r7, lr}
100035c2:	b084      	sub	sp, #16
100035c4:	af00      	add	r7, sp, #0
100035c6:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll3->PLLState));
  if ((pll3->PLLState) != RCC_PLL_NONE)
100035c8:	687b      	ldr	r3, [r7, #4]
100035ca:	681b      	ldr	r3, [r3, #0]
100035cc:	2b00      	cmp	r3, #0
100035ce:	f000 815a 	beq.w	10003886 <RCCEx_PLL3_Config+0x2c6>
  {
    /* Check if the PLL is used as system clock or not (MPU, MCU, AXISS)*/
    if (!__IS_PLL3_IN_USE()) /* If not used then*/
100035d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100035d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100035d8:	f003 0303 	and.w	r3, r3, #3
100035dc:	2b03      	cmp	r3, #3
100035de:	d108      	bne.n	100035f2 <RCCEx_PLL3_Config+0x32>
100035e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100035e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100035e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
100035ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
100035ee:	f000 8148 	beq.w	10003882 <RCCEx_PLL3_Config+0x2c2>
    {
      if ((pll3->PLLState) == RCC_PLL_ON)
100035f2:	687b      	ldr	r3, [r7, #4]
100035f4:	681b      	ldr	r3, [r3, #0]
100035f6:	2b02      	cmp	r3, #2
100035f8:	f040 8119 	bne.w	1000382e <RCCEx_PLL3_Config+0x26e>
        assert_param(IS_RCC_PLLP3_VALUE(pll3->PLLP));
        assert_param(IS_RCC_PLLQ3_VALUE(pll3->PLLQ));
        assert_param(IS_RCC_PLLR3_VALUE(pll3->PLLR));

        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
100035fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003600:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003604:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
1000360c:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the main PLL. */
        __HAL_RCC_PLL3_DISABLE();
10003610:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003614:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003618:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000361c:	f023 0301 	bic.w	r3, r3, #1
10003620:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003624:	f7fd ff86 	bl	10001534 <HAL_GetTick>
10003628:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
1000362a:	e008      	b.n	1000363e <RCCEx_PLL3_Config+0x7e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000362c:	f7fd ff82 	bl	10001534 <HAL_GetTick>
10003630:	4602      	mov	r2, r0
10003632:	68fb      	ldr	r3, [r7, #12]
10003634:	1ad3      	subs	r3, r2, r3
10003636:	2b64      	cmp	r3, #100	; 0x64
10003638:	d901      	bls.n	1000363e <RCCEx_PLL3_Config+0x7e>
          {
            return HAL_TIMEOUT;
1000363a:	2303      	movs	r3, #3
1000363c:	e124      	b.n	10003888 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
1000363e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003642:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003646:	f003 0302 	and.w	r3, r3, #2
1000364a:	2b02      	cmp	r3, #2
1000364c:	d0ee      	beq.n	1000362c <RCCEx_PLL3_Config+0x6c>
        -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
        -Fractional Division Enable (PLLxFRACNEN)
        -Fractional Division factor (FRACNx)*/

        /* Configure PLL3 clock source */
        __HAL_RCC_PLL3_SOURCE(pll3->PLLSource);
1000364e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003652:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003656:	f023 0203 	bic.w	r2, r3, #3
1000365a:	687b      	ldr	r3, [r7, #4]
1000365c:	685b      	ldr	r3, [r3, #4]
1000365e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003662:	4313      	orrs	r3, r2
10003664:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820

        /* Wait till PLL SOURCE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
10003668:	e008      	b.n	1000367c <RCCEx_PLL3_Config+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000366a:	f7fd ff63 	bl	10001534 <HAL_GetTick>
1000366e:	4602      	mov	r2, r0
10003670:	68fb      	ldr	r3, [r7, #12]
10003672:	1ad3      	subs	r3, r2, r3
10003674:	2b64      	cmp	r3, #100	; 0x64
10003676:	d901      	bls.n	1000367c <RCCEx_PLL3_Config+0xbc>
          {
            return HAL_TIMEOUT;
10003678:	2303      	movs	r3, #3
1000367a:	e105      	b.n	10003888 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3SRCRDY) == RESET)
1000367c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003680:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
10003684:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
10003688:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
1000368c:	d1ed      	bne.n	1000366a <RCCEx_PLL3_Config+0xaa>
          }
        }

        /* Select PLL3 input reference frequency range */
        __HAL_RCC_PLL3_IFRANGE(pll3->PLLRGE) ;
1000368e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003692:	f8d3 3884 	ldr.w	r3, [r3, #2180]	; 0x884
10003696:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
1000369a:	687b      	ldr	r3, [r7, #4]
1000369c:	69db      	ldr	r3, [r3, #28]
1000369e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100036a2:	4313      	orrs	r3, r2
100036a4:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884

        /* Configure the PLL3 multiplication and division factors. */
        __HAL_RCC_PLL3_CONFIG(
100036a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100036ac:	f8d3 2884 	ldr.w	r2, [r3, #2180]	; 0x884
100036b0:	4b77      	ldr	r3, [pc, #476]	; (10003890 <RCCEx_PLL3_Config+0x2d0>)
100036b2:	4013      	ands	r3, r2
100036b4:	687a      	ldr	r2, [r7, #4]
100036b6:	68d2      	ldr	r2, [r2, #12]
100036b8:	1e51      	subs	r1, r2, #1
100036ba:	687a      	ldr	r2, [r7, #4]
100036bc:	6892      	ldr	r2, [r2, #8]
100036be:	3a01      	subs	r2, #1
100036c0:	0412      	lsls	r2, r2, #16
100036c2:	430a      	orrs	r2, r1
100036c4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100036c8:	4313      	orrs	r3, r2
100036ca:	f8c1 3884 	str.w	r3, [r1, #2180]	; 0x884
100036ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100036d2:	f8d3 3888 	ldr.w	r3, [r3, #2184]	; 0x888
100036d6:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
100036da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
100036de:	687a      	ldr	r2, [r7, #4]
100036e0:	6912      	ldr	r2, [r2, #16]
100036e2:	1e51      	subs	r1, r2, #1
100036e4:	687a      	ldr	r2, [r7, #4]
100036e6:	6952      	ldr	r2, [r2, #20]
100036e8:	3a01      	subs	r2, #1
100036ea:	0212      	lsls	r2, r2, #8
100036ec:	4311      	orrs	r1, r2
100036ee:	687a      	ldr	r2, [r7, #4]
100036f0:	6992      	ldr	r2, [r2, #24]
100036f2:	3a01      	subs	r2, #1
100036f4:	0412      	lsls	r2, r2, #16
100036f6:	430a      	orrs	r2, r1
100036f8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100036fc:	4313      	orrs	r3, r2
100036fe:	f8c1 3888 	str.w	r3, [r1, #2184]	; 0x888
          pll3->PLLP,
          pll3->PLLQ,
          pll3->PLLR);

        /* Configure the Fractional Divider */
        __HAL_RCC_PLL3FRACV_DISABLE(); //Set FRACLE to ‘0’
10003702:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003706:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
1000370a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000370e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
10003712:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
        /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
        if ((pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll3->PLLMODE == RCC_PLL_INTEGER))
10003716:	687b      	ldr	r3, [r7, #4]
10003718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000371a:	2b02      	cmp	r3, #2
1000371c:	d003      	beq.n	10003726 <RCCEx_PLL3_Config+0x166>
1000371e:	687b      	ldr	r3, [r7, #4]
10003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003722:	2b00      	cmp	r3, #0
10003724:	d10c      	bne.n	10003740 <RCCEx_PLL3_Config+0x180>
        {
          /* Do not use the fractional divider */
          __HAL_RCC_PLL3FRACV_CONFIG(0); //Set FRACV to '0'
10003726:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000372a:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
1000372e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003732:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003736:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
1000373a:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c
1000373e:	e00f      	b.n	10003760 <RCCEx_PLL3_Config+0x1a0>
        }
        else
        {
          /* Configure PLL  PLL3FRACV  in fractional mode*/
          __HAL_RCC_PLL3FRACV_CONFIG(pll3->PLLFRACV);
10003740:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003744:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003748:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1000374c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003750:	687a      	ldr	r2, [r7, #4]
10003752:	6a12      	ldr	r2, [r2, #32]
10003754:	00d2      	lsls	r2, r2, #3
10003756:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000375a:	4313      	orrs	r3, r2
1000375c:	f8c1 388c 	str.w	r3, [r1, #2188]	; 0x88c
        }
        __HAL_RCC_PLL3FRACV_ENABLE(); //Set FRACLE to ‘1’
10003760:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003764:	f8d3 388c 	ldr.w	r3, [r3, #2188]	; 0x88c
10003768:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000376c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
10003770:	f8c2 388c 	str.w	r3, [r2, #2188]	; 0x88c


        /* Configure the Spread Control */
        if (pll3->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10003774:	687b      	ldr	r3, [r7, #4]
10003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003778:	2b02      	cmp	r3, #2
1000377a:	d124      	bne.n	100037c6 <RCCEx_PLL3_Config+0x206>
          assert_param(IS_RCC_SSCG_MODE(pll3->SSCG_MODE));
          assert_param(IS_RCC_RPDFN_DIS(pll3->RPDFN_DIS));
          assert_param(IS_RCC_TPDFN_DIS(pll3->TPDFN_DIS));
          assert_param(IS_RCC_MOD_PER(pll3->MOD_PER));

          __HAL_RCC_PLL3CSGCONFIG(pll3->MOD_PER, pll3->TPDFN_DIS, pll3->RPDFN_DIS,
1000377c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003780:	f8d3 3890 	ldr.w	r3, [r3, #2192]	; 0x890
10003784:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10003788:	687b      	ldr	r3, [r7, #4]
1000378a:	6a99      	ldr	r1, [r3, #40]	; 0x28
1000378c:	687b      	ldr	r3, [r7, #4]
1000378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10003790:	4319      	orrs	r1, r3
10003792:	687b      	ldr	r3, [r7, #4]
10003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10003796:	4319      	orrs	r1, r3
10003798:	687b      	ldr	r3, [r7, #4]
1000379a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000379c:	4319      	orrs	r1, r3
1000379e:	687b      	ldr	r3, [r7, #4]
100037a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100037a2:	041b      	lsls	r3, r3, #16
100037a4:	430b      	orrs	r3, r1
100037a6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100037aa:	4313      	orrs	r3, r2
100037ac:	f8c1 3890 	str.w	r3, [r1, #2192]	; 0x890
                                  pll3->SSCG_MODE, pll3->INC_STEP);
          __HAL_RCC_PLL3_SSMODE_ENABLE();
100037b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100037b4:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100037b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100037bc:	f043 0304 	orr.w	r3, r3, #4
100037c0:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
100037c4:	e009      	b.n	100037da <RCCEx_PLL3_Config+0x21a>
        }
        else
        {
          __HAL_RCC_PLL3_SSMODE_DISABLE();
100037c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100037ca:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100037ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100037d2:	f023 0304 	bic.w	r3, r3, #4
100037d6:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        }


        /* Enable the PLL3. */
        __HAL_RCC_PLL3_ENABLE();
100037da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100037de:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
100037e2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100037e6:	f043 0301 	orr.w	r3, r3, #1
100037ea:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
100037ee:	f7fd fea1 	bl	10001534 <HAL_GetTick>
100037f2:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
100037f4:	e008      	b.n	10003808 <RCCEx_PLL3_Config+0x248>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100037f6:	f7fd fe9d 	bl	10001534 <HAL_GetTick>
100037fa:	4602      	mov	r2, r0
100037fc:	68fb      	ldr	r3, [r7, #12]
100037fe:	1ad3      	subs	r3, r2, r3
10003800:	2b64      	cmp	r3, #100	; 0x64
10003802:	d901      	bls.n	10003808 <RCCEx_PLL3_Config+0x248>
          {
            return HAL_TIMEOUT;
10003804:	2303      	movs	r3, #3
10003806:	e03f      	b.n	10003888 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
10003808:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000380c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003810:	f003 0302 	and.w	r3, r3, #2
10003814:	2b02      	cmp	r3, #2
10003816:	d1ee      	bne.n	100037f6 <RCCEx_PLL3_Config+0x236>
          }
        }
        /* Enable the post-dividers */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
10003818:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
1000381c:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003820:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003824:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10003828:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
      if ((pll3->PLLState) == RCC_PLL_ON)
1000382c:	e02b      	b.n	10003886 <RCCEx_PLL3_Config+0x2c6>
      }
      else
      {
        /*Disable the post-dividers*/
        __HAL_RCC_PLL3CLKOUT_DISABLE(RCC_PLL3_DIVP | RCC_PLL3_DIVQ | RCC_PLL3_DIVR);
1000382e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003832:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003836:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000383a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
1000383e:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880
        /* Disable the PLL3. */
        __HAL_RCC_PLL3_DISABLE();
10003842:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003846:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
1000384a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
1000384e:	f023 0301 	bic.w	r3, r3, #1
10003852:	f8c2 3880 	str.w	r3, [r2, #2176]	; 0x880

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
10003856:	f7fd fe6d 	bl	10001534 <HAL_GetTick>
1000385a:	60f8      	str	r0, [r7, #12]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
1000385c:	e008      	b.n	10003870 <RCCEx_PLL3_Config+0x2b0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000385e:	f7fd fe69 	bl	10001534 <HAL_GetTick>
10003862:	4602      	mov	r2, r0
10003864:	68fb      	ldr	r3, [r7, #12]
10003866:	1ad3      	subs	r3, r2, r3
10003868:	2b64      	cmp	r3, #100	; 0x64
1000386a:	d901      	bls.n	10003870 <RCCEx_PLL3_Config+0x2b0>
          {
            return HAL_TIMEOUT;
1000386c:	2303      	movs	r3, #3
1000386e:	e00b      	b.n	10003888 <RCCEx_PLL3_Config+0x2c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
10003870:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003874:	f8d3 3880 	ldr.w	r3, [r3, #2176]	; 0x880
10003878:	f003 0302 	and.w	r3, r3, #2
1000387c:	2b02      	cmp	r3, #2
1000387e:	d0ee      	beq.n	1000385e <RCCEx_PLL3_Config+0x29e>
      if ((pll3->PLLState) == RCC_PLL_ON)
10003880:	e001      	b.n	10003886 <RCCEx_PLL3_Config+0x2c6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
10003882:	2301      	movs	r3, #1
10003884:	e000      	b.n	10003888 <RCCEx_PLL3_Config+0x2c8>
    }
  }
  return HAL_OK;
10003886:	2300      	movs	r3, #0
}
10003888:	4618      	mov	r0, r3
1000388a:	3710      	adds	r7, #16
1000388c:	46bd      	mov	sp, r7
1000388e:	bd80      	pop	{r7, pc}
10003890:	ffc0fe00 	.word	0xffc0fe00

10003894 <RCCEx_PLL4_Config>:
  * @param  pll4: pointer to a RCC_PLLInitTypeDef structure
  *
  * @retval HAL status
  */
HAL_StatusTypeDef RCCEx_PLL4_Config(RCC_PLLInitTypeDef *pll4)
{
10003894:	b580      	push	{r7, lr}
10003896:	b084      	sub	sp, #16
10003898:	af00      	add	r7, sp, #0
1000389a:	6078      	str	r0, [r7, #4]

  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_RCC_PLL(pll4->PLLState));
  if ((pll4->PLLState) != RCC_PLL_NONE)
1000389c:	687b      	ldr	r3, [r7, #4]
1000389e:	681b      	ldr	r3, [r3, #0]
100038a0:	2b00      	cmp	r3, #0
100038a2:	f000 8147 	beq.w	10003b34 <RCCEx_PLL4_Config+0x2a0>
  {

    if ((pll4->PLLState) == RCC_PLL_ON)
100038a6:	687b      	ldr	r3, [r7, #4]
100038a8:	681b      	ldr	r3, [r3, #0]
100038aa:	2b02      	cmp	r3, #2
100038ac:	f040 8119 	bne.w	10003ae2 <RCCEx_PLL4_Config+0x24e>
      assert_param(IS_RCC_PLLP4_VALUE(pll4->PLLP));
      assert_param(IS_RCC_PLLQ4_VALUE(pll4->PLLQ));
      assert_param(IS_RCC_PLLR4_VALUE(pll4->PLLR));

      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
100038b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038b4:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100038b8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100038bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
100038c0:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the main PLL. */
      __HAL_RCC_PLL4_DISABLE();
100038c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038c8:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100038cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100038d0:	f023 0301 	bic.w	r3, r3, #1
100038d4:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100038d8:	f7fd fe2c 	bl	10001534 <HAL_GetTick>
100038dc:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
100038de:	e008      	b.n	100038f2 <RCCEx_PLL4_Config+0x5e>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100038e0:	f7fd fe28 	bl	10001534 <HAL_GetTick>
100038e4:	4602      	mov	r2, r0
100038e6:	68fb      	ldr	r3, [r7, #12]
100038e8:	1ad3      	subs	r3, r2, r3
100038ea:	2b64      	cmp	r3, #100	; 0x64
100038ec:	d901      	bls.n	100038f2 <RCCEx_PLL4_Config+0x5e>
        {
          return HAL_TIMEOUT;
100038ee:	2303      	movs	r3, #3
100038f0:	e121      	b.n	10003b36 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
100038f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100038f6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
100038fa:	f003 0302 	and.w	r3, r3, #2
100038fe:	2b02      	cmp	r3, #2
10003900:	d0ee      	beq.n	100038e0 <RCCEx_PLL4_Config+0x4c>
      -Enable/Disable of output clock dividers (DIVPxEN, DIVQxEN & DIVRxEN)
      -Fractional Division Enable (PLLxFRACNEN)
      -Fractional Division factor (FRACNx)*/

      /* Configure PLL4 and PLL4 clock source */
      __HAL_RCC_PLL4_SOURCE(pll4->PLLSource);
10003902:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003906:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
1000390a:	f023 0203 	bic.w	r2, r3, #3
1000390e:	687b      	ldr	r3, [r7, #4]
10003910:	685b      	ldr	r3, [r3, #4]
10003912:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003916:	4313      	orrs	r3, r2
10003918:	f8c1 3824 	str.w	r3, [r1, #2084]	; 0x824

      /* Wait till PLL SOURCE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
1000391c:	e008      	b.n	10003930 <RCCEx_PLL4_Config+0x9c>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
1000391e:	f7fd fe09 	bl	10001534 <HAL_GetTick>
10003922:	4602      	mov	r2, r0
10003924:	68fb      	ldr	r3, [r7, #12]
10003926:	1ad3      	subs	r3, r2, r3
10003928:	2b64      	cmp	r3, #100	; 0x64
1000392a:	d901      	bls.n	10003930 <RCCEx_PLL4_Config+0x9c>
        {
          return HAL_TIMEOUT;
1000392c:	2303      	movs	r3, #3
1000392e:	e102      	b.n	10003b36 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4SRCRDY) == RESET)
10003930:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003934:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
10003938:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
1000393c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
10003940:	d1ed      	bne.n	1000391e <RCCEx_PLL4_Config+0x8a>
        }
      }

      /* Select PLL4 input reference frequency range */
      __HAL_RCC_PLL4_IFRANGE(pll4->PLLRGE) ;
10003942:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003946:	f8d3 3898 	ldr.w	r3, [r3, #2200]	; 0x898
1000394a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
1000394e:	687b      	ldr	r3, [r7, #4]
10003950:	69db      	ldr	r3, [r3, #28]
10003952:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003956:	4313      	orrs	r3, r2
10003958:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898

      /* Configure the PLL4 multiplication and division factors. */
      __HAL_RCC_PLL4_CONFIG(
1000395c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003960:	f8d3 2898 	ldr.w	r2, [r3, #2200]	; 0x898
10003964:	4b76      	ldr	r3, [pc, #472]	; (10003b40 <RCCEx_PLL4_Config+0x2ac>)
10003966:	4013      	ands	r3, r2
10003968:	687a      	ldr	r2, [r7, #4]
1000396a:	68d2      	ldr	r2, [r2, #12]
1000396c:	1e51      	subs	r1, r2, #1
1000396e:	687a      	ldr	r2, [r7, #4]
10003970:	6892      	ldr	r2, [r2, #8]
10003972:	3a01      	subs	r2, #1
10003974:	0412      	lsls	r2, r2, #16
10003976:	430a      	orrs	r2, r1
10003978:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
1000397c:	4313      	orrs	r3, r2
1000397e:	f8c1 3898 	str.w	r3, [r1, #2200]	; 0x898
10003982:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003986:	f8d3 389c 	ldr.w	r3, [r3, #2204]	; 0x89c
1000398a:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
1000398e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
10003992:	687a      	ldr	r2, [r7, #4]
10003994:	6912      	ldr	r2, [r2, #16]
10003996:	1e51      	subs	r1, r2, #1
10003998:	687a      	ldr	r2, [r7, #4]
1000399a:	6952      	ldr	r2, [r2, #20]
1000399c:	3a01      	subs	r2, #1
1000399e:	0212      	lsls	r2, r2, #8
100039a0:	4311      	orrs	r1, r2
100039a2:	687a      	ldr	r2, [r7, #4]
100039a4:	6992      	ldr	r2, [r2, #24]
100039a6:	3a01      	subs	r2, #1
100039a8:	0412      	lsls	r2, r2, #16
100039aa:	430a      	orrs	r2, r1
100039ac:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
100039b0:	4313      	orrs	r3, r2
100039b2:	f8c1 389c 	str.w	r3, [r1, #2204]	; 0x89c
        pll4->PLLP,
        pll4->PLLQ,
        pll4->PLLR);

      /* Configure the Fractional Divider */
      __HAL_RCC_PLL4FRACV_DISABLE(); //Set FRACLE to ‘0’
100039b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100039ba:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
100039be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100039c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
100039c6:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
      /* In integer or clock spreading mode the application shall ensure that a 0 is loaded into the SDM */
      if ((pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM) || (pll4->PLLMODE == RCC_PLL_INTEGER))
100039ca:	687b      	ldr	r3, [r7, #4]
100039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100039ce:	2b02      	cmp	r3, #2
100039d0:	d003      	beq.n	100039da <RCCEx_PLL4_Config+0x146>
100039d2:	687b      	ldr	r3, [r7, #4]
100039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100039d6:	2b00      	cmp	r3, #0
100039d8:	d10c      	bne.n	100039f4 <RCCEx_PLL4_Config+0x160>
      {
        /* Do not use the fractional divider */
        __HAL_RCC_PLL4FRACV_CONFIG(0); //Set FRACV to '0'
100039da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100039de:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
100039e2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
100039e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
100039ea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
100039ee:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0
100039f2:	e00f      	b.n	10003a14 <RCCEx_PLL4_Config+0x180>
      }
      else
      {
        /* Configure PLL  PLL4FRACV  in fractional mode*/
        __HAL_RCC_PLL4FRACV_CONFIG(pll4->PLLFRACV);
100039f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
100039f8:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
100039fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
10003a00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
10003a04:	687a      	ldr	r2, [r7, #4]
10003a06:	6a12      	ldr	r2, [r2, #32]
10003a08:	00d2      	lsls	r2, r2, #3
10003a0a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003a0e:	4313      	orrs	r3, r2
10003a10:	f8c1 38a0 	str.w	r3, [r1, #2208]	; 0x8a0
      }
      __HAL_RCC_PLL4FRACV_ENABLE(); //Set FRACLE to ‘1’
10003a14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a18:	f8d3 38a0 	ldr.w	r3, [r3, #2208]	; 0x8a0
10003a1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
10003a24:	f8c2 38a0 	str.w	r3, [r2, #2208]	; 0x8a0

      /* Configure the Spread Control */
      if (pll4->PLLMODE == RCC_PLL_SPREAD_SPECTRUM)
10003a28:	687b      	ldr	r3, [r7, #4]
10003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10003a2c:	2b02      	cmp	r3, #2
10003a2e:	d124      	bne.n	10003a7a <RCCEx_PLL4_Config+0x1e6>
        assert_param(IS_RCC_SSCG_MODE(pll4->SSCG_MODE));
        assert_param(IS_RCC_RPDFN_DIS(pll4->RPDFN_DIS));
        assert_param(IS_RCC_TPDFN_DIS(pll4->TPDFN_DIS));
        assert_param(IS_RCC_MOD_PER(pll4->MOD_PER));

        __HAL_RCC_PLL4CSGCONFIG(pll4->MOD_PER, pll4->TPDFN_DIS, pll4->RPDFN_DIS,
10003a30:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a34:	f8d3 38a4 	ldr.w	r3, [r3, #2212]	; 0x8a4
10003a38:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
10003a3c:	687b      	ldr	r3, [r7, #4]
10003a3e:	6a99      	ldr	r1, [r3, #40]	; 0x28
10003a40:	687b      	ldr	r3, [r7, #4]
10003a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10003a44:	4319      	orrs	r1, r3
10003a46:	687b      	ldr	r3, [r7, #4]
10003a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10003a4a:	4319      	orrs	r1, r3
10003a4c:	687b      	ldr	r3, [r7, #4]
10003a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10003a50:	4319      	orrs	r1, r3
10003a52:	687b      	ldr	r3, [r7, #4]
10003a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003a56:	041b      	lsls	r3, r3, #16
10003a58:	430b      	orrs	r3, r1
10003a5a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
10003a5e:	4313      	orrs	r3, r2
10003a60:	f8c1 38a4 	str.w	r3, [r1, #2212]	; 0x8a4
                                pll4->SSCG_MODE, pll4->INC_STEP);
        __HAL_RCC_PLL4_SSMODE_ENABLE();
10003a64:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a68:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003a6c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003a70:	f043 0304 	orr.w	r3, r3, #4
10003a74:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
10003a78:	e009      	b.n	10003a8e <RCCEx_PLL4_Config+0x1fa>
      }
      else
      {
        __HAL_RCC_PLL4_SSMODE_DISABLE();
10003a7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a7e:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003a82:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003a86:	f023 0304 	bic.w	r3, r3, #4
10003a8a:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      }

      /* Enable the PLL4. */
      __HAL_RCC_PLL4_ENABLE();
10003a8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003a92:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003a96:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003a9a:	f043 0301 	orr.w	r3, r3, #1
10003a9e:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10003aa2:	f7fd fd47 	bl	10001534 <HAL_GetTick>
10003aa6:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10003aa8:	e008      	b.n	10003abc <RCCEx_PLL4_Config+0x228>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003aaa:	f7fd fd43 	bl	10001534 <HAL_GetTick>
10003aae:	4602      	mov	r2, r0
10003ab0:	68fb      	ldr	r3, [r7, #12]
10003ab2:	1ad3      	subs	r3, r2, r3
10003ab4:	2b64      	cmp	r3, #100	; 0x64
10003ab6:	d901      	bls.n	10003abc <RCCEx_PLL4_Config+0x228>
        {
          return HAL_TIMEOUT;
10003ab8:	2303      	movs	r3, #3
10003aba:	e03c      	b.n	10003b36 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) == RESET)
10003abc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ac0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003ac4:	f003 0302 	and.w	r3, r3, #2
10003ac8:	2b02      	cmp	r3, #2
10003aca:	d1ee      	bne.n	10003aaa <RCCEx_PLL4_Config+0x216>
        }
      }
      /* Enable PLL4P Clock output. */
      __HAL_RCC_PLL4CLKOUT_ENABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10003acc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ad0:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003ad4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003ad8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
10003adc:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
10003ae0:	e028      	b.n	10003b34 <RCCEx_PLL4_Config+0x2a0>
    }
    else
    {
      /*Disable the post-dividers*/
      __HAL_RCC_PLL4CLKOUT_DISABLE(RCC_PLL4_DIVP | RCC_PLL4_DIVQ | RCC_PLL4_DIVR);
10003ae2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003ae6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003aea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
10003af2:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894
      /* Disable the PLL4. */
      __HAL_RCC_PLL4_DISABLE();
10003af6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003afa:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003afe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
10003b02:	f023 0301 	bic.w	r3, r3, #1
10003b06:	f8c2 3894 	str.w	r3, [r2, #2196]	; 0x894

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10003b0a:	f7fd fd13 	bl	10001534 <HAL_GetTick>
10003b0e:	60f8      	str	r0, [r7, #12]

      /* Wait till PLL is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10003b10:	e008      	b.n	10003b24 <RCCEx_PLL4_Config+0x290>
      {
        if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10003b12:	f7fd fd0f 	bl	10001534 <HAL_GetTick>
10003b16:	4602      	mov	r2, r0
10003b18:	68fb      	ldr	r3, [r7, #12]
10003b1a:	1ad3      	subs	r3, r2, r3
10003b1c:	2b64      	cmp	r3, #100	; 0x64
10003b1e:	d901      	bls.n	10003b24 <RCCEx_PLL4_Config+0x290>
        {
          return HAL_TIMEOUT;
10003b20:	2303      	movs	r3, #3
10003b22:	e008      	b.n	10003b36 <RCCEx_PLL4_Config+0x2a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL4RDY) != RESET)
10003b24:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
10003b28:	f8d3 3894 	ldr.w	r3, [r3, #2196]	; 0x894
10003b2c:	f003 0302 	and.w	r3, r3, #2
10003b30:	2b02      	cmp	r3, #2
10003b32:	d0ee      	beq.n	10003b12 <RCCEx_PLL4_Config+0x27e>
        }
      }
    }
  }
  return HAL_OK;
10003b34:	2300      	movs	r3, #0
}
10003b36:	4618      	mov	r0, r3
10003b38:	3710      	adds	r7, #16
10003b3a:	46bd      	mov	sp, r7
10003b3c:	bd80      	pop	{r7, pc}
10003b3e:	bf00      	nop
10003b40:	ffc0fe00 	.word	0xffc0fe00

10003b44 <metal_list_init>:
 */
#define METAL_DECLARE_LIST(name)			\
	struct metal_list name = METAL_INIT_LIST(name)

static inline void metal_list_init(struct metal_list *list)
{
10003b44:	b480      	push	{r7}
10003b46:	b083      	sub	sp, #12
10003b48:	af00      	add	r7, sp, #0
10003b4a:	6078      	str	r0, [r7, #4]
	list->prev = list;
10003b4c:	687b      	ldr	r3, [r7, #4]
10003b4e:	687a      	ldr	r2, [r7, #4]
10003b50:	605a      	str	r2, [r3, #4]
	list->next = list;
10003b52:	687b      	ldr	r3, [r7, #4]
10003b54:	687a      	ldr	r2, [r7, #4]
10003b56:	601a      	str	r2, [r3, #0]
}
10003b58:	bf00      	nop
10003b5a:	370c      	adds	r7, #12
10003b5c:	46bd      	mov	sp, r7
10003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
10003b62:	4770      	bx	lr

10003b64 <metal_list_add_before>:

static inline void metal_list_add_before(struct metal_list *node,
					 struct metal_list *new_node)
{
10003b64:	b480      	push	{r7}
10003b66:	b083      	sub	sp, #12
10003b68:	af00      	add	r7, sp, #0
10003b6a:	6078      	str	r0, [r7, #4]
10003b6c:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
10003b6e:	687b      	ldr	r3, [r7, #4]
10003b70:	685a      	ldr	r2, [r3, #4]
10003b72:	683b      	ldr	r3, [r7, #0]
10003b74:	605a      	str	r2, [r3, #4]
	new_node->next = node;
10003b76:	683b      	ldr	r3, [r7, #0]
10003b78:	687a      	ldr	r2, [r7, #4]
10003b7a:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
10003b7c:	683b      	ldr	r3, [r7, #0]
10003b7e:	681b      	ldr	r3, [r3, #0]
10003b80:	683a      	ldr	r2, [r7, #0]
10003b82:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
10003b84:	683b      	ldr	r3, [r7, #0]
10003b86:	685b      	ldr	r3, [r3, #4]
10003b88:	683a      	ldr	r2, [r7, #0]
10003b8a:	601a      	str	r2, [r3, #0]
}
10003b8c:	bf00      	nop
10003b8e:	370c      	adds	r7, #12
10003b90:	46bd      	mov	sp, r7
10003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
10003b96:	4770      	bx	lr

10003b98 <metal_list_add_tail>:
	metal_list_add_after(list, node);
}

static inline void metal_list_add_tail(struct metal_list *list,
				       struct metal_list *node)
{
10003b98:	b580      	push	{r7, lr}
10003b9a:	b082      	sub	sp, #8
10003b9c:	af00      	add	r7, sp, #0
10003b9e:	6078      	str	r0, [r7, #4]
10003ba0:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
10003ba2:	6839      	ldr	r1, [r7, #0]
10003ba4:	6878      	ldr	r0, [r7, #4]
10003ba6:	f7ff ffdd 	bl	10003b64 <metal_list_add_before>
}
10003baa:	bf00      	nop
10003bac:	3708      	adds	r7, #8
10003bae:	46bd      	mov	sp, r7
10003bb0:	bd80      	pop	{r7, pc}

10003bb2 <__metal_cache_flush>:

extern void metal_machine_cache_flush(void *addr, unsigned int len);
extern void metal_machine_cache_invalidate(void *addr, unsigned int len);

static inline void __metal_cache_flush(void *addr, unsigned int len)
{
10003bb2:	b580      	push	{r7, lr}
10003bb4:	b082      	sub	sp, #8
10003bb6:	af00      	add	r7, sp, #0
10003bb8:	6078      	str	r0, [r7, #4]
10003bba:	6039      	str	r1, [r7, #0]
	metal_machine_cache_flush(addr, len);
10003bbc:	6839      	ldr	r1, [r7, #0]
10003bbe:	6878      	ldr	r0, [r7, #4]
10003bc0:	f000 fbc2 	bl	10004348 <metal_machine_cache_flush>
}
10003bc4:	bf00      	nop
10003bc6:	3708      	adds	r7, #8
10003bc8:	46bd      	mov	sp, r7
10003bca:	bd80      	pop	{r7, pc}

10003bcc <__metal_cache_invalidate>:

static inline void __metal_cache_invalidate(void *addr, unsigned int len)
{
10003bcc:	b580      	push	{r7, lr}
10003bce:	b082      	sub	sp, #8
10003bd0:	af00      	add	r7, sp, #0
10003bd2:	6078      	str	r0, [r7, #4]
10003bd4:	6039      	str	r1, [r7, #0]
	metal_machine_cache_invalidate(addr, len);
10003bd6:	6839      	ldr	r1, [r7, #0]
10003bd8:	6878      	ldr	r0, [r7, #4]
10003bda:	f000 fbc0 	bl	1000435e <metal_machine_cache_invalidate>
}
10003bde:	bf00      	nop
10003be0:	3708      	adds	r7, #8
10003be2:	46bd      	mov	sp, r7
10003be4:	bd80      	pop	{r7, pc}

10003be6 <metal_cache_flush>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will flush the whole data cache.
 */
static inline void metal_cache_flush(void *addr, unsigned int len)
{
10003be6:	b580      	push	{r7, lr}
10003be8:	b082      	sub	sp, #8
10003bea:	af00      	add	r7, sp, #0
10003bec:	6078      	str	r0, [r7, #4]
10003bee:	6039      	str	r1, [r7, #0]
	__metal_cache_flush(addr, len);
10003bf0:	6839      	ldr	r1, [r7, #0]
10003bf2:	6878      	ldr	r0, [r7, #4]
10003bf4:	f7ff ffdd 	bl	10003bb2 <__metal_cache_flush>
}
10003bf8:	bf00      	nop
10003bfa:	3708      	adds	r7, #8
10003bfc:	46bd      	mov	sp, r7
10003bfe:	bd80      	pop	{r7, pc}

10003c00 <metal_cache_invalidate>:
 * @param[in] len  length of memory
 *                 If addr is NULL, and len is 0,
 *                 It will invalidate the whole data cache.
 */
static inline void metal_cache_invalidate(void *addr, unsigned int len)
{
10003c00:	b580      	push	{r7, lr}
10003c02:	b082      	sub	sp, #8
10003c04:	af00      	add	r7, sp, #0
10003c06:	6078      	str	r0, [r7, #4]
10003c08:	6039      	str	r1, [r7, #0]
	__metal_cache_invalidate(addr, len);
10003c0a:	6839      	ldr	r1, [r7, #0]
10003c0c:	6878      	ldr	r0, [r7, #4]
10003c0e:	f7ff ffdd 	bl	10003bcc <__metal_cache_invalidate>
}
10003c12:	bf00      	nop
10003c14:	3708      	adds	r7, #8
10003c16:	46bd      	mov	sp, r7
10003c18:	bd80      	pop	{r7, pc}
	...

10003c1c <metal_bus_register>:
#include <metal/utilities.h>
#include <metal/dma.h>
#include <metal/cache.h>

int metal_bus_register(struct metal_bus *bus)
{
10003c1c:	b580      	push	{r7, lr}
10003c1e:	b082      	sub	sp, #8
10003c20:	af00      	add	r7, sp, #0
10003c22:	6078      	str	r0, [r7, #4]
	if (!bus || !bus->name || !strlen(bus->name))
10003c24:	687b      	ldr	r3, [r7, #4]
10003c26:	2b00      	cmp	r3, #0
10003c28:	d008      	beq.n	10003c3c <metal_bus_register+0x20>
10003c2a:	687b      	ldr	r3, [r7, #4]
10003c2c:	681b      	ldr	r3, [r3, #0]
10003c2e:	2b00      	cmp	r3, #0
10003c30:	d004      	beq.n	10003c3c <metal_bus_register+0x20>
10003c32:	687b      	ldr	r3, [r7, #4]
10003c34:	681b      	ldr	r3, [r3, #0]
10003c36:	781b      	ldrb	r3, [r3, #0]
10003c38:	2b00      	cmp	r3, #0
10003c3a:	d102      	bne.n	10003c42 <metal_bus_register+0x26>
		return -EINVAL;
10003c3c:	f06f 0315 	mvn.w	r3, #21
10003c40:	e026      	b.n	10003c90 <metal_bus_register+0x74>
	if (metal_bus_find(bus->name, NULL) == 0)
10003c42:	687b      	ldr	r3, [r7, #4]
10003c44:	681b      	ldr	r3, [r3, #0]
10003c46:	2100      	movs	r1, #0
10003c48:	4618      	mov	r0, r3
10003c4a:	f000 f82b 	bl	10003ca4 <metal_bus_find>
10003c4e:	4603      	mov	r3, r0
10003c50:	2b00      	cmp	r3, #0
10003c52:	d102      	bne.n	10003c5a <metal_bus_register+0x3e>
		return -EEXIST;
10003c54:	f06f 0310 	mvn.w	r3, #16
10003c58:	e01a      	b.n	10003c90 <metal_bus_register+0x74>
	metal_list_init(&bus->devices);
10003c5a:	687b      	ldr	r3, [r7, #4]
10003c5c:	331c      	adds	r3, #28
10003c5e:	4618      	mov	r0, r3
10003c60:	f7ff ff70 	bl	10003b44 <metal_list_init>
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
10003c64:	687b      	ldr	r3, [r7, #4]
10003c66:	3324      	adds	r3, #36	; 0x24
10003c68:	4619      	mov	r1, r3
10003c6a:	480b      	ldr	r0, [pc, #44]	; (10003c98 <metal_bus_register+0x7c>)
10003c6c:	f7ff ff94 	bl	10003b98 <metal_list_add_tail>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
10003c70:	4b0a      	ldr	r3, [pc, #40]	; (10003c9c <metal_bus_register+0x80>)
10003c72:	781b      	ldrb	r3, [r3, #0]
10003c74:	2b06      	cmp	r3, #6
10003c76:	d90a      	bls.n	10003c8e <metal_bus_register+0x72>
10003c78:	4b08      	ldr	r3, [pc, #32]	; (10003c9c <metal_bus_register+0x80>)
10003c7a:	685b      	ldr	r3, [r3, #4]
10003c7c:	2b00      	cmp	r3, #0
10003c7e:	d006      	beq.n	10003c8e <metal_bus_register+0x72>
10003c80:	4b06      	ldr	r3, [pc, #24]	; (10003c9c <metal_bus_register+0x80>)
10003c82:	685b      	ldr	r3, [r3, #4]
10003c84:	687a      	ldr	r2, [r7, #4]
10003c86:	6812      	ldr	r2, [r2, #0]
10003c88:	4905      	ldr	r1, [pc, #20]	; (10003ca0 <metal_bus_register+0x84>)
10003c8a:	2007      	movs	r0, #7
10003c8c:	4798      	blx	r3
	return 0;
10003c8e:	2300      	movs	r3, #0
}
10003c90:	4618      	mov	r0, r3
10003c92:	3708      	adds	r7, #8
10003c94:	46bd      	mov	sp, r7
10003c96:	bd80      	pop	{r7, pc}
10003c98:	10020f80 	.word	0x10020f80
10003c9c:	10020f78 	.word	0x10020f78
10003ca0:	100073dc 	.word	0x100073dc

10003ca4 <metal_bus_find>:
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
	return 0;
}

int metal_bus_find(const char *name, struct metal_bus **result)
{
10003ca4:	b580      	push	{r7, lr}
10003ca6:	b084      	sub	sp, #16
10003ca8:	af00      	add	r7, sp, #0
10003caa:	6078      	str	r0, [r7, #4]
10003cac:	6039      	str	r1, [r7, #0]
	struct metal_list *node;
	struct metal_bus *bus;

	metal_list_for_each(&_metal.common.bus_list, node) {
10003cae:	4b12      	ldr	r3, [pc, #72]	; (10003cf8 <metal_bus_find+0x54>)
10003cb0:	689b      	ldr	r3, [r3, #8]
10003cb2:	60fb      	str	r3, [r7, #12]
10003cb4:	e016      	b.n	10003ce4 <metal_bus_find+0x40>
		bus = metal_container_of(node, struct metal_bus, node);
10003cb6:	68fb      	ldr	r3, [r7, #12]
10003cb8:	3b24      	subs	r3, #36	; 0x24
10003cba:	60bb      	str	r3, [r7, #8]
		if (strcmp(bus->name, name) == 0 && result) {
10003cbc:	68bb      	ldr	r3, [r7, #8]
10003cbe:	681b      	ldr	r3, [r3, #0]
10003cc0:	6879      	ldr	r1, [r7, #4]
10003cc2:	4618      	mov	r0, r3
10003cc4:	f7fc f9bc 	bl	10000040 <strcmp>
10003cc8:	4603      	mov	r3, r0
10003cca:	2b00      	cmp	r3, #0
10003ccc:	d107      	bne.n	10003cde <metal_bus_find+0x3a>
10003cce:	683b      	ldr	r3, [r7, #0]
10003cd0:	2b00      	cmp	r3, #0
10003cd2:	d004      	beq.n	10003cde <metal_bus_find+0x3a>
			*result = bus;
10003cd4:	683b      	ldr	r3, [r7, #0]
10003cd6:	68ba      	ldr	r2, [r7, #8]
10003cd8:	601a      	str	r2, [r3, #0]
			return 0;
10003cda:	2300      	movs	r3, #0
10003cdc:	e008      	b.n	10003cf0 <metal_bus_find+0x4c>
	metal_list_for_each(&_metal.common.bus_list, node) {
10003cde:	68fb      	ldr	r3, [r7, #12]
10003ce0:	681b      	ldr	r3, [r3, #0]
10003ce2:	60fb      	str	r3, [r7, #12]
10003ce4:	68fb      	ldr	r3, [r7, #12]
10003ce6:	4a05      	ldr	r2, [pc, #20]	; (10003cfc <metal_bus_find+0x58>)
10003ce8:	4293      	cmp	r3, r2
10003cea:	d1e4      	bne.n	10003cb6 <metal_bus_find+0x12>
		}
	}
	return -ENOENT;
10003cec:	f06f 0301 	mvn.w	r3, #1
}
10003cf0:	4618      	mov	r0, r3
10003cf2:	3710      	adds	r7, #16
10003cf4:	46bd      	mov	sp, r7
10003cf6:	bd80      	pop	{r7, pc}
10003cf8:	10020f78 	.word	0x10020f78
10003cfc:	10020f80 	.word	0x10020f80

10003d00 <metal_device_open>:

int metal_device_open(const char *bus_name, const char *dev_name,
		      struct metal_device **device)
{
10003d00:	b580      	push	{r7, lr}
10003d02:	b086      	sub	sp, #24
10003d04:	af00      	add	r7, sp, #0
10003d06:	60f8      	str	r0, [r7, #12]
10003d08:	60b9      	str	r1, [r7, #8]
10003d0a:	607a      	str	r2, [r7, #4]
	struct metal_bus *bus;
	int error;

	if (!bus_name || !strlen(bus_name) ||
10003d0c:	68fb      	ldr	r3, [r7, #12]
10003d0e:	2b00      	cmp	r3, #0
10003d10:	d00d      	beq.n	10003d2e <metal_device_open+0x2e>
10003d12:	68fb      	ldr	r3, [r7, #12]
10003d14:	781b      	ldrb	r3, [r3, #0]
10003d16:	2b00      	cmp	r3, #0
10003d18:	d009      	beq.n	10003d2e <metal_device_open+0x2e>
10003d1a:	68bb      	ldr	r3, [r7, #8]
10003d1c:	2b00      	cmp	r3, #0
10003d1e:	d006      	beq.n	10003d2e <metal_device_open+0x2e>
	    !dev_name || !strlen(dev_name) ||
10003d20:	68bb      	ldr	r3, [r7, #8]
10003d22:	781b      	ldrb	r3, [r3, #0]
10003d24:	2b00      	cmp	r3, #0
10003d26:	d002      	beq.n	10003d2e <metal_device_open+0x2e>
10003d28:	687b      	ldr	r3, [r7, #4]
10003d2a:	2b00      	cmp	r3, #0
10003d2c:	d102      	bne.n	10003d34 <metal_device_open+0x34>
	    !device)
		return -EINVAL;
10003d2e:	f06f 0315 	mvn.w	r3, #21
10003d32:	e01f      	b.n	10003d74 <metal_device_open+0x74>

	error = metal_bus_find(bus_name, &bus);
10003d34:	f107 0310 	add.w	r3, r7, #16
10003d38:	4619      	mov	r1, r3
10003d3a:	68f8      	ldr	r0, [r7, #12]
10003d3c:	f7ff ffb2 	bl	10003ca4 <metal_bus_find>
10003d40:	6178      	str	r0, [r7, #20]
	if (error)
10003d42:	697b      	ldr	r3, [r7, #20]
10003d44:	2b00      	cmp	r3, #0
10003d46:	d001      	beq.n	10003d4c <metal_device_open+0x4c>
		return error;
10003d48:	697b      	ldr	r3, [r7, #20]
10003d4a:	e013      	b.n	10003d74 <metal_device_open+0x74>

	if (!bus->ops.dev_open)
10003d4c:	693b      	ldr	r3, [r7, #16]
10003d4e:	689b      	ldr	r3, [r3, #8]
10003d50:	2b00      	cmp	r3, #0
10003d52:	d102      	bne.n	10003d5a <metal_device_open+0x5a>
		return -ENODEV;
10003d54:	f06f 0312 	mvn.w	r3, #18
10003d58:	e00c      	b.n	10003d74 <metal_device_open+0x74>

	error = (*bus->ops.dev_open)(bus, dev_name, device);
10003d5a:	693b      	ldr	r3, [r7, #16]
10003d5c:	689b      	ldr	r3, [r3, #8]
10003d5e:	6938      	ldr	r0, [r7, #16]
10003d60:	687a      	ldr	r2, [r7, #4]
10003d62:	68b9      	ldr	r1, [r7, #8]
10003d64:	4798      	blx	r3
10003d66:	6178      	str	r0, [r7, #20]
	if (error)
10003d68:	697b      	ldr	r3, [r7, #20]
10003d6a:	2b00      	cmp	r3, #0
10003d6c:	d001      	beq.n	10003d72 <metal_device_open+0x72>
		return error;
10003d6e:	697b      	ldr	r3, [r7, #20]
10003d70:	e000      	b.n	10003d74 <metal_device_open+0x74>

	return 0;
10003d72:	2300      	movs	r3, #0
}
10003d74:	4618      	mov	r0, r3
10003d76:	3718      	adds	r7, #24
10003d78:	46bd      	mov	sp, r7
10003d7a:	bd80      	pop	{r7, pc}

10003d7c <metal_register_generic_device>:
	if (device->bus->ops.dev_close)
		device->bus->ops.dev_close(device->bus, device);
}

int metal_register_generic_device(struct metal_device *device)
{
10003d7c:	b580      	push	{r7, lr}
10003d7e:	b082      	sub	sp, #8
10003d80:	af00      	add	r7, sp, #0
10003d82:	6078      	str	r0, [r7, #4]
	if (!device->name || !strlen(device->name) ||
10003d84:	687b      	ldr	r3, [r7, #4]
10003d86:	681b      	ldr	r3, [r3, #0]
10003d88:	2b00      	cmp	r3, #0
10003d8a:	d008      	beq.n	10003d9e <metal_register_generic_device+0x22>
10003d8c:	687b      	ldr	r3, [r7, #4]
10003d8e:	681b      	ldr	r3, [r3, #0]
10003d90:	781b      	ldrb	r3, [r3, #0]
10003d92:	2b00      	cmp	r3, #0
10003d94:	d003      	beq.n	10003d9e <metal_register_generic_device+0x22>
	    device->num_regions > METAL_MAX_DEVICE_REGIONS)
10003d96:	687b      	ldr	r3, [r7, #4]
10003d98:	689b      	ldr	r3, [r3, #8]
	if (!device->name || !strlen(device->name) ||
10003d9a:	2b02      	cmp	r3, #2
10003d9c:	d902      	bls.n	10003da4 <metal_register_generic_device+0x28>
		return -EINVAL;
10003d9e:	f06f 0315 	mvn.w	r3, #21
10003da2:	e009      	b.n	10003db8 <metal_register_generic_device+0x3c>

	device->bus = &metal_generic_bus;
10003da4:	687b      	ldr	r3, [r7, #4]
10003da6:	4a06      	ldr	r2, [pc, #24]	; (10003dc0 <metal_register_generic_device+0x44>)
10003da8:	605a      	str	r2, [r3, #4]
	metal_list_add_tail(&_metal.common.generic_device_list,
10003daa:	687b      	ldr	r3, [r7, #4]
10003dac:	337c      	adds	r3, #124	; 0x7c
10003dae:	4619      	mov	r1, r3
10003db0:	4804      	ldr	r0, [pc, #16]	; (10003dc4 <metal_register_generic_device+0x48>)
10003db2:	f7ff fef1 	bl	10003b98 <metal_list_add_tail>
			    &device->node);
	return 0;
10003db6:	2300      	movs	r3, #0
}
10003db8:	4618      	mov	r0, r3
10003dba:	3708      	adds	r7, #8
10003dbc:	46bd      	mov	sp, r7
10003dbe:	bd80      	pop	{r7, pc}
10003dc0:	100200a8 	.word	0x100200a8
10003dc4:	10020f90 	.word	0x10020f90

10003dc8 <metal_generic_dev_open>:

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
10003dc8:	b580      	push	{r7, lr}
10003dca:	b086      	sub	sp, #24
10003dcc:	af00      	add	r7, sp, #0
10003dce:	60f8      	str	r0, [r7, #12]
10003dd0:	60b9      	str	r1, [r7, #8]
10003dd2:	607a      	str	r2, [r7, #4]
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
10003dd4:	4b12      	ldr	r3, [pc, #72]	; (10003e20 <metal_generic_dev_open+0x58>)
10003dd6:	699b      	ldr	r3, [r3, #24]
10003dd8:	617b      	str	r3, [r7, #20]
10003dda:	e016      	b.n	10003e0a <metal_generic_dev_open+0x42>
		dev = metal_container_of(node, struct metal_device, node);
10003ddc:	697b      	ldr	r3, [r7, #20]
10003dde:	3b7c      	subs	r3, #124	; 0x7c
10003de0:	613b      	str	r3, [r7, #16]
		if (strcmp(dev->name, dev_name) == 0) {
10003de2:	693b      	ldr	r3, [r7, #16]
10003de4:	681b      	ldr	r3, [r3, #0]
10003de6:	68b9      	ldr	r1, [r7, #8]
10003de8:	4618      	mov	r0, r3
10003dea:	f7fc f929 	bl	10000040 <strcmp>
10003dee:	4603      	mov	r3, r0
10003df0:	2b00      	cmp	r3, #0
10003df2:	d107      	bne.n	10003e04 <metal_generic_dev_open+0x3c>
			*device = dev;
10003df4:	687b      	ldr	r3, [r7, #4]
10003df6:	693a      	ldr	r2, [r7, #16]
10003df8:	601a      	str	r2, [r3, #0]
			return metal_generic_dev_sys_open(dev);
10003dfa:	6938      	ldr	r0, [r7, #16]
10003dfc:	f000 fa31 	bl	10004262 <metal_generic_dev_sys_open>
10003e00:	4603      	mov	r3, r0
10003e02:	e008      	b.n	10003e16 <metal_generic_dev_open+0x4e>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
10003e04:	697b      	ldr	r3, [r7, #20]
10003e06:	681b      	ldr	r3, [r3, #0]
10003e08:	617b      	str	r3, [r7, #20]
10003e0a:	697b      	ldr	r3, [r7, #20]
10003e0c:	4a05      	ldr	r2, [pc, #20]	; (10003e24 <metal_generic_dev_open+0x5c>)
10003e0e:	4293      	cmp	r3, r2
10003e10:	d1e4      	bne.n	10003ddc <metal_generic_dev_open+0x14>
		}
	}

	return -ENODEV;
10003e12:	f06f 0312 	mvn.w	r3, #18
}
10003e16:	4618      	mov	r0, r3
10003e18:	3718      	adds	r7, #24
10003e1a:	46bd      	mov	sp, r7
10003e1c:	bd80      	pop	{r7, pc}
10003e1e:	bf00      	nop
10003e20:	10020f78 	.word	0x10020f78
10003e24:	10020f90 	.word	0x10020f90

10003e28 <metal_generic_dev_dma_map>:
			     struct metal_device *device,
			     uint32_t dir,
			     struct metal_sg *sg_in,
			     int nents_in,
			     struct metal_sg *sg_out)
{
10003e28:	b580      	push	{r7, lr}
10003e2a:	b086      	sub	sp, #24
10003e2c:	af00      	add	r7, sp, #0
10003e2e:	60f8      	str	r0, [r7, #12]
10003e30:	60b9      	str	r1, [r7, #8]
10003e32:	607a      	str	r2, [r7, #4]
10003e34:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;

	if (sg_out != sg_in)
10003e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10003e38:	683b      	ldr	r3, [r7, #0]
10003e3a:	429a      	cmp	r2, r3
10003e3c:	d009      	beq.n	10003e52 <metal_generic_dev_dma_map+0x2a>
		memcpy(sg_out, sg_in, nents_in*(sizeof(struct metal_sg)));
10003e3e:	6a3a      	ldr	r2, [r7, #32]
10003e40:	4613      	mov	r3, r2
10003e42:	005b      	lsls	r3, r3, #1
10003e44:	4413      	add	r3, r2
10003e46:	009b      	lsls	r3, r3, #2
10003e48:	461a      	mov	r2, r3
10003e4a:	6839      	ldr	r1, [r7, #0]
10003e4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
10003e4e:	f002 fbed 	bl	1000662c <memcpy>
	for (i = 0; i < nents_in; i++) {
10003e52:	2300      	movs	r3, #0
10003e54:	617b      	str	r3, [r7, #20]
10003e56:	e02f      	b.n	10003eb8 <metal_generic_dev_dma_map+0x90>
		if (dir == METAL_DMA_DEV_W) {
10003e58:	687b      	ldr	r3, [r7, #4]
10003e5a:	2b02      	cmp	r3, #2
10003e5c:	d114      	bne.n	10003e88 <metal_generic_dev_dma_map+0x60>
			metal_cache_flush(sg_out[i].virt, sg_out[i].len);
10003e5e:	697a      	ldr	r2, [r7, #20]
10003e60:	4613      	mov	r3, r2
10003e62:	005b      	lsls	r3, r3, #1
10003e64:	4413      	add	r3, r2
10003e66:	009b      	lsls	r3, r3, #2
10003e68:	461a      	mov	r2, r3
10003e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003e6c:	4413      	add	r3, r2
10003e6e:	6818      	ldr	r0, [r3, #0]
10003e70:	697a      	ldr	r2, [r7, #20]
10003e72:	4613      	mov	r3, r2
10003e74:	005b      	lsls	r3, r3, #1
10003e76:	4413      	add	r3, r2
10003e78:	009b      	lsls	r3, r3, #2
10003e7a:	461a      	mov	r2, r3
10003e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003e7e:	4413      	add	r3, r2
10003e80:	689b      	ldr	r3, [r3, #8]
10003e82:	4619      	mov	r1, r3
10003e84:	f7ff feaf 	bl	10003be6 <metal_cache_flush>
		}
		metal_cache_invalidate(sg_out[i].virt, sg_out[i].len);
10003e88:	697a      	ldr	r2, [r7, #20]
10003e8a:	4613      	mov	r3, r2
10003e8c:	005b      	lsls	r3, r3, #1
10003e8e:	4413      	add	r3, r2
10003e90:	009b      	lsls	r3, r3, #2
10003e92:	461a      	mov	r2, r3
10003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003e96:	4413      	add	r3, r2
10003e98:	6818      	ldr	r0, [r3, #0]
10003e9a:	697a      	ldr	r2, [r7, #20]
10003e9c:	4613      	mov	r3, r2
10003e9e:	005b      	lsls	r3, r3, #1
10003ea0:	4413      	add	r3, r2
10003ea2:	009b      	lsls	r3, r3, #2
10003ea4:	461a      	mov	r2, r3
10003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003ea8:	4413      	add	r3, r2
10003eaa:	689b      	ldr	r3, [r3, #8]
10003eac:	4619      	mov	r1, r3
10003eae:	f7ff fea7 	bl	10003c00 <metal_cache_invalidate>
	for (i = 0; i < nents_in; i++) {
10003eb2:	697b      	ldr	r3, [r7, #20]
10003eb4:	3301      	adds	r3, #1
10003eb6:	617b      	str	r3, [r7, #20]
10003eb8:	697a      	ldr	r2, [r7, #20]
10003eba:	6a3b      	ldr	r3, [r7, #32]
10003ebc:	429a      	cmp	r2, r3
10003ebe:	dbcb      	blt.n	10003e58 <metal_generic_dev_dma_map+0x30>
	}

	return nents_in;
10003ec0:	6a3b      	ldr	r3, [r7, #32]
}
10003ec2:	4618      	mov	r0, r3
10003ec4:	3718      	adds	r7, #24
10003ec6:	46bd      	mov	sp, r7
10003ec8:	bd80      	pop	{r7, pc}

10003eca <metal_generic_dev_dma_unmap>:
void metal_generic_dev_dma_unmap(struct metal_bus *bus,
				 struct metal_device *device,
				 uint32_t dir,
				 struct metal_sg *sg,
				 int nents)
{
10003eca:	b580      	push	{r7, lr}
10003ecc:	b086      	sub	sp, #24
10003ece:	af00      	add	r7, sp, #0
10003ed0:	60f8      	str	r0, [r7, #12]
10003ed2:	60b9      	str	r1, [r7, #8]
10003ed4:	607a      	str	r2, [r7, #4]
10003ed6:	603b      	str	r3, [r7, #0]
	int i;
	(void)bus;
	(void)device;
	(void)dir;

	for (i = 0; i < nents; i++) {
10003ed8:	2300      	movs	r3, #0
10003eda:	617b      	str	r3, [r7, #20]
10003edc:	e017      	b.n	10003f0e <metal_generic_dev_dma_unmap+0x44>
		metal_cache_invalidate(sg[i].virt, sg[i].len);
10003ede:	697a      	ldr	r2, [r7, #20]
10003ee0:	4613      	mov	r3, r2
10003ee2:	005b      	lsls	r3, r3, #1
10003ee4:	4413      	add	r3, r2
10003ee6:	009b      	lsls	r3, r3, #2
10003ee8:	461a      	mov	r2, r3
10003eea:	683b      	ldr	r3, [r7, #0]
10003eec:	4413      	add	r3, r2
10003eee:	6818      	ldr	r0, [r3, #0]
10003ef0:	697a      	ldr	r2, [r7, #20]
10003ef2:	4613      	mov	r3, r2
10003ef4:	005b      	lsls	r3, r3, #1
10003ef6:	4413      	add	r3, r2
10003ef8:	009b      	lsls	r3, r3, #2
10003efa:	461a      	mov	r2, r3
10003efc:	683b      	ldr	r3, [r7, #0]
10003efe:	4413      	add	r3, r2
10003f00:	689b      	ldr	r3, [r3, #8]
10003f02:	4619      	mov	r1, r3
10003f04:	f7ff fe7c 	bl	10003c00 <metal_cache_invalidate>
	for (i = 0; i < nents; i++) {
10003f08:	697b      	ldr	r3, [r7, #20]
10003f0a:	3301      	adds	r3, #1
10003f0c:	617b      	str	r3, [r7, #20]
10003f0e:	697a      	ldr	r2, [r7, #20]
10003f10:	6a3b      	ldr	r3, [r7, #32]
10003f12:	429a      	cmp	r2, r3
10003f14:	dbe3      	blt.n	10003ede <metal_generic_dev_dma_unmap+0x14>
	}
}
10003f16:	bf00      	nop
10003f18:	bf00      	nop
10003f1a:	3718      	adds	r7, #24
10003f1c:	46bd      	mov	sp, r7
10003f1e:	bd80      	pop	{r7, pc}

10003f20 <metal_list_init>:
{
10003f20:	b480      	push	{r7}
10003f22:	b083      	sub	sp, #12
10003f24:	af00      	add	r7, sp, #0
10003f26:	6078      	str	r0, [r7, #4]
	list->prev = list;
10003f28:	687b      	ldr	r3, [r7, #4]
10003f2a:	687a      	ldr	r2, [r7, #4]
10003f2c:	605a      	str	r2, [r3, #4]
	list->next = list;
10003f2e:	687b      	ldr	r3, [r7, #4]
10003f30:	687a      	ldr	r2, [r7, #4]
10003f32:	601a      	str	r2, [r3, #0]
}
10003f34:	bf00      	nop
10003f36:	370c      	adds	r7, #12
10003f38:	46bd      	mov	sp, r7
10003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
10003f3e:	4770      	bx	lr

10003f40 <metal_init>:

#include <string.h>
#include <metal/sys.h>

int metal_init(const struct metal_init_params *params)
{
10003f40:	b580      	push	{r7, lr}
10003f42:	b084      	sub	sp, #16
10003f44:	af00      	add	r7, sp, #0
10003f46:	6078      	str	r0, [r7, #4]
	int error = 0;
10003f48:	2300      	movs	r3, #0
10003f4a:	60fb      	str	r3, [r7, #12]

	memset(&_metal, 0, sizeof(_metal));
10003f4c:	2220      	movs	r2, #32
10003f4e:	2100      	movs	r1, #0
10003f50:	4810      	ldr	r0, [pc, #64]	; (10003f94 <metal_init+0x54>)
10003f52:	f002 fabc 	bl	100064ce <memset>

	_metal.common.log_handler   = params->log_handler;
10003f56:	687b      	ldr	r3, [r7, #4]
10003f58:	681b      	ldr	r3, [r3, #0]
10003f5a:	4a0e      	ldr	r2, [pc, #56]	; (10003f94 <metal_init+0x54>)
10003f5c:	6053      	str	r3, [r2, #4]
	_metal.common.log_level     = params->log_level;
10003f5e:	687b      	ldr	r3, [r7, #4]
10003f60:	791a      	ldrb	r2, [r3, #4]
10003f62:	4b0c      	ldr	r3, [pc, #48]	; (10003f94 <metal_init+0x54>)
10003f64:	701a      	strb	r2, [r3, #0]

	metal_list_init(&_metal.common.bus_list);
10003f66:	480c      	ldr	r0, [pc, #48]	; (10003f98 <metal_init+0x58>)
10003f68:	f7ff ffda 	bl	10003f20 <metal_list_init>
	metal_list_init(&_metal.common.generic_shmem_list);
10003f6c:	480b      	ldr	r0, [pc, #44]	; (10003f9c <metal_init+0x5c>)
10003f6e:	f7ff ffd7 	bl	10003f20 <metal_list_init>
	metal_list_init(&_metal.common.generic_device_list);
10003f72:	480b      	ldr	r0, [pc, #44]	; (10003fa0 <metal_init+0x60>)
10003f74:	f7ff ffd4 	bl	10003f20 <metal_list_init>

	error = metal_sys_init(params);
10003f78:	6878      	ldr	r0, [r7, #4]
10003f7a:	f000 f999 	bl	100042b0 <metal_sys_init>
10003f7e:	60f8      	str	r0, [r7, #12]
	if (error)
10003f80:	68fb      	ldr	r3, [r7, #12]
10003f82:	2b00      	cmp	r3, #0
10003f84:	d001      	beq.n	10003f8a <metal_init+0x4a>
		return error;
10003f86:	68fb      	ldr	r3, [r7, #12]
10003f88:	e000      	b.n	10003f8c <metal_init+0x4c>

	return error;
10003f8a:	68fb      	ldr	r3, [r7, #12]
}
10003f8c:	4618      	mov	r0, r3
10003f8e:	3710      	adds	r7, #16
10003f90:	46bd      	mov	sp, r7
10003f92:	bd80      	pop	{r7, pc}
10003f94:	10020f78 	.word	0x10020f78
10003f98:	10020f80 	.word	0x10020f80
10003f9c:	10020f88 	.word	0x10020f88
10003fa0:	10020f90 	.word	0x10020f90

10003fa4 <metal_io_virt>:
 * @param[in]	offset	Offset into shared memory segment.
 * @return	NULL if offset is out of range, or pointer to offset.
 */
static inline void *
metal_io_virt(struct metal_io_region *io, unsigned long offset)
{
10003fa4:	b480      	push	{r7}
10003fa6:	b083      	sub	sp, #12
10003fa8:	af00      	add	r7, sp, #0
10003faa:	6078      	str	r0, [r7, #4]
10003fac:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10003fae:	687b      	ldr	r3, [r7, #4]
10003fb0:	681b      	ldr	r3, [r3, #0]
		? (void *)((uintptr_t)io->virt + offset)
		: NULL);
10003fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10003fb6:	d00a      	beq.n	10003fce <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10003fb8:	687b      	ldr	r3, [r7, #4]
10003fba:	689b      	ldr	r3, [r3, #8]
10003fbc:	683a      	ldr	r2, [r7, #0]
10003fbe:	429a      	cmp	r2, r3
10003fc0:	d205      	bcs.n	10003fce <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10003fc2:	687b      	ldr	r3, [r7, #4]
10003fc4:	681b      	ldr	r3, [r3, #0]
10003fc6:	461a      	mov	r2, r3
10003fc8:	683b      	ldr	r3, [r7, #0]
10003fca:	4413      	add	r3, r2
		: NULL);
10003fcc:	e000      	b.n	10003fd0 <metal_io_virt+0x2c>
10003fce:	2300      	movs	r3, #0
}
10003fd0:	4618      	mov	r0, r3
10003fd2:	370c      	adds	r7, #12
10003fd4:	46bd      	mov	sp, r7
10003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
10003fda:	4770      	bx	lr

10003fdc <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
10003fdc:	b5b0      	push	{r4, r5, r7, lr}
10003fde:	b08c      	sub	sp, #48	; 0x30
10003fe0:	af00      	add	r7, sp, #0
10003fe2:	60f8      	str	r0, [r7, #12]
10003fe4:	60b9      	str	r1, [r7, #8]
10003fe6:	607a      	str	r2, [r7, #4]
10003fe8:	603b      	str	r3, [r7, #0]
	const struct metal_io_ops nops = {
10003fea:	f107 0310 	add.w	r3, r7, #16
10003fee:	2220      	movs	r2, #32
10003ff0:	2100      	movs	r1, #0
10003ff2:	4618      	mov	r0, r3
10003ff4:	f002 fa6b 	bl	100064ce <memset>
		NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
	};

	io->virt = virt;
10003ff8:	68fb      	ldr	r3, [r7, #12]
10003ffa:	68ba      	ldr	r2, [r7, #8]
10003ffc:	601a      	str	r2, [r3, #0]
	io->physmap = physmap;
10003ffe:	68fb      	ldr	r3, [r7, #12]
10004000:	687a      	ldr	r2, [r7, #4]
10004002:	605a      	str	r2, [r3, #4]
	io->size = size;
10004004:	68fb      	ldr	r3, [r7, #12]
10004006:	683a      	ldr	r2, [r7, #0]
10004008:	609a      	str	r2, [r3, #8]
	io->page_shift = page_shift;
1000400a:	68fb      	ldr	r3, [r7, #12]
1000400c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
1000400e:	60da      	str	r2, [r3, #12]
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
10004010:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10004012:	2b1f      	cmp	r3, #31
10004014:	d904      	bls.n	10004020 <metal_io_init+0x44>
		/* avoid overflow */
		io->page_mask = -1UL;
10004016:	68fb      	ldr	r3, [r7, #12]
10004018:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1000401c:	611a      	str	r2, [r3, #16]
1000401e:	e006      	b.n	1000402e <metal_io_init+0x52>
	else
		io->page_mask = (1UL << page_shift) - 1UL;
10004020:	2201      	movs	r2, #1
10004022:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10004024:	fa02 f303 	lsl.w	r3, r2, r3
10004028:	1e5a      	subs	r2, r3, #1
1000402a:	68fb      	ldr	r3, [r7, #12]
1000402c:	611a      	str	r2, [r3, #16]
	io->mem_flags = mem_flags;
1000402e:	68fb      	ldr	r3, [r7, #12]
10004030:	6c7a      	ldr	r2, [r7, #68]	; 0x44
10004032:	615a      	str	r2, [r3, #20]
	io->ops = ops ? *ops : nops;
10004034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
10004036:	2b00      	cmp	r3, #0
10004038:	d00b      	beq.n	10004052 <metal_io_init+0x76>
1000403a:	68fb      	ldr	r3, [r7, #12]
1000403c:	6cba      	ldr	r2, [r7, #72]	; 0x48
1000403e:	f103 0418 	add.w	r4, r3, #24
10004042:	4615      	mov	r5, r2
10004044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10004046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10004048:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1000404c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
10004050:	e00a      	b.n	10004068 <metal_io_init+0x8c>
10004052:	68fb      	ldr	r3, [r7, #12]
10004054:	f103 0418 	add.w	r4, r3, #24
10004058:	f107 0510 	add.w	r5, r7, #16
1000405c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1000405e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10004060:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
10004064:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
10004068:	68f8      	ldr	r0, [r7, #12]
1000406a:	f000 f92f 	bl	100042cc <metal_sys_io_mem_map>
}
1000406e:	bf00      	nop
10004070:	3730      	adds	r7, #48	; 0x30
10004072:	46bd      	mov	sp, r7
10004074:	bdb0      	pop	{r4, r5, r7, pc}

10004076 <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
10004076:	b590      	push	{r4, r7, lr}
10004078:	b08b      	sub	sp, #44	; 0x2c
1000407a:	af02      	add	r7, sp, #8
1000407c:	60f8      	str	r0, [r7, #12]
1000407e:	60b9      	str	r1, [r7, #8]
10004080:	607a      	str	r2, [r7, #4]
10004082:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
10004084:	68b9      	ldr	r1, [r7, #8]
10004086:	68f8      	ldr	r0, [r7, #12]
10004088:	f7ff ff8c 	bl	10003fa4 <metal_io_virt>
1000408c:	61f8      	str	r0, [r7, #28]
	unsigned char *dest = dst;
1000408e:	687b      	ldr	r3, [r7, #4]
10004090:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
10004092:	69fb      	ldr	r3, [r7, #28]
10004094:	2b00      	cmp	r3, #0
10004096:	d102      	bne.n	1000409e <metal_io_block_read+0x28>
		return -ERANGE;
10004098:	f06f 0321 	mvn.w	r3, #33	; 0x21
1000409c:	e05c      	b.n	10004158 <metal_io_block_read+0xe2>
	if ((offset + len) > io->size)
1000409e:	683a      	ldr	r2, [r7, #0]
100040a0:	68bb      	ldr	r3, [r7, #8]
100040a2:	441a      	add	r2, r3
100040a4:	68fb      	ldr	r3, [r7, #12]
100040a6:	689b      	ldr	r3, [r3, #8]
100040a8:	429a      	cmp	r2, r3
100040aa:	d904      	bls.n	100040b6 <metal_io_block_read+0x40>
		len = io->size - offset;
100040ac:	68fb      	ldr	r3, [r7, #12]
100040ae:	689a      	ldr	r2, [r3, #8]
100040b0:	68bb      	ldr	r3, [r7, #8]
100040b2:	1ad3      	subs	r3, r2, r3
100040b4:	603b      	str	r3, [r7, #0]
	retlen = len;
100040b6:	683b      	ldr	r3, [r7, #0]
100040b8:	617b      	str	r3, [r7, #20]
	if (io->ops.block_read) {
100040ba:	68fb      	ldr	r3, [r7, #12]
100040bc:	6a1b      	ldr	r3, [r3, #32]
100040be:	2b00      	cmp	r3, #0
100040c0:	d00a      	beq.n	100040d8 <metal_io_block_read+0x62>
		retlen = (*io->ops.block_read)(
100040c2:	68fb      	ldr	r3, [r7, #12]
100040c4:	6a1c      	ldr	r4, [r3, #32]
100040c6:	683b      	ldr	r3, [r7, #0]
100040c8:	9300      	str	r3, [sp, #0]
100040ca:	2305      	movs	r3, #5
100040cc:	687a      	ldr	r2, [r7, #4]
100040ce:	68b9      	ldr	r1, [r7, #8]
100040d0:	68f8      	ldr	r0, [r7, #12]
100040d2:	47a0      	blx	r4
100040d4:	6178      	str	r0, [r7, #20]
100040d6:	e03e      	b.n	10004156 <metal_io_block_read+0xe0>
			io, offset, dst, memory_order_seq_cst, len);
	} else {
		atomic_thread_fence(memory_order_seq_cst);
100040d8:	f3bf 8f5b 	dmb	ish
		while ( len && (
100040dc:	e00c      	b.n	100040f8 <metal_io_block_read+0x82>
			((uintptr_t)dest % sizeof(int)) ||
			((uintptr_t)ptr % sizeof(int)))) {
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
100040de:	69fb      	ldr	r3, [r7, #28]
100040e0:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
100040e2:	69bb      	ldr	r3, [r7, #24]
100040e4:	701a      	strb	r2, [r3, #0]
			dest++;
100040e6:	69bb      	ldr	r3, [r7, #24]
100040e8:	3301      	adds	r3, #1
100040ea:	61bb      	str	r3, [r7, #24]
			ptr++;
100040ec:	69fb      	ldr	r3, [r7, #28]
100040ee:	3301      	adds	r3, #1
100040f0:	61fb      	str	r3, [r7, #28]
			len--;
100040f2:	683b      	ldr	r3, [r7, #0]
100040f4:	3b01      	subs	r3, #1
100040f6:	603b      	str	r3, [r7, #0]
		while ( len && (
100040f8:	683b      	ldr	r3, [r7, #0]
100040fa:	2b00      	cmp	r3, #0
100040fc:	d017      	beq.n	1000412e <metal_io_block_read+0xb8>
			((uintptr_t)dest % sizeof(int)) ||
100040fe:	69bb      	ldr	r3, [r7, #24]
10004100:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
10004104:	2b00      	cmp	r3, #0
10004106:	d1ea      	bne.n	100040de <metal_io_block_read+0x68>
			((uintptr_t)ptr % sizeof(int)))) {
10004108:	69fb      	ldr	r3, [r7, #28]
1000410a:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)dest % sizeof(int)) ||
1000410e:	2b00      	cmp	r3, #0
10004110:	d1e5      	bne.n	100040de <metal_io_block_read+0x68>
		}
		for (; len >= (int)sizeof(int); dest += sizeof(int),
10004112:	e00c      	b.n	1000412e <metal_io_block_read+0xb8>
					ptr += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)dest = *(const unsigned int *)ptr;
10004114:	69fb      	ldr	r3, [r7, #28]
10004116:	681a      	ldr	r2, [r3, #0]
10004118:	69bb      	ldr	r3, [r7, #24]
1000411a:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000411c:	69bb      	ldr	r3, [r7, #24]
1000411e:	3304      	adds	r3, #4
10004120:	61bb      	str	r3, [r7, #24]
					ptr += sizeof(int),
10004122:	69fb      	ldr	r3, [r7, #28]
10004124:	3304      	adds	r3, #4
10004126:	61fb      	str	r3, [r7, #28]
					len -= sizeof(int))
10004128:	683b      	ldr	r3, [r7, #0]
1000412a:	3b04      	subs	r3, #4
1000412c:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); dest += sizeof(int),
1000412e:	683b      	ldr	r3, [r7, #0]
10004130:	2b03      	cmp	r3, #3
10004132:	dcef      	bgt.n	10004114 <metal_io_block_read+0x9e>
		for (; len != 0; dest++, ptr++, len--)
10004134:	e00c      	b.n	10004150 <metal_io_block_read+0xda>
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
10004136:	69fb      	ldr	r3, [r7, #28]
10004138:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)dest =
1000413a:	69bb      	ldr	r3, [r7, #24]
1000413c:	701a      	strb	r2, [r3, #0]
		for (; len != 0; dest++, ptr++, len--)
1000413e:	69bb      	ldr	r3, [r7, #24]
10004140:	3301      	adds	r3, #1
10004142:	61bb      	str	r3, [r7, #24]
10004144:	69fb      	ldr	r3, [r7, #28]
10004146:	3301      	adds	r3, #1
10004148:	61fb      	str	r3, [r7, #28]
1000414a:	683b      	ldr	r3, [r7, #0]
1000414c:	3b01      	subs	r3, #1
1000414e:	603b      	str	r3, [r7, #0]
10004150:	683b      	ldr	r3, [r7, #0]
10004152:	2b00      	cmp	r3, #0
10004154:	d1ef      	bne.n	10004136 <metal_io_block_read+0xc0>
	}
	return retlen;
10004156:	697b      	ldr	r3, [r7, #20]
}
10004158:	4618      	mov	r0, r3
1000415a:	3724      	adds	r7, #36	; 0x24
1000415c:	46bd      	mov	sp, r7
1000415e:	bd90      	pop	{r4, r7, pc}

10004160 <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
10004160:	b590      	push	{r4, r7, lr}
10004162:	b08b      	sub	sp, #44	; 0x2c
10004164:	af02      	add	r7, sp, #8
10004166:	60f8      	str	r0, [r7, #12]
10004168:	60b9      	str	r1, [r7, #8]
1000416a:	607a      	str	r2, [r7, #4]
1000416c:	603b      	str	r3, [r7, #0]
	unsigned char *ptr = metal_io_virt(io, offset);
1000416e:	68b9      	ldr	r1, [r7, #8]
10004170:	68f8      	ldr	r0, [r7, #12]
10004172:	f7ff ff17 	bl	10003fa4 <metal_io_virt>
10004176:	61f8      	str	r0, [r7, #28]
	const unsigned char *source = src;
10004178:	687b      	ldr	r3, [r7, #4]
1000417a:	61bb      	str	r3, [r7, #24]
	int retlen;

	if (!ptr)
1000417c:	69fb      	ldr	r3, [r7, #28]
1000417e:	2b00      	cmp	r3, #0
10004180:	d102      	bne.n	10004188 <metal_io_block_write+0x28>
		return -ERANGE;
10004182:	f06f 0321 	mvn.w	r3, #33	; 0x21
10004186:	e05b      	b.n	10004240 <metal_io_block_write+0xe0>
	if ((offset + len) > io->size)
10004188:	683a      	ldr	r2, [r7, #0]
1000418a:	68bb      	ldr	r3, [r7, #8]
1000418c:	441a      	add	r2, r3
1000418e:	68fb      	ldr	r3, [r7, #12]
10004190:	689b      	ldr	r3, [r3, #8]
10004192:	429a      	cmp	r2, r3
10004194:	d904      	bls.n	100041a0 <metal_io_block_write+0x40>
		len = io->size - offset;
10004196:	68fb      	ldr	r3, [r7, #12]
10004198:	689a      	ldr	r2, [r3, #8]
1000419a:	68bb      	ldr	r3, [r7, #8]
1000419c:	1ad3      	subs	r3, r2, r3
1000419e:	603b      	str	r3, [r7, #0]
	retlen = len;
100041a0:	683b      	ldr	r3, [r7, #0]
100041a2:	617b      	str	r3, [r7, #20]
	if (io->ops.block_write) {
100041a4:	68fb      	ldr	r3, [r7, #12]
100041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100041a8:	2b00      	cmp	r3, #0
100041aa:	d017      	beq.n	100041dc <metal_io_block_write+0x7c>
		retlen = (*io->ops.block_write)(
100041ac:	68fb      	ldr	r3, [r7, #12]
100041ae:	6a5c      	ldr	r4, [r3, #36]	; 0x24
100041b0:	683b      	ldr	r3, [r7, #0]
100041b2:	9300      	str	r3, [sp, #0]
100041b4:	2305      	movs	r3, #5
100041b6:	687a      	ldr	r2, [r7, #4]
100041b8:	68b9      	ldr	r1, [r7, #8]
100041ba:	68f8      	ldr	r0, [r7, #12]
100041bc:	47a0      	blx	r4
100041be:	6178      	str	r0, [r7, #20]
100041c0:	e03d      	b.n	1000423e <metal_io_block_write+0xde>
	} else {
		while ( len && (
			((uintptr_t)ptr % sizeof(int)) ||
			((uintptr_t)source % sizeof(int)))) {
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
100041c2:	69bb      	ldr	r3, [r7, #24]
100041c4:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
100041c6:	69fb      	ldr	r3, [r7, #28]
100041c8:	701a      	strb	r2, [r3, #0]
			ptr++;
100041ca:	69fb      	ldr	r3, [r7, #28]
100041cc:	3301      	adds	r3, #1
100041ce:	61fb      	str	r3, [r7, #28]
			source++;
100041d0:	69bb      	ldr	r3, [r7, #24]
100041d2:	3301      	adds	r3, #1
100041d4:	61bb      	str	r3, [r7, #24]
			len--;
100041d6:	683b      	ldr	r3, [r7, #0]
100041d8:	3b01      	subs	r3, #1
100041da:	603b      	str	r3, [r7, #0]
		while ( len && (
100041dc:	683b      	ldr	r3, [r7, #0]
100041de:	2b00      	cmp	r3, #0
100041e0:	d017      	beq.n	10004212 <metal_io_block_write+0xb2>
			((uintptr_t)ptr % sizeof(int)) ||
100041e2:	69fb      	ldr	r3, [r7, #28]
100041e4:	f003 0303 	and.w	r3, r3, #3
		while ( len && (
100041e8:	2b00      	cmp	r3, #0
100041ea:	d1ea      	bne.n	100041c2 <metal_io_block_write+0x62>
			((uintptr_t)source % sizeof(int)))) {
100041ec:	69bb      	ldr	r3, [r7, #24]
100041ee:	f003 0303 	and.w	r3, r3, #3
			((uintptr_t)ptr % sizeof(int)) ||
100041f2:	2b00      	cmp	r3, #0
100041f4:	d1e5      	bne.n	100041c2 <metal_io_block_write+0x62>
		}
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
100041f6:	e00c      	b.n	10004212 <metal_io_block_write+0xb2>
					source += sizeof(int),
					len -= sizeof(int))
			*(unsigned int *)ptr = *(const unsigned int *)source;
100041f8:	69bb      	ldr	r3, [r7, #24]
100041fa:	681a      	ldr	r2, [r3, #0]
100041fc:	69fb      	ldr	r3, [r7, #28]
100041fe:	601a      	str	r2, [r3, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
10004200:	69fb      	ldr	r3, [r7, #28]
10004202:	3304      	adds	r3, #4
10004204:	61fb      	str	r3, [r7, #28]
					source += sizeof(int),
10004206:	69bb      	ldr	r3, [r7, #24]
10004208:	3304      	adds	r3, #4
1000420a:	61bb      	str	r3, [r7, #24]
					len -= sizeof(int))
1000420c:	683b      	ldr	r3, [r7, #0]
1000420e:	3b04      	subs	r3, #4
10004210:	603b      	str	r3, [r7, #0]
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
10004212:	683b      	ldr	r3, [r7, #0]
10004214:	2b03      	cmp	r3, #3
10004216:	dcef      	bgt.n	100041f8 <metal_io_block_write+0x98>
		for (; len != 0; ptr++, source++, len--)
10004218:	e00c      	b.n	10004234 <metal_io_block_write+0xd4>
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
1000421a:	69bb      	ldr	r3, [r7, #24]
1000421c:	781a      	ldrb	r2, [r3, #0]
			*(unsigned char *)ptr =
1000421e:	69fb      	ldr	r3, [r7, #28]
10004220:	701a      	strb	r2, [r3, #0]
		for (; len != 0; ptr++, source++, len--)
10004222:	69fb      	ldr	r3, [r7, #28]
10004224:	3301      	adds	r3, #1
10004226:	61fb      	str	r3, [r7, #28]
10004228:	69bb      	ldr	r3, [r7, #24]
1000422a:	3301      	adds	r3, #1
1000422c:	61bb      	str	r3, [r7, #24]
1000422e:	683b      	ldr	r3, [r7, #0]
10004230:	3b01      	subs	r3, #1
10004232:	603b      	str	r3, [r7, #0]
10004234:	683b      	ldr	r3, [r7, #0]
10004236:	2b00      	cmp	r3, #0
10004238:	d1ef      	bne.n	1000421a <metal_io_block_write+0xba>
		atomic_thread_fence(memory_order_seq_cst);
1000423a:	f3bf 8f5b 	dmb	ish
	}
	return retlen;
1000423e:	697b      	ldr	r3, [r7, #20]
}
10004240:	4618      	mov	r0, r3
10004242:	3724      	adds	r7, #36	; 0x24
10004244:	46bd      	mov	sp, r7
10004246:	bd90      	pop	{r4, r7, pc}

10004248 <metal_default_log_handler>:
#include <metal/log.h>
#include <metal/sys.h>

void metal_default_log_handler(enum metal_log_level level,
			       const char *format, ...)
{
10004248:	b40e      	push	{r1, r2, r3}
1000424a:	b480      	push	{r7}
1000424c:	b082      	sub	sp, #8
1000424e:	af00      	add	r7, sp, #0
10004250:	4603      	mov	r3, r0
10004252:	71fb      	strb	r3, [r7, #7]
	fprintf(stderr, "%s%s", level_strs[level], msg);
#else
	(void)level;
	(void)format;
#endif
}
10004254:	bf00      	nop
10004256:	3708      	adds	r7, #8
10004258:	46bd      	mov	sp, r7
1000425a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000425e:	b003      	add	sp, #12
10004260:	4770      	bx	lr

10004262 <metal_generic_dev_sys_open>:
#include <metal/io.h>
#include <metal/sys.h>
#include <metal/utilities.h>

int metal_generic_dev_sys_open(struct metal_device *dev)
{
10004262:	b580      	push	{r7, lr}
10004264:	b084      	sub	sp, #16
10004266:	af00      	add	r7, sp, #0
10004268:	6078      	str	r0, [r7, #4]
	struct metal_io_region *io;
	unsigned int i;

	/* map I/O memory regions */
	for (i = 0; i < dev->num_regions; i++) {
1000426a:	2300      	movs	r3, #0
1000426c:	60fb      	str	r3, [r7, #12]
1000426e:	e013      	b.n	10004298 <metal_generic_dev_sys_open+0x36>
		io = &dev->regions[i];
10004270:	68fa      	ldr	r2, [r7, #12]
10004272:	4613      	mov	r3, r2
10004274:	00db      	lsls	r3, r3, #3
10004276:	1a9b      	subs	r3, r3, r2
10004278:	00db      	lsls	r3, r3, #3
1000427a:	3308      	adds	r3, #8
1000427c:	687a      	ldr	r2, [r7, #4]
1000427e:	4413      	add	r3, r2
10004280:	3304      	adds	r3, #4
10004282:	60bb      	str	r3, [r7, #8]
		if (!io->size)
10004284:	68bb      	ldr	r3, [r7, #8]
10004286:	689b      	ldr	r3, [r3, #8]
10004288:	2b00      	cmp	r3, #0
1000428a:	d00b      	beq.n	100042a4 <metal_generic_dev_sys_open+0x42>
			break;
		metal_sys_io_mem_map(io);
1000428c:	68b8      	ldr	r0, [r7, #8]
1000428e:	f000 f81d 	bl	100042cc <metal_sys_io_mem_map>
	for (i = 0; i < dev->num_regions; i++) {
10004292:	68fb      	ldr	r3, [r7, #12]
10004294:	3301      	adds	r3, #1
10004296:	60fb      	str	r3, [r7, #12]
10004298:	687b      	ldr	r3, [r7, #4]
1000429a:	689b      	ldr	r3, [r3, #8]
1000429c:	68fa      	ldr	r2, [r7, #12]
1000429e:	429a      	cmp	r2, r3
100042a0:	d3e6      	bcc.n	10004270 <metal_generic_dev_sys_open+0xe>
100042a2:	e000      	b.n	100042a6 <metal_generic_dev_sys_open+0x44>
			break;
100042a4:	bf00      	nop
	}

	return 0;
100042a6:	2300      	movs	r3, #0
}
100042a8:	4618      	mov	r0, r3
100042aa:	3710      	adds	r7, #16
100042ac:	46bd      	mov	sp, r7
100042ae:	bd80      	pop	{r7, pc}

100042b0 <metal_sys_init>:
#include <metal/device.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
100042b0:	b580      	push	{r7, lr}
100042b2:	b082      	sub	sp, #8
100042b4:	af00      	add	r7, sp, #0
100042b6:	6078      	str	r0, [r7, #4]
	metal_unused(params);
	metal_bus_register(&metal_generic_bus);
100042b8:	4803      	ldr	r0, [pc, #12]	; (100042c8 <metal_sys_init+0x18>)
100042ba:	f7ff fcaf 	bl	10003c1c <metal_bus_register>
	return 0;
100042be:	2300      	movs	r3, #0
}
100042c0:	4618      	mov	r0, r3
100042c2:	3708      	adds	r7, #8
100042c4:	46bd      	mov	sp, r7
100042c6:	bd80      	pop	{r7, pc}
100042c8:	100200a8 	.word	0x100200a8

100042cc <metal_sys_io_mem_map>:
 */

#include <metal/io.h>

void metal_sys_io_mem_map(struct metal_io_region *io)
{
100042cc:	b580      	push	{r7, lr}
100042ce:	b086      	sub	sp, #24
100042d0:	af00      	add	r7, sp, #0
100042d2:	6078      	str	r0, [r7, #4]
	unsigned long p;
	size_t psize;
	size_t *va;

	va = io->virt;
100042d4:	687b      	ldr	r3, [r7, #4]
100042d6:	681b      	ldr	r3, [r3, #0]
100042d8:	60fb      	str	r3, [r7, #12]
	psize = (size_t)io->size;
100042da:	687b      	ldr	r3, [r7, #4]
100042dc:	689b      	ldr	r3, [r3, #8]
100042de:	613b      	str	r3, [r7, #16]
	if (psize) {
100042e0:	693b      	ldr	r3, [r7, #16]
100042e2:	2b00      	cmp	r3, #0
100042e4:	d02c      	beq.n	10004340 <metal_sys_io_mem_map+0x74>
		if (psize >> io->page_shift)
100042e6:	687b      	ldr	r3, [r7, #4]
100042e8:	68db      	ldr	r3, [r3, #12]
100042ea:	693a      	ldr	r2, [r7, #16]
100042ec:	fa22 f303 	lsr.w	r3, r2, r3
100042f0:	2b00      	cmp	r3, #0
100042f2:	d005      	beq.n	10004300 <metal_sys_io_mem_map+0x34>
			psize = (size_t)1 << io->page_shift;
100042f4:	687b      	ldr	r3, [r7, #4]
100042f6:	68db      	ldr	r3, [r3, #12]
100042f8:	2201      	movs	r2, #1
100042fa:	fa02 f303 	lsl.w	r3, r2, r3
100042fe:	613b      	str	r3, [r7, #16]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10004300:	2300      	movs	r3, #0
10004302:	617b      	str	r3, [r7, #20]
10004304:	e013      	b.n	1000432e <metal_sys_io_mem_map+0x62>
			metal_machine_io_mem_map(va, io->physmap[p],
10004306:	687b      	ldr	r3, [r7, #4]
10004308:	685a      	ldr	r2, [r3, #4]
1000430a:	697b      	ldr	r3, [r7, #20]
1000430c:	009b      	lsls	r3, r3, #2
1000430e:	4413      	add	r3, r2
10004310:	6819      	ldr	r1, [r3, #0]
10004312:	687b      	ldr	r3, [r7, #4]
10004314:	695b      	ldr	r3, [r3, #20]
10004316:	693a      	ldr	r2, [r7, #16]
10004318:	68f8      	ldr	r0, [r7, #12]
1000431a:	f000 f82b 	bl	10004374 <metal_machine_io_mem_map>
						 psize, io->mem_flags);
			va += psize;
1000431e:	693b      	ldr	r3, [r7, #16]
10004320:	009b      	lsls	r3, r3, #2
10004322:	68fa      	ldr	r2, [r7, #12]
10004324:	4413      	add	r3, r2
10004326:	60fb      	str	r3, [r7, #12]
		for (p = 0; p <= (io->size >> io->page_shift); p++) {
10004328:	697b      	ldr	r3, [r7, #20]
1000432a:	3301      	adds	r3, #1
1000432c:	617b      	str	r3, [r7, #20]
1000432e:	687b      	ldr	r3, [r7, #4]
10004330:	689a      	ldr	r2, [r3, #8]
10004332:	687b      	ldr	r3, [r7, #4]
10004334:	68db      	ldr	r3, [r3, #12]
10004336:	fa22 f303 	lsr.w	r3, r2, r3
1000433a:	697a      	ldr	r2, [r7, #20]
1000433c:	429a      	cmp	r2, r3
1000433e:	d9e2      	bls.n	10004306 <metal_sys_io_mem_map+0x3a>
		}
	}
}
10004340:	bf00      	nop
10004342:	3718      	adds	r7, #24
10004344:	46bd      	mov	sp, r7
10004346:	bd80      	pop	{r7, pc}

10004348 <metal_machine_cache_flush>:

	/* Add implementation here */
}

void metal_machine_cache_flush(void *addr, unsigned int len)
{
10004348:	b480      	push	{r7}
1000434a:	b083      	sub	sp, #12
1000434c:	af00      	add	r7, sp, #0
1000434e:	6078      	str	r0, [r7, #4]
10004350:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
10004352:	bf00      	nop
10004354:	370c      	adds	r7, #12
10004356:	46bd      	mov	sp, r7
10004358:	f85d 7b04 	ldr.w	r7, [sp], #4
1000435c:	4770      	bx	lr

1000435e <metal_machine_cache_invalidate>:

void metal_machine_cache_invalidate(void *addr, unsigned int len)
{
1000435e:	b480      	push	{r7}
10004360:	b083      	sub	sp, #12
10004362:	af00      	add	r7, sp, #0
10004364:	6078      	str	r0, [r7, #4]
10004366:	6039      	str	r1, [r7, #0]
	metal_unused(addr);
	metal_unused(len);

	/* Add implementation here */
}
10004368:	bf00      	nop
1000436a:	370c      	adds	r7, #12
1000436c:	46bd      	mov	sp, r7
1000436e:	f85d 7b04 	ldr.w	r7, [sp], #4
10004372:	4770      	bx	lr

10004374 <metal_machine_io_mem_map>:
	/* Add implementation here */
}

void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
			       size_t size, unsigned int flags)
{
10004374:	b480      	push	{r7}
10004376:	b085      	sub	sp, #20
10004378:	af00      	add	r7, sp, #0
1000437a:	60f8      	str	r0, [r7, #12]
1000437c:	60b9      	str	r1, [r7, #8]
1000437e:	607a      	str	r2, [r7, #4]
10004380:	603b      	str	r3, [r7, #0]
	metal_unused(size);
	metal_unused(flags);

	/* Add implementation here */

	return va;
10004382:	68fb      	ldr	r3, [r7, #12]
}
10004384:	4618      	mov	r0, r3
10004386:	3714      	adds	r7, #20
10004388:	46bd      	mov	sp, r7
1000438a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000438e:	4770      	bx	lr

10004390 <metal_io_virt>:
{
10004390:	b480      	push	{r7}
10004392:	b083      	sub	sp, #12
10004394:	af00      	add	r7, sp, #0
10004396:	6078      	str	r0, [r7, #4]
10004398:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
1000439a:	687b      	ldr	r3, [r7, #4]
1000439c:	681b      	ldr	r3, [r3, #0]
		: NULL);
1000439e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
100043a2:	d00a      	beq.n	100043ba <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
100043a4:	687b      	ldr	r3, [r7, #4]
100043a6:	689b      	ldr	r3, [r3, #8]
100043a8:	683a      	ldr	r2, [r7, #0]
100043aa:	429a      	cmp	r2, r3
100043ac:	d205      	bcs.n	100043ba <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
100043ae:	687b      	ldr	r3, [r7, #4]
100043b0:	681b      	ldr	r3, [r3, #0]
100043b2:	461a      	mov	r2, r3
100043b4:	683b      	ldr	r3, [r7, #0]
100043b6:	4413      	add	r3, r2
		: NULL);
100043b8:	e000      	b.n	100043bc <metal_io_virt+0x2c>
100043ba:	2300      	movs	r3, #0
}
100043bc:	4618      	mov	r0, r3
100043be:	370c      	adds	r7, #12
100043c0:	46bd      	mov	sp, r7
100043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
100043c6:	4770      	bx	lr

100043c8 <metal_io_virt_to_offset>:
 * @param[in]	virt	Virtual address within segment.
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
100043c8:	b480      	push	{r7}
100043ca:	b085      	sub	sp, #20
100043cc:	af00      	add	r7, sp, #0
100043ce:	6078      	str	r0, [r7, #4]
100043d0:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
100043d2:	683b      	ldr	r3, [r7, #0]
100043d4:	687a      	ldr	r2, [r7, #4]
100043d6:	6812      	ldr	r2, [r2, #0]
100043d8:	1a9b      	subs	r3, r3, r2
100043da:	60fb      	str	r3, [r7, #12]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
100043dc:	687b      	ldr	r3, [r7, #4]
100043de:	689b      	ldr	r3, [r3, #8]
100043e0:	68fa      	ldr	r2, [r7, #12]
100043e2:	429a      	cmp	r2, r3
100043e4:	d201      	bcs.n	100043ea <metal_io_virt_to_offset+0x22>
100043e6:	68fb      	ldr	r3, [r7, #12]
100043e8:	e001      	b.n	100043ee <metal_io_virt_to_offset+0x26>
100043ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
100043ee:	4618      	mov	r0, r3
100043f0:	3714      	adds	r7, #20
100043f2:	46bd      	mov	sp, r7
100043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
100043f8:	4770      	bx	lr
	...

100043fc <metal_io_read>:
 * @return	Value.
 */
static inline uint64_t
metal_io_read(struct metal_io_region *io, unsigned long offset,
	      memory_order order, int width)
{
100043fc:	b5b0      	push	{r4, r5, r7, lr}
100043fe:	b08c      	sub	sp, #48	; 0x30
10004400:	af00      	add	r7, sp, #0
10004402:	60f8      	str	r0, [r7, #12]
10004404:	60b9      	str	r1, [r7, #8]
10004406:	603b      	str	r3, [r7, #0]
10004408:	4613      	mov	r3, r2
1000440a:	71fb      	strb	r3, [r7, #7]
	void *ptr = metal_io_virt(io, offset);
1000440c:	68b9      	ldr	r1, [r7, #8]
1000440e:	68f8      	ldr	r0, [r7, #12]
10004410:	f7ff ffbe 	bl	10004390 <metal_io_virt>
10004414:	62f8      	str	r0, [r7, #44]	; 0x2c

	if (io->ops.read)
10004416:	68fb      	ldr	r3, [r7, #12]
10004418:	699b      	ldr	r3, [r3, #24]
1000441a:	2b00      	cmp	r3, #0
1000441c:	d009      	beq.n	10004432 <metal_io_read+0x36>
		return (*io->ops.read)(io, offset, order, width);
1000441e:	68fb      	ldr	r3, [r7, #12]
10004420:	699c      	ldr	r4, [r3, #24]
10004422:	79fa      	ldrb	r2, [r7, #7]
10004424:	683b      	ldr	r3, [r7, #0]
10004426:	68b9      	ldr	r1, [r7, #8]
10004428:	68f8      	ldr	r0, [r7, #12]
1000442a:	47a0      	blx	r4
1000442c:	4604      	mov	r4, r0
1000442e:	460d      	mov	r5, r1
10004430:	e059      	b.n	100044e6 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uchar) == width)
10004432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10004434:	2b00      	cmp	r3, #0
10004436:	d012      	beq.n	1000445e <metal_io_read+0x62>
10004438:	683b      	ldr	r3, [r7, #0]
1000443a:	2b01      	cmp	r3, #1
1000443c:	d10f      	bne.n	1000445e <metal_io_read+0x62>
		return atomic_load_explicit((atomic_uchar *)ptr, order);
1000443e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10004440:	62bb      	str	r3, [r7, #40]	; 0x28
10004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
10004444:	f3bf 8f5b 	dmb	ish
10004448:	781b      	ldrb	r3, [r3, #0]
1000444a:	f3bf 8f5b 	dmb	ish
1000444e:	b2db      	uxtb	r3, r3
10004450:	76fb      	strb	r3, [r7, #27]
10004452:	7efb      	ldrb	r3, [r7, #27]
10004454:	b2db      	uxtb	r3, r3
10004456:	2200      	movs	r2, #0
10004458:	461c      	mov	r4, r3
1000445a:	4615      	mov	r5, r2
1000445c:	e043      	b.n	100044e6 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ushort) == width)
1000445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10004460:	2b00      	cmp	r3, #0
10004462:	d012      	beq.n	1000448a <metal_io_read+0x8e>
10004464:	683b      	ldr	r3, [r7, #0]
10004466:	2b02      	cmp	r3, #2
10004468:	d10f      	bne.n	1000448a <metal_io_read+0x8e>
		return atomic_load_explicit((atomic_ushort *)ptr, order);
1000446a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000446c:	627b      	str	r3, [r7, #36]	; 0x24
1000446e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10004470:	f3bf 8f5b 	dmb	ish
10004474:	881b      	ldrh	r3, [r3, #0]
10004476:	f3bf 8f5b 	dmb	ish
1000447a:	b29b      	uxth	r3, r3
1000447c:	833b      	strh	r3, [r7, #24]
1000447e:	8b3b      	ldrh	r3, [r7, #24]
10004480:	b29b      	uxth	r3, r3
10004482:	2200      	movs	r2, #0
10004484:	461c      	mov	r4, r3
10004486:	4615      	mov	r5, r2
10004488:	e02d      	b.n	100044e6 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_uint) == width)
1000448a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000448c:	2b00      	cmp	r3, #0
1000448e:	d010      	beq.n	100044b2 <metal_io_read+0xb6>
10004490:	683b      	ldr	r3, [r7, #0]
10004492:	2b04      	cmp	r3, #4
10004494:	d10d      	bne.n	100044b2 <metal_io_read+0xb6>
		return atomic_load_explicit((atomic_uint *)ptr, order);
10004496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10004498:	623b      	str	r3, [r7, #32]
1000449a:	6a3b      	ldr	r3, [r7, #32]
1000449c:	f3bf 8f5b 	dmb	ish
100044a0:	681b      	ldr	r3, [r3, #0]
100044a2:	f3bf 8f5b 	dmb	ish
100044a6:	617b      	str	r3, [r7, #20]
100044a8:	697b      	ldr	r3, [r7, #20]
100044aa:	2200      	movs	r2, #0
100044ac:	461c      	mov	r4, r3
100044ae:	4615      	mov	r5, r2
100044b0:	e019      	b.n	100044e6 <metal_io_read+0xea>
	else if (ptr && sizeof(atomic_ulong) == width)
100044b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100044b4:	2b00      	cmp	r3, #0
100044b6:	d010      	beq.n	100044da <metal_io_read+0xde>
100044b8:	683b      	ldr	r3, [r7, #0]
100044ba:	2b04      	cmp	r3, #4
100044bc:	d10d      	bne.n	100044da <metal_io_read+0xde>
		return atomic_load_explicit((atomic_ulong *)ptr, order);
100044be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100044c0:	61fb      	str	r3, [r7, #28]
100044c2:	69fb      	ldr	r3, [r7, #28]
100044c4:	f3bf 8f5b 	dmb	ish
100044c8:	681b      	ldr	r3, [r3, #0]
100044ca:	f3bf 8f5b 	dmb	ish
100044ce:	613b      	str	r3, [r7, #16]
100044d0:	693b      	ldr	r3, [r7, #16]
100044d2:	2200      	movs	r2, #0
100044d4:	461c      	mov	r4, r3
100044d6:	4615      	mov	r5, r2
100044d8:	e005      	b.n	100044e6 <metal_io_read+0xea>
#ifndef NO_ATOMIC_64_SUPPORT
	else if (ptr && sizeof(atomic_ullong) == width)
		return atomic_load_explicit((atomic_ullong *)ptr, order);
#endif
	metal_assert(0);
100044da:	4b06      	ldr	r3, [pc, #24]	; (100044f4 <metal_io_read+0xf8>)
100044dc:	4a06      	ldr	r2, [pc, #24]	; (100044f8 <metal_io_read+0xfc>)
100044de:	21fe      	movs	r1, #254	; 0xfe
100044e0:	4806      	ldr	r0, [pc, #24]	; (100044fc <metal_io_read+0x100>)
100044e2:	f001 fe03 	bl	100060ec <__assert_func>
	return 0; /* quiet compiler */
}
100044e6:	4622      	mov	r2, r4
100044e8:	462b      	mov	r3, r5
100044ea:	4610      	mov	r0, r2
100044ec:	4619      	mov	r1, r3
100044ee:	3730      	adds	r7, #48	; 0x30
100044f0:	46bd      	mov	sp, r7
100044f2:	bdb0      	pop	{r4, r5, r7, pc}
100044f4:	1000747c 	.word	0x1000747c
100044f8:	1000768c 	.word	0x1000768c
100044fc:	10007480 	.word	0x10007480

10004500 <metal_allocate_memory>:
#ifdef __cplusplus
extern "C" {
#endif

static inline void *metal_allocate_memory(unsigned int size)
{
10004500:	b580      	push	{r7, lr}
10004502:	b082      	sub	sp, #8
10004504:	af00      	add	r7, sp, #0
10004506:	6078      	str	r0, [r7, #4]
	return malloc(size);
10004508:	6878      	ldr	r0, [r7, #4]
1000450a:	f001 fe0d 	bl	10006128 <malloc>
1000450e:	4603      	mov	r3, r0
}
10004510:	4618      	mov	r0, r3
10004512:	3708      	adds	r7, #8
10004514:	46bd      	mov	sp, r7
10004516:	bd80      	pop	{r7, pc}

10004518 <metal_free_memory>:

static inline void metal_free_memory(void *ptr)
{
10004518:	b580      	push	{r7, lr}
1000451a:	b082      	sub	sp, #8
1000451c:	af00      	add	r7, sp, #0
1000451e:	6078      	str	r0, [r7, #4]
	free(ptr);
10004520:	6878      	ldr	r0, [r7, #4]
10004522:	f001 fe09 	bl	10006138 <free>
}
10004526:	bf00      	nop
10004528:	3708      	adds	r7, #8
1000452a:	46bd      	mov	sp, r7
1000452c:	bd80      	pop	{r7, pc}

1000452e <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
1000452e:	b580      	push	{r7, lr}
10004530:	b084      	sub	sp, #16
10004532:	af00      	add	r7, sp, #0
10004534:	6078      	str	r0, [r7, #4]
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
10004536:	687b      	ldr	r3, [r7, #4]
10004538:	00db      	lsls	r3, r3, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
1000453a:	3334      	adds	r3, #52	; 0x34
1000453c:	60fb      	str	r3, [r7, #12]

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
1000453e:	68f8      	ldr	r0, [r7, #12]
10004540:	f7ff ffde 	bl	10004500 <metal_allocate_memory>
10004544:	60b8      	str	r0, [r7, #8]
	if (vqs) {
10004546:	68bb      	ldr	r3, [r7, #8]
10004548:	2b00      	cmp	r3, #0
1000454a:	d004      	beq.n	10004556 <virtqueue_allocate+0x28>
		memset(vqs, 0x00, vq_size);
1000454c:	68fa      	ldr	r2, [r7, #12]
1000454e:	2100      	movs	r1, #0
10004550:	68b8      	ldr	r0, [r7, #8]
10004552:	f001 ffbc 	bl	100064ce <memset>
	}

	return vqs;
10004556:	68bb      	ldr	r3, [r7, #8]
}
10004558:	4618      	mov	r0, r3
1000455a:	3710      	adds	r7, #16
1000455c:	46bd      	mov	sp, r7
1000455e:	bd80      	pop	{r7, pc}

10004560 <rproc_virtio_virtqueue_notify>:
#include <metal/cpu.h>
#include <metal/utilities.h>
#include <metal/alloc.h>

static void rproc_virtio_virtqueue_notify(struct virtqueue *vq)
{
10004560:	b580      	push	{r7, lr}
10004562:	b086      	sub	sp, #24
10004564:	af00      	add	r7, sp, #0
10004566:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vring_info;
	struct virtio_device *vdev;
	unsigned int vq_id = vq->vq_queue_index;
10004568:	687b      	ldr	r3, [r7, #4]
1000456a:	891b      	ldrh	r3, [r3, #8]
1000456c:	617b      	str	r3, [r7, #20]

	vdev = vq->vq_dev;
1000456e:	687b      	ldr	r3, [r7, #4]
10004570:	681b      	ldr	r3, [r3, #0]
10004572:	613b      	str	r3, [r7, #16]
	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10004574:	693b      	ldr	r3, [r7, #16]
10004576:	3b10      	subs	r3, #16
10004578:	60fb      	str	r3, [r7, #12]
	metal_assert(vq_id < vdev->vrings_num);
1000457a:	693b      	ldr	r3, [r7, #16]
1000457c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
1000457e:	697a      	ldr	r2, [r7, #20]
10004580:	429a      	cmp	r2, r3
10004582:	d305      	bcc.n	10004590 <rproc_virtio_virtqueue_notify+0x30>
10004584:	4b0d      	ldr	r3, [pc, #52]	; (100045bc <rproc_virtio_virtqueue_notify+0x5c>)
10004586:	4a0e      	ldr	r2, [pc, #56]	; (100045c0 <rproc_virtio_virtqueue_notify+0x60>)
10004588:	211c      	movs	r1, #28
1000458a:	480e      	ldr	r0, [pc, #56]	; (100045c4 <rproc_virtio_virtqueue_notify+0x64>)
1000458c:	f001 fdae 	bl	100060ec <__assert_func>
	vring_info = &vdev->vrings_info[vq_id];
10004590:	693b      	ldr	r3, [r7, #16]
10004592:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
10004594:	697a      	ldr	r2, [r7, #20]
10004596:	4613      	mov	r3, r2
10004598:	005b      	lsls	r3, r3, #1
1000459a:	4413      	add	r3, r2
1000459c:	00db      	lsls	r3, r3, #3
1000459e:	440b      	add	r3, r1
100045a0:	60bb      	str	r3, [r7, #8]
	rpvdev->notify(rpvdev->priv, vring_info->notifyid);
100045a2:	68fb      	ldr	r3, [r7, #12]
100045a4:	68db      	ldr	r3, [r3, #12]
100045a6:	68fa      	ldr	r2, [r7, #12]
100045a8:	6810      	ldr	r0, [r2, #0]
100045aa:	68ba      	ldr	r2, [r7, #8]
100045ac:	6912      	ldr	r2, [r2, #16]
100045ae:	4611      	mov	r1, r2
100045b0:	4798      	blx	r3
}
100045b2:	bf00      	nop
100045b4:	3718      	adds	r7, #24
100045b6:	46bd      	mov	sp, r7
100045b8:	bd80      	pop	{r7, pc}
100045ba:	bf00      	nop
100045bc:	100074d8 	.word	0x100074d8
100045c0:	1000766c 	.word	0x1000766c
100045c4:	100074f4 	.word	0x100074f4

100045c8 <rproc_virtio_get_status>:

static unsigned char rproc_virtio_get_status(struct virtio_device *vdev)
{
100045c8:	b580      	push	{r7, lr}
100045ca:	b086      	sub	sp, #24
100045cc:	af00      	add	r7, sp, #0
100045ce:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char status;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100045d0:	687b      	ldr	r3, [r7, #4]
100045d2:	3b10      	subs	r3, #16
100045d4:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
100045d6:	697b      	ldr	r3, [r7, #20]
100045d8:	685b      	ldr	r3, [r3, #4]
100045da:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
100045dc:	697b      	ldr	r3, [r7, #20]
100045de:	689b      	ldr	r3, [r3, #8]
100045e0:	60fb      	str	r3, [r7, #12]
	status = metal_io_read8(io,
100045e2:	693b      	ldr	r3, [r7, #16]
100045e4:	3318      	adds	r3, #24
100045e6:	4619      	mov	r1, r3
100045e8:	68f8      	ldr	r0, [r7, #12]
100045ea:	f7ff feed 	bl	100043c8 <metal_io_virt_to_offset>
100045ee:	4601      	mov	r1, r0
100045f0:	2301      	movs	r3, #1
100045f2:	2205      	movs	r2, #5
100045f4:	68f8      	ldr	r0, [r7, #12]
100045f6:	f7ff ff01 	bl	100043fc <metal_io_read>
100045fa:	4602      	mov	r2, r0
100045fc:	460b      	mov	r3, r1
100045fe:	4613      	mov	r3, r2
10004600:	72fb      	strb	r3, [r7, #11]
				metal_io_virt_to_offset(io, &vdev_rsc->status));
	return status;
10004602:	7afb      	ldrb	r3, [r7, #11]
}
10004604:	4618      	mov	r0, r3
10004606:	3718      	adds	r7, #24
10004608:	46bd      	mov	sp, r7
1000460a:	bd80      	pop	{r7, pc}

1000460c <rproc_virtio_get_dfeatures>:
	rpvdev->notify(rpvdev->priv, vdev->notifyid);
}
#endif

static uint32_t rproc_virtio_get_dfeatures(struct virtio_device *vdev)
{
1000460c:	b580      	push	{r7, lr}
1000460e:	b086      	sub	sp, #24
10004610:	af00      	add	r7, sp, #0
10004612:	6078      	str	r0, [r7, #4]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t features;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10004614:	687b      	ldr	r3, [r7, #4]
10004616:	3b10      	subs	r3, #16
10004618:	617b      	str	r3, [r7, #20]
	vdev_rsc = rpvdev->vdev_rsc;
1000461a:	697b      	ldr	r3, [r7, #20]
1000461c:	685b      	ldr	r3, [r3, #4]
1000461e:	613b      	str	r3, [r7, #16]
	io = rpvdev->vdev_rsc_io;
10004620:	697b      	ldr	r3, [r7, #20]
10004622:	689b      	ldr	r3, [r3, #8]
10004624:	60fb      	str	r3, [r7, #12]
	features = metal_io_read32(io,
10004626:	693b      	ldr	r3, [r7, #16]
10004628:	330c      	adds	r3, #12
1000462a:	4619      	mov	r1, r3
1000462c:	68f8      	ldr	r0, [r7, #12]
1000462e:	f7ff fecb 	bl	100043c8 <metal_io_virt_to_offset>
10004632:	4601      	mov	r1, r0
10004634:	2304      	movs	r3, #4
10004636:	2205      	movs	r2, #5
10004638:	68f8      	ldr	r0, [r7, #12]
1000463a:	f7ff fedf 	bl	100043fc <metal_io_read>
1000463e:	4602      	mov	r2, r0
10004640:	460b      	mov	r3, r1
10004642:	4613      	mov	r3, r2
10004644:	60bb      	str	r3, [r7, #8]
			metal_io_virt_to_offset(io, &vdev_rsc->dfeatures));

	return features;
10004646:	68bb      	ldr	r3, [r7, #8]
}
10004648:	4618      	mov	r0, r3
1000464a:	3718      	adds	r7, #24
1000464c:	46bd      	mov	sp, r7
1000464e:	bd80      	pop	{r7, pc}

10004650 <rproc_virtio_get_features>:

static uint32_t rproc_virtio_get_features(struct virtio_device *vdev)
{
10004650:	b580      	push	{r7, lr}
10004652:	b088      	sub	sp, #32
10004654:	af00      	add	r7, sp, #0
10004656:	6078      	str	r0, [r7, #4]
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	uint32_t gfeatures;
	uint32_t dfeatures;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
10004658:	687b      	ldr	r3, [r7, #4]
1000465a:	3b10      	subs	r3, #16
1000465c:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
1000465e:	69fb      	ldr	r3, [r7, #28]
10004660:	685b      	ldr	r3, [r3, #4]
10004662:	61bb      	str	r3, [r7, #24]
	io = rpvdev->vdev_rsc_io;
10004664:	69fb      	ldr	r3, [r7, #28]
10004666:	689b      	ldr	r3, [r3, #8]
10004668:	617b      	str	r3, [r7, #20]
	gfeatures = metal_io_read32(io,
1000466a:	69bb      	ldr	r3, [r7, #24]
1000466c:	3310      	adds	r3, #16
1000466e:	4619      	mov	r1, r3
10004670:	6978      	ldr	r0, [r7, #20]
10004672:	f7ff fea9 	bl	100043c8 <metal_io_virt_to_offset>
10004676:	4601      	mov	r1, r0
10004678:	2304      	movs	r3, #4
1000467a:	2205      	movs	r2, #5
1000467c:	6978      	ldr	r0, [r7, #20]
1000467e:	f7ff febd 	bl	100043fc <metal_io_read>
10004682:	4602      	mov	r2, r0
10004684:	460b      	mov	r3, r1
10004686:	4613      	mov	r3, r2
10004688:	613b      	str	r3, [r7, #16]
			metal_io_virt_to_offset(io, &vdev_rsc->gfeatures));
	dfeatures = rproc_virtio_get_dfeatures(vdev);
1000468a:	6878      	ldr	r0, [r7, #4]
1000468c:	f7ff ffbe 	bl	1000460c <rproc_virtio_get_dfeatures>
10004690:	60f8      	str	r0, [r7, #12]

	return dfeatures & gfeatures;
10004692:	68fa      	ldr	r2, [r7, #12]
10004694:	693b      	ldr	r3, [r7, #16]
10004696:	4013      	ands	r3, r2
}
10004698:	4618      	mov	r0, r3
1000469a:	3720      	adds	r7, #32
1000469c:	46bd      	mov	sp, r7
1000469e:	bd80      	pop	{r7, pc}

100046a0 <rproc_virtio_read_config>:
}
#endif

static void rproc_virtio_read_config(struct virtio_device *vdev,
				     uint32_t offset, void *dst, int length)
{
100046a0:	b580      	push	{r7, lr}
100046a2:	b088      	sub	sp, #32
100046a4:	af00      	add	r7, sp, #0
100046a6:	60f8      	str	r0, [r7, #12]
100046a8:	60b9      	str	r1, [r7, #8]
100046aa:	607a      	str	r2, [r7, #4]
100046ac:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct fw_rsc_vdev *vdev_rsc;
	struct metal_io_region *io;
	char *config;

	rpvdev = metal_container_of(vdev, struct remoteproc_virtio, vdev);
100046ae:	68fb      	ldr	r3, [r7, #12]
100046b0:	3b10      	subs	r3, #16
100046b2:	61fb      	str	r3, [r7, #28]
	vdev_rsc = rpvdev->vdev_rsc;
100046b4:	69fb      	ldr	r3, [r7, #28]
100046b6:	685b      	ldr	r3, [r3, #4]
100046b8:	61bb      	str	r3, [r7, #24]
	config = (char *)(&vdev_rsc->vring[vdev->vrings_num]);
100046ba:	68fb      	ldr	r3, [r7, #12]
100046bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
100046be:	4613      	mov	r3, r2
100046c0:	009b      	lsls	r3, r3, #2
100046c2:	4413      	add	r3, r2
100046c4:	009b      	lsls	r3, r3, #2
100046c6:	3318      	adds	r3, #24
100046c8:	69ba      	ldr	r2, [r7, #24]
100046ca:	4413      	add	r3, r2
100046cc:	3304      	adds	r3, #4
100046ce:	617b      	str	r3, [r7, #20]
	io = rpvdev->vdev_rsc_io;
100046d0:	69fb      	ldr	r3, [r7, #28]
100046d2:	689b      	ldr	r3, [r3, #8]
100046d4:	613b      	str	r3, [r7, #16]

	if (offset + length <= vdev_rsc->config_len)
100046d6:	683a      	ldr	r2, [r7, #0]
100046d8:	68bb      	ldr	r3, [r7, #8]
100046da:	441a      	add	r2, r3
100046dc:	69bb      	ldr	r3, [r7, #24]
100046de:	695b      	ldr	r3, [r3, #20]
100046e0:	429a      	cmp	r2, r3
100046e2:	d80c      	bhi.n	100046fe <rproc_virtio_read_config+0x5e>
		metal_io_block_read(io,
				metal_io_virt_to_offset(io, config + offset),
100046e4:	697a      	ldr	r2, [r7, #20]
100046e6:	68bb      	ldr	r3, [r7, #8]
100046e8:	4413      	add	r3, r2
		metal_io_block_read(io,
100046ea:	4619      	mov	r1, r3
100046ec:	6938      	ldr	r0, [r7, #16]
100046ee:	f7ff fe6b 	bl	100043c8 <metal_io_virt_to_offset>
100046f2:	4601      	mov	r1, r0
100046f4:	683b      	ldr	r3, [r7, #0]
100046f6:	687a      	ldr	r2, [r7, #4]
100046f8:	6938      	ldr	r0, [r7, #16]
100046fa:	f7ff fcbc 	bl	10004076 <metal_io_block_read>
				dst, length);
}
100046fe:	bf00      	nop
10004700:	3720      	adds	r7, #32
10004702:	46bd      	mov	sp, r7
10004704:	bd80      	pop	{r7, pc}
	...

10004708 <rproc_virtio_create_vdev>:
rproc_virtio_create_vdev(unsigned int role, unsigned int notifyid,
			 void *rsc, struct metal_io_region *rsc_io,
			 void *priv,
			 rpvdev_notify_func notify,
			 virtio_dev_reset_cb rst_cb)
{
10004708:	b580      	push	{r7, lr}
1000470a:	b08e      	sub	sp, #56	; 0x38
1000470c:	af00      	add	r7, sp, #0
1000470e:	60f8      	str	r0, [r7, #12]
10004710:	60b9      	str	r1, [r7, #8]
10004712:	607a      	str	r2, [r7, #4]
10004714:	603b      	str	r3, [r7, #0]
	struct remoteproc_virtio *rpvdev;
	struct virtio_vring_info *vrings_info;
	struct fw_rsc_vdev *vdev_rsc = rsc;
10004716:	687b      	ldr	r3, [r7, #4]
10004718:	62fb      	str	r3, [r7, #44]	; 0x2c
	struct virtio_device *vdev;
	unsigned int num_vrings = vdev_rsc->num_of_vrings;
1000471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000471c:	7e5b      	ldrb	r3, [r3, #25]
1000471e:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned int i;

	rpvdev = metal_allocate_memory(sizeof(*rpvdev));
10004720:	2048      	movs	r0, #72	; 0x48
10004722:	f7ff feed 	bl	10004500 <metal_allocate_memory>
10004726:	6278      	str	r0, [r7, #36]	; 0x24
	if (!rpvdev)
10004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000472a:	2b00      	cmp	r3, #0
1000472c:	d101      	bne.n	10004732 <rproc_virtio_create_vdev+0x2a>
		return NULL;
1000472e:	2300      	movs	r3, #0
10004730:	e092      	b.n	10004858 <rproc_virtio_create_vdev+0x150>
	vrings_info = metal_allocate_memory(sizeof(*vrings_info) * num_vrings);
10004732:	6aba      	ldr	r2, [r7, #40]	; 0x28
10004734:	4613      	mov	r3, r2
10004736:	005b      	lsls	r3, r3, #1
10004738:	4413      	add	r3, r2
1000473a:	00db      	lsls	r3, r3, #3
1000473c:	4618      	mov	r0, r3
1000473e:	f7ff fedf 	bl	10004500 <metal_allocate_memory>
10004742:	6238      	str	r0, [r7, #32]
	if (!vrings_info)
10004744:	6a3b      	ldr	r3, [r7, #32]
10004746:	2b00      	cmp	r3, #0
10004748:	f000 8081 	beq.w	1000484e <rproc_virtio_create_vdev+0x146>
		goto err0;
	memset(rpvdev, 0, sizeof(*rpvdev));
1000474c:	2248      	movs	r2, #72	; 0x48
1000474e:	2100      	movs	r1, #0
10004750:	6a78      	ldr	r0, [r7, #36]	; 0x24
10004752:	f001 febc 	bl	100064ce <memset>
	memset(vrings_info, 0, sizeof(*vrings_info));
10004756:	2218      	movs	r2, #24
10004758:	2100      	movs	r1, #0
1000475a:	6a38      	ldr	r0, [r7, #32]
1000475c:	f001 feb7 	bl	100064ce <memset>
	vdev = &rpvdev->vdev;
10004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10004762:	3310      	adds	r3, #16
10004764:	61fb      	str	r3, [r7, #28]

	for (i = 0; i < num_vrings; i++) {
10004766:	2300      	movs	r3, #0
10004768:	637b      	str	r3, [r7, #52]	; 0x34
1000476a:	e025      	b.n	100047b8 <rproc_virtio_create_vdev+0xb0>
		struct virtqueue *vq;
		struct fw_rsc_vdev_vring *vring_rsc;
		unsigned int num_extra_desc = 0;
1000476c:	2300      	movs	r3, #0
1000476e:	633b      	str	r3, [r7, #48]	; 0x30

		vring_rsc = &vdev_rsc->vring[i];
10004770:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10004772:	4613      	mov	r3, r2
10004774:	009b      	lsls	r3, r3, #2
10004776:	4413      	add	r3, r2
10004778:	009b      	lsls	r3, r3, #2
1000477a:	3318      	adds	r3, #24
1000477c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
1000477e:	4413      	add	r3, r2
10004780:	3304      	adds	r3, #4
10004782:	61bb      	str	r3, [r7, #24]
		if (role == VIRTIO_DEV_MASTER) {
10004784:	68fb      	ldr	r3, [r7, #12]
10004786:	2b00      	cmp	r3, #0
10004788:	d102      	bne.n	10004790 <rproc_virtio_create_vdev+0x88>
			num_extra_desc = vring_rsc->num;
1000478a:	69bb      	ldr	r3, [r7, #24]
1000478c:	689b      	ldr	r3, [r3, #8]
1000478e:	633b      	str	r3, [r7, #48]	; 0x30
		}
		vq = virtqueue_allocate(num_extra_desc);
10004790:	6b38      	ldr	r0, [r7, #48]	; 0x30
10004792:	f7ff fecc 	bl	1000452e <virtqueue_allocate>
10004796:	6178      	str	r0, [r7, #20]
		if (!vq)
10004798:	697b      	ldr	r3, [r7, #20]
1000479a:	2b00      	cmp	r3, #0
1000479c:	d031      	beq.n	10004802 <rproc_virtio_create_vdev+0xfa>
			goto err1;
		vrings_info[i].vq = vq;
1000479e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100047a0:	4613      	mov	r3, r2
100047a2:	005b      	lsls	r3, r3, #1
100047a4:	4413      	add	r3, r2
100047a6:	00db      	lsls	r3, r3, #3
100047a8:	461a      	mov	r2, r3
100047aa:	6a3b      	ldr	r3, [r7, #32]
100047ac:	4413      	add	r3, r2
100047ae:	697a      	ldr	r2, [r7, #20]
100047b0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_vrings; i++) {
100047b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100047b4:	3301      	adds	r3, #1
100047b6:	637b      	str	r3, [r7, #52]	; 0x34
100047b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
100047bc:	429a      	cmp	r2, r3
100047be:	d3d5      	bcc.n	1000476c <rproc_virtio_create_vdev+0x64>
	}

	rpvdev->notify = notify;
100047c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100047c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
100047c4:	60da      	str	r2, [r3, #12]
	rpvdev->priv = priv;
100047c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100047c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
100047ca:	601a      	str	r2, [r3, #0]
	vdev->vrings_info = vrings_info;
100047cc:	69fb      	ldr	r3, [r7, #28]
100047ce:	6a3a      	ldr	r2, [r7, #32]
100047d0:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Assuming the shared memory has been mapped and registered if
	 * necessary
	 */
	rpvdev->vdev_rsc = vdev_rsc;
100047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100047d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
100047d6:	605a      	str	r2, [r3, #4]
	rpvdev->vdev_rsc_io = rsc_io;
100047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100047da:	683a      	ldr	r2, [r7, #0]
100047dc:	609a      	str	r2, [r3, #8]

	vdev->notifyid = notifyid;
100047de:	69fb      	ldr	r3, [r7, #28]
100047e0:	68ba      	ldr	r2, [r7, #8]
100047e2:	601a      	str	r2, [r3, #0]
	vdev->role = role;
100047e4:	69fb      	ldr	r3, [r7, #28]
100047e6:	68fa      	ldr	r2, [r7, #12]
100047e8:	619a      	str	r2, [r3, #24]
	vdev->reset_cb = rst_cb;
100047ea:	69fb      	ldr	r3, [r7, #28]
100047ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
100047ee:	61da      	str	r2, [r3, #28]
	vdev->vrings_num = num_vrings;
100047f0:	69fb      	ldr	r3, [r7, #28]
100047f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
100047f4:	629a      	str	r2, [r3, #40]	; 0x28
	vdev->func = &remoteproc_virtio_dispatch_funcs;
100047f6:	69fb      	ldr	r3, [r7, #28]
100047f8:	4a19      	ldr	r2, [pc, #100]	; (10004860 <rproc_virtio_create_vdev+0x158>)
100047fa:	621a      	str	r2, [r3, #32]
		/* Assume the master support all slave features */
		rproc_virtio_negotiate_features(vdev, dfeatures);
	}
#endif

	return &rpvdev->vdev;
100047fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100047fe:	3310      	adds	r3, #16
10004800:	e02a      	b.n	10004858 <rproc_virtio_create_vdev+0x150>
			goto err1;
10004802:	bf00      	nop

err1:
	for (i = 0; i < num_vrings; i++) {
10004804:	2300      	movs	r3, #0
10004806:	637b      	str	r3, [r7, #52]	; 0x34
10004808:	e019      	b.n	1000483e <rproc_virtio_create_vdev+0x136>
		if (vrings_info[i].vq)
1000480a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
1000480c:	4613      	mov	r3, r2
1000480e:	005b      	lsls	r3, r3, #1
10004810:	4413      	add	r3, r2
10004812:	00db      	lsls	r3, r3, #3
10004814:	461a      	mov	r2, r3
10004816:	6a3b      	ldr	r3, [r7, #32]
10004818:	4413      	add	r3, r2
1000481a:	681b      	ldr	r3, [r3, #0]
1000481c:	2b00      	cmp	r3, #0
1000481e:	d00b      	beq.n	10004838 <rproc_virtio_create_vdev+0x130>
			metal_free_memory(vrings_info[i].vq);
10004820:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10004822:	4613      	mov	r3, r2
10004824:	005b      	lsls	r3, r3, #1
10004826:	4413      	add	r3, r2
10004828:	00db      	lsls	r3, r3, #3
1000482a:	461a      	mov	r2, r3
1000482c:	6a3b      	ldr	r3, [r7, #32]
1000482e:	4413      	add	r3, r2
10004830:	681b      	ldr	r3, [r3, #0]
10004832:	4618      	mov	r0, r3
10004834:	f7ff fe70 	bl	10004518 <metal_free_memory>
	for (i = 0; i < num_vrings; i++) {
10004838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000483a:	3301      	adds	r3, #1
1000483c:	637b      	str	r3, [r7, #52]	; 0x34
1000483e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10004840:	6abb      	ldr	r3, [r7, #40]	; 0x28
10004842:	429a      	cmp	r2, r3
10004844:	d3e1      	bcc.n	1000480a <rproc_virtio_create_vdev+0x102>
	}
	metal_free_memory(vrings_info);
10004846:	6a38      	ldr	r0, [r7, #32]
10004848:	f7ff fe66 	bl	10004518 <metal_free_memory>
1000484c:	e000      	b.n	10004850 <rproc_virtio_create_vdev+0x148>
		goto err0;
1000484e:	bf00      	nop
err0:
	metal_free_memory(rpvdev);
10004850:	6a78      	ldr	r0, [r7, #36]	; 0x24
10004852:	f7ff fe61 	bl	10004518 <metal_free_memory>
	return NULL;
10004856:	2300      	movs	r3, #0
}
10004858:	4618      	mov	r0, r3
1000485a:	3738      	adds	r7, #56	; 0x38
1000485c:	46bd      	mov	sp, r7
1000485e:	bd80      	pop	{r7, pc}
10004860:	10007648 	.word	0x10007648

10004864 <rproc_virtio_init_vring>:

int rproc_virtio_init_vring(struct virtio_device *vdev, unsigned int index,
			    unsigned int notifyid, void *va,
			    struct metal_io_region *io,
			    unsigned int num_descs, unsigned int align)
{
10004864:	b480      	push	{r7}
10004866:	b087      	sub	sp, #28
10004868:	af00      	add	r7, sp, #0
1000486a:	60f8      	str	r0, [r7, #12]
1000486c:	60b9      	str	r1, [r7, #8]
1000486e:	607a      	str	r2, [r7, #4]
10004870:	603b      	str	r3, [r7, #0]
	struct virtio_vring_info *vring_info;
	unsigned int num_vrings;

	num_vrings = vdev->vrings_num;
10004872:	68fb      	ldr	r3, [r7, #12]
10004874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004876:	617b      	str	r3, [r7, #20]
	if (index >= num_vrings)
10004878:	68ba      	ldr	r2, [r7, #8]
1000487a:	697b      	ldr	r3, [r7, #20]
1000487c:	429a      	cmp	r2, r3
1000487e:	d302      	bcc.n	10004886 <rproc_virtio_init_vring+0x22>
		return -RPROC_EINVAL;
10004880:	f06f 0301 	mvn.w	r3, #1
10004884:	e019      	b.n	100048ba <rproc_virtio_init_vring+0x56>
	vring_info = &vdev->vrings_info[index];
10004886:	68fb      	ldr	r3, [r7, #12]
10004888:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1000488a:	68ba      	ldr	r2, [r7, #8]
1000488c:	4613      	mov	r3, r2
1000488e:	005b      	lsls	r3, r3, #1
10004890:	4413      	add	r3, r2
10004892:	00db      	lsls	r3, r3, #3
10004894:	440b      	add	r3, r1
10004896:	613b      	str	r3, [r7, #16]
	vring_info->io = io;
10004898:	693b      	ldr	r3, [r7, #16]
1000489a:	6a3a      	ldr	r2, [r7, #32]
1000489c:	615a      	str	r2, [r3, #20]
	vring_info->notifyid = notifyid;
1000489e:	693b      	ldr	r3, [r7, #16]
100048a0:	687a      	ldr	r2, [r7, #4]
100048a2:	611a      	str	r2, [r3, #16]
	vring_info->info.vaddr = va;
100048a4:	693b      	ldr	r3, [r7, #16]
100048a6:	683a      	ldr	r2, [r7, #0]
100048a8:	605a      	str	r2, [r3, #4]
	vring_info->info.num_descs = num_descs;
100048aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100048ac:	b29a      	uxth	r2, r3
100048ae:	693b      	ldr	r3, [r7, #16]
100048b0:	819a      	strh	r2, [r3, #12]
	vring_info->info.align = align;
100048b2:	693b      	ldr	r3, [r7, #16]
100048b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
100048b6:	609a      	str	r2, [r3, #8]

	return 0;
100048b8:	2300      	movs	r3, #0
}
100048ba:	4618      	mov	r0, r3
100048bc:	371c      	adds	r7, #28
100048be:	46bd      	mov	sp, r7
100048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
100048c4:	4770      	bx	lr

100048c6 <rproc_virtio_notified>:

int rproc_virtio_notified(struct virtio_device *vdev, uint32_t notifyid)
{
100048c6:	b580      	push	{r7, lr}
100048c8:	b086      	sub	sp, #24
100048ca:	af00      	add	r7, sp, #0
100048cc:	6078      	str	r0, [r7, #4]
100048ce:	6039      	str	r1, [r7, #0]
	unsigned int num_vrings, i;
	struct virtio_vring_info *vring_info;
	struct virtqueue *vq;

	if (!vdev)
100048d0:	687b      	ldr	r3, [r7, #4]
100048d2:	2b00      	cmp	r3, #0
100048d4:	d102      	bne.n	100048dc <rproc_virtio_notified+0x16>
		return -RPROC_EINVAL;
100048d6:	f06f 0301 	mvn.w	r3, #1
100048da:	e02c      	b.n	10004936 <rproc_virtio_notified+0x70>
	/* We do nothing for vdev notification in this implementation */
	if (vdev->notifyid == notifyid)
100048dc:	687b      	ldr	r3, [r7, #4]
100048de:	681b      	ldr	r3, [r3, #0]
100048e0:	683a      	ldr	r2, [r7, #0]
100048e2:	429a      	cmp	r2, r3
100048e4:	d101      	bne.n	100048ea <rproc_virtio_notified+0x24>
		return 0;
100048e6:	2300      	movs	r3, #0
100048e8:	e025      	b.n	10004936 <rproc_virtio_notified+0x70>
	num_vrings = vdev->vrings_num;
100048ea:	687b      	ldr	r3, [r7, #4]
100048ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100048ee:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_vrings; i++) {
100048f0:	2300      	movs	r3, #0
100048f2:	617b      	str	r3, [r7, #20]
100048f4:	e01a      	b.n	1000492c <rproc_virtio_notified+0x66>
		vring_info = &vdev->vrings_info[i];
100048f6:	687b      	ldr	r3, [r7, #4]
100048f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
100048fa:	697a      	ldr	r2, [r7, #20]
100048fc:	4613      	mov	r3, r2
100048fe:	005b      	lsls	r3, r3, #1
10004900:	4413      	add	r3, r2
10004902:	00db      	lsls	r3, r3, #3
10004904:	440b      	add	r3, r1
10004906:	60fb      	str	r3, [r7, #12]
		if (vring_info->notifyid == notifyid ||
10004908:	68fb      	ldr	r3, [r7, #12]
1000490a:	691b      	ldr	r3, [r3, #16]
1000490c:	683a      	ldr	r2, [r7, #0]
1000490e:	429a      	cmp	r2, r3
10004910:	d003      	beq.n	1000491a <rproc_virtio_notified+0x54>
10004912:	683b      	ldr	r3, [r7, #0]
10004914:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004918:	d105      	bne.n	10004926 <rproc_virtio_notified+0x60>
		    notifyid == RSC_NOTIFY_ID_ANY) {
			vq = vring_info->vq;
1000491a:	68fb      	ldr	r3, [r7, #12]
1000491c:	681b      	ldr	r3, [r3, #0]
1000491e:	60bb      	str	r3, [r7, #8]
			virtqueue_notification(vq);
10004920:	68b8      	ldr	r0, [r7, #8]
10004922:	f001 fae9 	bl	10005ef8 <virtqueue_notification>
	for (i = 0; i < num_vrings; i++) {
10004926:	697b      	ldr	r3, [r7, #20]
10004928:	3301      	adds	r3, #1
1000492a:	617b      	str	r3, [r7, #20]
1000492c:	697a      	ldr	r2, [r7, #20]
1000492e:	693b      	ldr	r3, [r7, #16]
10004930:	429a      	cmp	r2, r3
10004932:	d3e0      	bcc.n	100048f6 <rproc_virtio_notified+0x30>
		}
	}
	return 0;
10004934:	2300      	movs	r3, #0
}
10004936:	4618      	mov	r0, r3
10004938:	3718      	adds	r7, #24
1000493a:	46bd      	mov	sp, r7
1000493c:	bd80      	pop	{r7, pc}

1000493e <rproc_virtio_wait_remote_ready>:

void rproc_virtio_wait_remote_ready(struct virtio_device *vdev)
{
1000493e:	b580      	push	{r7, lr}
10004940:	b084      	sub	sp, #16
10004942:	af00      	add	r7, sp, #0
10004944:	6078      	str	r0, [r7, #4]
	/*
	 * No status available for slave. As Master has not to wait
	 * slave action, we can return. Behavior should be updated
	 * in future if a slave status is added.
	 */
	if (vdev->role == VIRTIO_DEV_MASTER)
10004946:	687b      	ldr	r3, [r7, #4]
10004948:	699b      	ldr	r3, [r3, #24]
1000494a:	2b00      	cmp	r3, #0
1000494c:	d00a      	beq.n	10004964 <rproc_virtio_wait_remote_ready+0x26>
		return;

	while (1) {
		status = rproc_virtio_get_status(vdev);
1000494e:	6878      	ldr	r0, [r7, #4]
10004950:	f7ff fe3a 	bl	100045c8 <rproc_virtio_get_status>
10004954:	4603      	mov	r3, r0
10004956:	73fb      	strb	r3, [r7, #15]
		if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK)
10004958:	7bfb      	ldrb	r3, [r7, #15]
1000495a:	f003 0304 	and.w	r3, r3, #4
1000495e:	2b00      	cmp	r3, #0
10004960:	d102      	bne.n	10004968 <rproc_virtio_wait_remote_ready+0x2a>
		status = rproc_virtio_get_status(vdev);
10004962:	e7f4      	b.n	1000494e <rproc_virtio_wait_remote_ready+0x10>
		return;
10004964:	bf00      	nop
10004966:	e000      	b.n	1000496a <rproc_virtio_wait_remote_ready+0x2c>
			return;
10004968:	bf00      	nop
		metal_cpu_yield();
	}
}
1000496a:	3710      	adds	r7, #16
1000496c:	46bd      	mov	sp, r7
1000496e:	bd80      	pop	{r7, pc}

10004970 <__metal_mutex_acquire>:
		return 0; /* not acquired */
	}
}

static inline void __metal_mutex_acquire(metal_mutex_t *mutex)
{
10004970:	b490      	push	{r4, r7}
10004972:	b086      	sub	sp, #24
10004974:	af00      	add	r7, sp, #0
10004976:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
10004978:	2300      	movs	r3, #0
1000497a:	613b      	str	r3, [r7, #16]

	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
1000497c:	bf00      	nop
1000497e:	687b      	ldr	r3, [r7, #4]
10004980:	617b      	str	r3, [r7, #20]
10004982:	2301      	movs	r3, #1
10004984:	60fb      	str	r3, [r7, #12]
10004986:	68fb      	ldr	r3, [r7, #12]
10004988:	461c      	mov	r4, r3
1000498a:	697a      	ldr	r2, [r7, #20]
1000498c:	f107 0310 	add.w	r3, r7, #16
10004990:	6818      	ldr	r0, [r3, #0]
10004992:	f3bf 8f5b 	dmb	ish
10004996:	e852 1f00 	ldrex	r1, [r2]
1000499a:	4281      	cmp	r1, r0
1000499c:	d103      	bne.n	100049a6 <__metal_mutex_acquire+0x36>
1000499e:	e842 4c00 	strex	ip, r4, [r2]
100049a2:	f1bc 0f00 	cmp.w	ip, #0
100049a6:	f3bf 8f5b 	dmb	ish
100049aa:	bf0c      	ite	eq
100049ac:	2201      	moveq	r2, #1
100049ae:	2200      	movne	r2, #0
100049b0:	2a00      	cmp	r2, #0
100049b2:	d100      	bne.n	100049b6 <__metal_mutex_acquire+0x46>
100049b4:	6019      	str	r1, [r3, #0]
100049b6:	4613      	mov	r3, r2
100049b8:	f083 0301 	eor.w	r3, r3, #1
100049bc:	b2db      	uxtb	r3, r3
100049be:	2b00      	cmp	r3, #0
100049c0:	d1dd      	bne.n	1000497e <__metal_mutex_acquire+0xe>
					     METAL_MUTEX_LOCKED)) {
		;
	}
}
100049c2:	bf00      	nop
100049c4:	bf00      	nop
100049c6:	3718      	adds	r7, #24
100049c8:	46bd      	mov	sp, r7
100049ca:	bc90      	pop	{r4, r7}
100049cc:	4770      	bx	lr

100049ce <__metal_mutex_release>:

static inline void __metal_mutex_release(metal_mutex_t *mutex)
{
100049ce:	b480      	push	{r7}
100049d0:	b085      	sub	sp, #20
100049d2:	af00      	add	r7, sp, #0
100049d4:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
100049d6:	687b      	ldr	r3, [r7, #4]
100049d8:	60fb      	str	r3, [r7, #12]
100049da:	2300      	movs	r3, #0
100049dc:	60bb      	str	r3, [r7, #8]
100049de:	68bb      	ldr	r3, [r7, #8]
100049e0:	461a      	mov	r2, r3
100049e2:	68fb      	ldr	r3, [r7, #12]
100049e4:	f3bf 8f5b 	dmb	ish
100049e8:	601a      	str	r2, [r3, #0]
100049ea:	f3bf 8f5b 	dmb	ish
}
100049ee:	bf00      	nop
100049f0:	3714      	adds	r7, #20
100049f2:	46bd      	mov	sp, r7
100049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
100049f8:	4770      	bx	lr

100049fa <metal_mutex_acquire>:
/**
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
100049fa:	b580      	push	{r7, lr}
100049fc:	b082      	sub	sp, #8
100049fe:	af00      	add	r7, sp, #0
10004a00:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
10004a02:	6878      	ldr	r0, [r7, #4]
10004a04:	f7ff ffb4 	bl	10004970 <__metal_mutex_acquire>
}
10004a08:	bf00      	nop
10004a0a:	3708      	adds	r7, #8
10004a0c:	46bd      	mov	sp, r7
10004a0e:	bd80      	pop	{r7, pc}

10004a10 <metal_mutex_release>:
 * @brief	Release a previously acquired mutex.
 * @param[in]	mutex	Mutex to mutex.
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
10004a10:	b580      	push	{r7, lr}
10004a12:	b082      	sub	sp, #8
10004a14:	af00      	add	r7, sp, #0
10004a16:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
10004a18:	6878      	ldr	r0, [r7, #4]
10004a1a:	f7ff ffd8 	bl	100049ce <__metal_mutex_release>
}
10004a1e:	bf00      	nop
10004a20:	3708      	adds	r7, #8
10004a22:	46bd      	mov	sp, r7
10004a24:	bd80      	pop	{r7, pc}

10004a26 <metal_list_add_before>:
{
10004a26:	b480      	push	{r7}
10004a28:	b083      	sub	sp, #12
10004a2a:	af00      	add	r7, sp, #0
10004a2c:	6078      	str	r0, [r7, #4]
10004a2e:	6039      	str	r1, [r7, #0]
	new_node->prev = node->prev;
10004a30:	687b      	ldr	r3, [r7, #4]
10004a32:	685a      	ldr	r2, [r3, #4]
10004a34:	683b      	ldr	r3, [r7, #0]
10004a36:	605a      	str	r2, [r3, #4]
	new_node->next = node;
10004a38:	683b      	ldr	r3, [r7, #0]
10004a3a:	687a      	ldr	r2, [r7, #4]
10004a3c:	601a      	str	r2, [r3, #0]
	new_node->next->prev = new_node;
10004a3e:	683b      	ldr	r3, [r7, #0]
10004a40:	681b      	ldr	r3, [r3, #0]
10004a42:	683a      	ldr	r2, [r7, #0]
10004a44:	605a      	str	r2, [r3, #4]
	new_node->prev->next = new_node;
10004a46:	683b      	ldr	r3, [r7, #0]
10004a48:	685b      	ldr	r3, [r3, #4]
10004a4a:	683a      	ldr	r2, [r7, #0]
10004a4c:	601a      	str	r2, [r3, #0]
}
10004a4e:	bf00      	nop
10004a50:	370c      	adds	r7, #12
10004a52:	46bd      	mov	sp, r7
10004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
10004a58:	4770      	bx	lr

10004a5a <metal_list_add_tail>:
{
10004a5a:	b580      	push	{r7, lr}
10004a5c:	b082      	sub	sp, #8
10004a5e:	af00      	add	r7, sp, #0
10004a60:	6078      	str	r0, [r7, #4]
10004a62:	6039      	str	r1, [r7, #0]
	metal_list_add_before(list, node);
10004a64:	6839      	ldr	r1, [r7, #0]
10004a66:	6878      	ldr	r0, [r7, #4]
10004a68:	f7ff ffdd 	bl	10004a26 <metal_list_add_before>
}
10004a6c:	bf00      	nop
10004a6e:	3708      	adds	r7, #8
10004a70:	46bd      	mov	sp, r7
10004a72:	bd80      	pop	{r7, pc}

10004a74 <metal_list_del>:
{
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
10004a74:	b480      	push	{r7}
10004a76:	b083      	sub	sp, #12
10004a78:	af00      	add	r7, sp, #0
10004a7a:	6078      	str	r0, [r7, #4]
	node->next->prev = node->prev;
10004a7c:	687b      	ldr	r3, [r7, #4]
10004a7e:	681b      	ldr	r3, [r3, #0]
10004a80:	687a      	ldr	r2, [r7, #4]
10004a82:	6852      	ldr	r2, [r2, #4]
10004a84:	605a      	str	r2, [r3, #4]
	node->prev->next = node->next;
10004a86:	687b      	ldr	r3, [r7, #4]
10004a88:	685b      	ldr	r3, [r3, #4]
10004a8a:	687a      	ldr	r2, [r7, #4]
10004a8c:	6812      	ldr	r2, [r2, #0]
10004a8e:	601a      	str	r2, [r3, #0]
	node->prev = node;
10004a90:	687b      	ldr	r3, [r7, #4]
10004a92:	687a      	ldr	r2, [r7, #4]
10004a94:	605a      	str	r2, [r3, #4]
	node->next = node;
10004a96:	687b      	ldr	r3, [r7, #4]
10004a98:	687a      	ldr	r2, [r7, #4]
10004a9a:	601a      	str	r2, [r3, #0]
}
10004a9c:	bf00      	nop
10004a9e:	370c      	adds	r7, #12
10004aa0:	46bd      	mov	sp, r7
10004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
10004aa6:	4770      	bx	lr

10004aa8 <metal_bitmap_set_bit>:
#define metal_bit(bit)		(1UL << (bit))

#define metal_bitmap_longs(x)	metal_div_round_up((x), METAL_BITS_PER_ULONG)

static inline void metal_bitmap_set_bit(unsigned long *bitmap, int bit)
{
10004aa8:	b480      	push	{r7}
10004aaa:	b083      	sub	sp, #12
10004aac:	af00      	add	r7, sp, #0
10004aae:	6078      	str	r0, [r7, #4]
10004ab0:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] |=
10004ab2:	683b      	ldr	r3, [r7, #0]
10004ab4:	095b      	lsrs	r3, r3, #5
10004ab6:	009a      	lsls	r2, r3, #2
10004ab8:	6879      	ldr	r1, [r7, #4]
10004aba:	440a      	add	r2, r1
10004abc:	6811      	ldr	r1, [r2, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
10004abe:	683a      	ldr	r2, [r7, #0]
10004ac0:	f002 021f 	and.w	r2, r2, #31
10004ac4:	2001      	movs	r0, #1
10004ac6:	fa00 f202 	lsl.w	r2, r0, r2
	bitmap[bit / METAL_BITS_PER_ULONG] |=
10004aca:	009b      	lsls	r3, r3, #2
10004acc:	6878      	ldr	r0, [r7, #4]
10004ace:	4403      	add	r3, r0
10004ad0:	430a      	orrs	r2, r1
10004ad2:	601a      	str	r2, [r3, #0]
}
10004ad4:	bf00      	nop
10004ad6:	370c      	adds	r7, #12
10004ad8:	46bd      	mov	sp, r7
10004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
10004ade:	4770      	bx	lr

10004ae0 <metal_bitmap_is_bit_set>:

static inline int metal_bitmap_is_bit_set(unsigned long *bitmap, int bit)
{
10004ae0:	b480      	push	{r7}
10004ae2:	b083      	sub	sp, #12
10004ae4:	af00      	add	r7, sp, #0
10004ae6:	6078      	str	r0, [r7, #4]
10004ae8:	6039      	str	r1, [r7, #0]
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
10004aea:	683b      	ldr	r3, [r7, #0]
10004aec:	095b      	lsrs	r3, r3, #5
10004aee:	009b      	lsls	r3, r3, #2
10004af0:	687a      	ldr	r2, [r7, #4]
10004af2:	4413      	add	r3, r2
10004af4:	681a      	ldr	r2, [r3, #0]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
10004af6:	683b      	ldr	r3, [r7, #0]
10004af8:	f003 031f 	and.w	r3, r3, #31
10004afc:	fa22 f303 	lsr.w	r3, r2, r3
10004b00:	f003 0301 	and.w	r3, r3, #1
10004b04:	2b00      	cmp	r3, #0
10004b06:	bf14      	ite	ne
10004b08:	2301      	movne	r3, #1
10004b0a:	2300      	moveq	r3, #0
10004b0c:	b2db      	uxtb	r3, r3
}
10004b0e:	4618      	mov	r0, r3
10004b10:	370c      	adds	r7, #12
10004b12:	46bd      	mov	sp, r7
10004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
10004b18:	4770      	bx	lr

10004b1a <metal_bitmap_clear_bit>:

static inline void metal_bitmap_clear_bit(unsigned long *bitmap, int bit)
{
10004b1a:	b480      	push	{r7}
10004b1c:	b083      	sub	sp, #12
10004b1e:	af00      	add	r7, sp, #0
10004b20:	6078      	str	r0, [r7, #4]
10004b22:	6039      	str	r1, [r7, #0]
	bitmap[bit / METAL_BITS_PER_ULONG] &=
10004b24:	683b      	ldr	r3, [r7, #0]
10004b26:	095b      	lsrs	r3, r3, #5
10004b28:	009a      	lsls	r2, r3, #2
10004b2a:	6879      	ldr	r1, [r7, #4]
10004b2c:	440a      	add	r2, r1
10004b2e:	6811      	ldr	r1, [r2, #0]
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
10004b30:	683a      	ldr	r2, [r7, #0]
10004b32:	f002 021f 	and.w	r2, r2, #31
10004b36:	2001      	movs	r0, #1
10004b38:	fa00 f202 	lsl.w	r2, r0, r2
10004b3c:	43d2      	mvns	r2, r2
	bitmap[bit / METAL_BITS_PER_ULONG] &=
10004b3e:	009b      	lsls	r3, r3, #2
10004b40:	6878      	ldr	r0, [r7, #4]
10004b42:	4403      	add	r3, r0
10004b44:	400a      	ands	r2, r1
10004b46:	601a      	str	r2, [r3, #0]
}
10004b48:	bf00      	nop
10004b4a:	370c      	adds	r7, #12
10004b4c:	46bd      	mov	sp, r7
10004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
10004b52:	4770      	bx	lr

10004b54 <metal_bitmap_is_bit_clear>:

static inline int metal_bitmap_is_bit_clear(unsigned long *bitmap, int bit)
{
10004b54:	b580      	push	{r7, lr}
10004b56:	b082      	sub	sp, #8
10004b58:	af00      	add	r7, sp, #0
10004b5a:	6078      	str	r0, [r7, #4]
10004b5c:	6039      	str	r1, [r7, #0]
	return !metal_bitmap_is_bit_set(bitmap, bit);
10004b5e:	6839      	ldr	r1, [r7, #0]
10004b60:	6878      	ldr	r0, [r7, #4]
10004b62:	f7ff ffbd 	bl	10004ae0 <metal_bitmap_is_bit_set>
10004b66:	4603      	mov	r3, r0
10004b68:	2b00      	cmp	r3, #0
10004b6a:	bf0c      	ite	eq
10004b6c:	2301      	moveq	r3, #1
10004b6e:	2300      	movne	r3, #0
10004b70:	b2db      	uxtb	r3, r3
}
10004b72:	4618      	mov	r0, r3
10004b74:	3708      	adds	r7, #8
10004b76:	46bd      	mov	sp, r7
10004b78:	bd80      	pop	{r7, pc}

10004b7a <metal_bitmap_next_clear_bit>:
	     (bit) = metal_bitmap_next_set_bit((bitmap), (bit + 1), (max)))

static inline unsigned int
metal_bitmap_next_clear_bit(unsigned long *bitmap, unsigned int start,
			    unsigned int max)
{
10004b7a:	b580      	push	{r7, lr}
10004b7c:	b086      	sub	sp, #24
10004b7e:	af00      	add	r7, sp, #0
10004b80:	60f8      	str	r0, [r7, #12]
10004b82:	60b9      	str	r1, [r7, #8]
10004b84:	607a      	str	r2, [r7, #4]
	unsigned int bit;

	for (bit = start;
10004b86:	68bb      	ldr	r3, [r7, #8]
10004b88:	617b      	str	r3, [r7, #20]
10004b8a:	e002      	b.n	10004b92 <metal_bitmap_next_clear_bit+0x18>
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
	     bit++)
10004b8c:	697b      	ldr	r3, [r7, #20]
10004b8e:	3301      	adds	r3, #1
10004b90:	617b      	str	r3, [r7, #20]
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
10004b92:	697a      	ldr	r2, [r7, #20]
10004b94:	687b      	ldr	r3, [r7, #4]
10004b96:	429a      	cmp	r2, r3
10004b98:	d207      	bcs.n	10004baa <metal_bitmap_next_clear_bit+0x30>
10004b9a:	697b      	ldr	r3, [r7, #20]
10004b9c:	4619      	mov	r1, r3
10004b9e:	68f8      	ldr	r0, [r7, #12]
10004ba0:	f7ff ffd8 	bl	10004b54 <metal_bitmap_is_bit_clear>
10004ba4:	4603      	mov	r3, r0
10004ba6:	2b00      	cmp	r3, #0
10004ba8:	d0f0      	beq.n	10004b8c <metal_bitmap_next_clear_bit+0x12>
		;
	return bit;
10004baa:	697b      	ldr	r3, [r7, #20]
}
10004bac:	4618      	mov	r0, r3
10004bae:	3718      	adds	r7, #24
10004bb0:	46bd      	mov	sp, r7
10004bb2:	bd80      	pop	{r7, pc}

10004bb4 <rpmsg_initialize_ept>:
static inline void rpmsg_initialize_ept(struct rpmsg_endpoint *ept,
					const char *name,
					uint32_t src, uint32_t dest,
					rpmsg_ept_cb cb,
					rpmsg_ns_unbind_cb ns_unbind_cb)
{
10004bb4:	b580      	push	{r7, lr}
10004bb6:	b084      	sub	sp, #16
10004bb8:	af00      	add	r7, sp, #0
10004bba:	60f8      	str	r0, [r7, #12]
10004bbc:	60b9      	str	r1, [r7, #8]
10004bbe:	607a      	str	r2, [r7, #4]
10004bc0:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
10004bc2:	68f8      	ldr	r0, [r7, #12]
10004bc4:	68bb      	ldr	r3, [r7, #8]
10004bc6:	2b00      	cmp	r3, #0
10004bc8:	d001      	beq.n	10004bce <rpmsg_initialize_ept+0x1a>
10004bca:	68bb      	ldr	r3, [r7, #8]
10004bcc:	e000      	b.n	10004bd0 <rpmsg_initialize_ept+0x1c>
10004bce:	4b0a      	ldr	r3, [pc, #40]	; (10004bf8 <rpmsg_initialize_ept+0x44>)
10004bd0:	2220      	movs	r2, #32
10004bd2:	4619      	mov	r1, r3
10004bd4:	f001 fc95 	bl	10006502 <strncpy>
	ept->addr = src;
10004bd8:	68fb      	ldr	r3, [r7, #12]
10004bda:	687a      	ldr	r2, [r7, #4]
10004bdc:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
10004bde:	68fb      	ldr	r3, [r7, #12]
10004be0:	683a      	ldr	r2, [r7, #0]
10004be2:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
10004be4:	68fb      	ldr	r3, [r7, #12]
10004be6:	69ba      	ldr	r2, [r7, #24]
10004be8:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
10004bea:	68fb      	ldr	r3, [r7, #12]
10004bec:	69fa      	ldr	r2, [r7, #28]
10004bee:	631a      	str	r2, [r3, #48]	; 0x30
}
10004bf0:	bf00      	nop
10004bf2:	3710      	adds	r7, #16
10004bf4:	46bd      	mov	sp, r7
10004bf6:	bd80      	pop	{r7, pc}
10004bf8:	1000755c 	.word	0x1000755c

10004bfc <rpmsg_get_address>:
 * @param size   - size of bitmap
 *
 * return - a unique address
 */
static uint32_t rpmsg_get_address(unsigned long *bitmap, int size)
{
10004bfc:	b580      	push	{r7, lr}
10004bfe:	b084      	sub	sp, #16
10004c00:	af00      	add	r7, sp, #0
10004c02:	6078      	str	r0, [r7, #4]
10004c04:	6039      	str	r1, [r7, #0]
	unsigned int addr = RPMSG_ADDR_ANY;
10004c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10004c0a:	60fb      	str	r3, [r7, #12]
	unsigned int nextbit;

	nextbit = metal_bitmap_next_clear_bit(bitmap, 0, size);
10004c0c:	683b      	ldr	r3, [r7, #0]
10004c0e:	461a      	mov	r2, r3
10004c10:	2100      	movs	r1, #0
10004c12:	6878      	ldr	r0, [r7, #4]
10004c14:	f7ff ffb1 	bl	10004b7a <metal_bitmap_next_clear_bit>
10004c18:	60b8      	str	r0, [r7, #8]
	if (nextbit < (uint32_t)size) {
10004c1a:	683b      	ldr	r3, [r7, #0]
10004c1c:	68ba      	ldr	r2, [r7, #8]
10004c1e:	429a      	cmp	r2, r3
10004c20:	d208      	bcs.n	10004c34 <rpmsg_get_address+0x38>
		addr = RPMSG_RESERVED_ADDRESSES + nextbit;
10004c22:	68bb      	ldr	r3, [r7, #8]
10004c24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
10004c28:	60fb      	str	r3, [r7, #12]
		metal_bitmap_set_bit(bitmap, nextbit);
10004c2a:	68bb      	ldr	r3, [r7, #8]
10004c2c:	4619      	mov	r1, r3
10004c2e:	6878      	ldr	r0, [r7, #4]
10004c30:	f7ff ff3a 	bl	10004aa8 <metal_bitmap_set_bit>
	}

	return addr;
10004c34:	68fb      	ldr	r3, [r7, #12]
}
10004c36:	4618      	mov	r0, r3
10004c38:	3710      	adds	r7, #16
10004c3a:	46bd      	mov	sp, r7
10004c3c:	bd80      	pop	{r7, pc}

10004c3e <rpmsg_release_address>:
 * @param size   - size of bitmap
 * @param addr   - address to free
 */
static void rpmsg_release_address(unsigned long *bitmap, int size,
				  int addr)
{
10004c3e:	b580      	push	{r7, lr}
10004c40:	b084      	sub	sp, #16
10004c42:	af00      	add	r7, sp, #0
10004c44:	60f8      	str	r0, [r7, #12]
10004c46:	60b9      	str	r1, [r7, #8]
10004c48:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10004c4a:	687b      	ldr	r3, [r7, #4]
10004c4c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10004c50:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size)
10004c52:	687b      	ldr	r3, [r7, #4]
10004c54:	2b00      	cmp	r3, #0
10004c56:	db07      	blt.n	10004c68 <rpmsg_release_address+0x2a>
10004c58:	687a      	ldr	r2, [r7, #4]
10004c5a:	68bb      	ldr	r3, [r7, #8]
10004c5c:	429a      	cmp	r2, r3
10004c5e:	da03      	bge.n	10004c68 <rpmsg_release_address+0x2a>
		metal_bitmap_clear_bit(bitmap, addr);
10004c60:	6879      	ldr	r1, [r7, #4]
10004c62:	68f8      	ldr	r0, [r7, #12]
10004c64:	f7ff ff59 	bl	10004b1a <metal_bitmap_clear_bit>
}
10004c68:	bf00      	nop
10004c6a:	3710      	adds	r7, #16
10004c6c:	46bd      	mov	sp, r7
10004c6e:	bd80      	pop	{r7, pc}

10004c70 <rpmsg_is_address_set>:
 * @param addr   - address to free
 *
 * return - TRUE/FALSE
 */
static int rpmsg_is_address_set(unsigned long *bitmap, int size, int addr)
{
10004c70:	b580      	push	{r7, lr}
10004c72:	b084      	sub	sp, #16
10004c74:	af00      	add	r7, sp, #0
10004c76:	60f8      	str	r0, [r7, #12]
10004c78:	60b9      	str	r1, [r7, #8]
10004c7a:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10004c7c:	687b      	ldr	r3, [r7, #4]
10004c7e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10004c82:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size)
10004c84:	687b      	ldr	r3, [r7, #4]
10004c86:	2b00      	cmp	r3, #0
10004c88:	db09      	blt.n	10004c9e <rpmsg_is_address_set+0x2e>
10004c8a:	687a      	ldr	r2, [r7, #4]
10004c8c:	68bb      	ldr	r3, [r7, #8]
10004c8e:	429a      	cmp	r2, r3
10004c90:	da05      	bge.n	10004c9e <rpmsg_is_address_set+0x2e>
		return metal_bitmap_is_bit_set(bitmap, addr);
10004c92:	6879      	ldr	r1, [r7, #4]
10004c94:	68f8      	ldr	r0, [r7, #12]
10004c96:	f7ff ff23 	bl	10004ae0 <metal_bitmap_is_bit_set>
10004c9a:	4603      	mov	r3, r0
10004c9c:	e000      	b.n	10004ca0 <rpmsg_is_address_set+0x30>
	else
		return RPMSG_ERR_PARAM;
10004c9e:	4b02      	ldr	r3, [pc, #8]	; (10004ca8 <rpmsg_is_address_set+0x38>)
}
10004ca0:	4618      	mov	r0, r3
10004ca2:	3710      	adds	r7, #16
10004ca4:	46bd      	mov	sp, r7
10004ca6:	bd80      	pop	{r7, pc}
10004ca8:	fffff82d 	.word	0xfffff82d

10004cac <rpmsg_set_address>:
 * @param addr   - address to free
 *
 * return - none
 */
static int rpmsg_set_address(unsigned long *bitmap, int size, int addr)
{
10004cac:	b580      	push	{r7, lr}
10004cae:	b084      	sub	sp, #16
10004cb0:	af00      	add	r7, sp, #0
10004cb2:	60f8      	str	r0, [r7, #12]
10004cb4:	60b9      	str	r1, [r7, #8]
10004cb6:	607a      	str	r2, [r7, #4]
	addr -= RPMSG_RESERVED_ADDRESSES;
10004cb8:	687b      	ldr	r3, [r7, #4]
10004cba:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
10004cbe:	607b      	str	r3, [r7, #4]
	if (addr >= 0 && addr < size) {
10004cc0:	687b      	ldr	r3, [r7, #4]
10004cc2:	2b00      	cmp	r3, #0
10004cc4:	db09      	blt.n	10004cda <rpmsg_set_address+0x2e>
10004cc6:	687a      	ldr	r2, [r7, #4]
10004cc8:	68bb      	ldr	r3, [r7, #8]
10004cca:	429a      	cmp	r2, r3
10004ccc:	da05      	bge.n	10004cda <rpmsg_set_address+0x2e>
		metal_bitmap_set_bit(bitmap, addr);
10004cce:	6879      	ldr	r1, [r7, #4]
10004cd0:	68f8      	ldr	r0, [r7, #12]
10004cd2:	f7ff fee9 	bl	10004aa8 <metal_bitmap_set_bit>
		return RPMSG_SUCCESS;
10004cd6:	2300      	movs	r3, #0
10004cd8:	e000      	b.n	10004cdc <rpmsg_set_address+0x30>
	} else {
		return RPMSG_ERR_PARAM;
10004cda:	4b02      	ldr	r3, [pc, #8]	; (10004ce4 <rpmsg_set_address+0x38>)
	}
}
10004cdc:	4618      	mov	r0, r3
10004cde:	3710      	adds	r7, #16
10004ce0:	46bd      	mov	sp, r7
10004ce2:	bd80      	pop	{r7, pc}
10004ce4:	fffff82d 	.word	0xfffff82d

10004ce8 <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int len,
			      int wait)
{
10004ce8:	b590      	push	{r4, r7, lr}
10004cea:	b089      	sub	sp, #36	; 0x24
10004cec:	af02      	add	r7, sp, #8
10004cee:	60f8      	str	r0, [r7, #12]
10004cf0:	60b9      	str	r1, [r7, #8]
10004cf2:	607a      	str	r2, [r7, #4]
10004cf4:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY)
10004cf6:	68fb      	ldr	r3, [r7, #12]
10004cf8:	2b00      	cmp	r3, #0
10004cfa:	d00a      	beq.n	10004d12 <rpmsg_send_offchannel_raw+0x2a>
10004cfc:	68fb      	ldr	r3, [r7, #12]
10004cfe:	6a1b      	ldr	r3, [r3, #32]
10004d00:	2b00      	cmp	r3, #0
10004d02:	d006      	beq.n	10004d12 <rpmsg_send_offchannel_raw+0x2a>
10004d04:	683b      	ldr	r3, [r7, #0]
10004d06:	2b00      	cmp	r3, #0
10004d08:	d003      	beq.n	10004d12 <rpmsg_send_offchannel_raw+0x2a>
10004d0a:	687b      	ldr	r3, [r7, #4]
10004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004d10:	d101      	bne.n	10004d16 <rpmsg_send_offchannel_raw+0x2e>
		return RPMSG_ERR_PARAM;
10004d12:	4b0d      	ldr	r3, [pc, #52]	; (10004d48 <rpmsg_send_offchannel_raw+0x60>)
10004d14:	e014      	b.n	10004d40 <rpmsg_send_offchannel_raw+0x58>

	rdev = ept->rdev;
10004d16:	68fb      	ldr	r3, [r7, #12]
10004d18:	6a1b      	ldr	r3, [r3, #32]
10004d1a:	617b      	str	r3, [r7, #20]

	if (rdev->ops.send_offchannel_raw)
10004d1c:	697b      	ldr	r3, [r7, #20]
10004d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10004d20:	2b00      	cmp	r3, #0
10004d22:	d00c      	beq.n	10004d3e <rpmsg_send_offchannel_raw+0x56>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
10004d24:	697b      	ldr	r3, [r7, #20]
10004d26:	6e1c      	ldr	r4, [r3, #96]	; 0x60
10004d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10004d2a:	9301      	str	r3, [sp, #4]
10004d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
10004d2e:	9300      	str	r3, [sp, #0]
10004d30:	683b      	ldr	r3, [r7, #0]
10004d32:	687a      	ldr	r2, [r7, #4]
10004d34:	68b9      	ldr	r1, [r7, #8]
10004d36:	6978      	ldr	r0, [r7, #20]
10004d38:	47a0      	blx	r4
10004d3a:	4603      	mov	r3, r0
10004d3c:	e000      	b.n	10004d40 <rpmsg_send_offchannel_raw+0x58>
						     len, wait);

	return RPMSG_ERR_PARAM;
10004d3e:	4b02      	ldr	r3, [pc, #8]	; (10004d48 <rpmsg_send_offchannel_raw+0x60>)
}
10004d40:	4618      	mov	r0, r3
10004d42:	371c      	adds	r7, #28
10004d44:	46bd      	mov	sp, r7
10004d46:	bd90      	pop	{r4, r7, pc}
10004d48:	fffff82d 	.word	0xfffff82d

10004d4c <rpmsg_send_ns_message>:

int rpmsg_send_ns_message(struct rpmsg_endpoint *ept, unsigned long flags)
{
10004d4c:	b580      	push	{r7, lr}
10004d4e:	b090      	sub	sp, #64	; 0x40
10004d50:	af02      	add	r7, sp, #8
10004d52:	6078      	str	r0, [r7, #4]
10004d54:	6039      	str	r1, [r7, #0]
	struct rpmsg_ns_msg ns_msg;
	int ret;

	ns_msg.flags = flags;
10004d56:	683b      	ldr	r3, [r7, #0]
10004d58:	633b      	str	r3, [r7, #48]	; 0x30
	ns_msg.addr = ept->addr;
10004d5a:	687b      	ldr	r3, [r7, #4]
10004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
10004d60:	6879      	ldr	r1, [r7, #4]
10004d62:	f107 030c 	add.w	r3, r7, #12
10004d66:	2220      	movs	r2, #32
10004d68:	4618      	mov	r0, r3
10004d6a:	f001 fbca 	bl	10006502 <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
10004d6e:	687b      	ldr	r3, [r7, #4]
10004d70:	6a59      	ldr	r1, [r3, #36]	; 0x24
10004d72:	f107 030c 	add.w	r3, r7, #12
10004d76:	2201      	movs	r2, #1
10004d78:	9201      	str	r2, [sp, #4]
10004d7a:	2228      	movs	r2, #40	; 0x28
10004d7c:	9200      	str	r2, [sp, #0]
10004d7e:	2235      	movs	r2, #53	; 0x35
10004d80:	6878      	ldr	r0, [r7, #4]
10004d82:	f7ff ffb1 	bl	10004ce8 <rpmsg_send_offchannel_raw>
10004d86:	6378      	str	r0, [r7, #52]	; 0x34
					RPMSG_NS_EPT_ADDR,
					&ns_msg, sizeof(ns_msg), true);
	if (ret < 0)
10004d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10004d8a:	2b00      	cmp	r3, #0
10004d8c:	da01      	bge.n	10004d92 <rpmsg_send_ns_message+0x46>
		return ret;
10004d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10004d90:	e000      	b.n	10004d94 <rpmsg_send_ns_message+0x48>
	else
		return RPMSG_SUCCESS;
10004d92:	2300      	movs	r3, #0
}
10004d94:	4618      	mov	r0, r3
10004d96:	3738      	adds	r7, #56	; 0x38
10004d98:	46bd      	mov	sp, r7
10004d9a:	bd80      	pop	{r7, pc}

10004d9c <rpmsg_get_endpoint>:
}

struct rpmsg_endpoint *rpmsg_get_endpoint(struct rpmsg_device *rdev,
					  const char *name, uint32_t addr,
					  uint32_t dest_addr)
{
10004d9c:	b580      	push	{r7, lr}
10004d9e:	b088      	sub	sp, #32
10004da0:	af00      	add	r7, sp, #0
10004da2:	60f8      	str	r0, [r7, #12]
10004da4:	60b9      	str	r1, [r7, #8]
10004da6:	607a      	str	r2, [r7, #4]
10004da8:	603b      	str	r3, [r7, #0]
	struct metal_list *node;
	struct rpmsg_endpoint *ept;

	metal_list_for_each(&rdev->endpoints, node) {
10004daa:	68fb      	ldr	r3, [r7, #12]
10004dac:	681b      	ldr	r3, [r3, #0]
10004dae:	61fb      	str	r3, [r7, #28]
10004db0:	e04b      	b.n	10004e4a <rpmsg_get_endpoint+0xae>
		int name_match = 0;
10004db2:	2300      	movs	r3, #0
10004db4:	61bb      	str	r3, [r7, #24]

		ept = metal_container_of(node, struct rpmsg_endpoint, node);
10004db6:	69fb      	ldr	r3, [r7, #28]
10004db8:	3b34      	subs	r3, #52	; 0x34
10004dba:	617b      	str	r3, [r7, #20]
		/* try to get by local address only */
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
10004dbc:	687b      	ldr	r3, [r7, #4]
10004dbe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004dc2:	d006      	beq.n	10004dd2 <rpmsg_get_endpoint+0x36>
10004dc4:	697b      	ldr	r3, [r7, #20]
10004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004dc8:	687a      	ldr	r2, [r7, #4]
10004dca:	429a      	cmp	r2, r3
10004dcc:	d101      	bne.n	10004dd2 <rpmsg_get_endpoint+0x36>
			return ept;
10004dce:	697b      	ldr	r3, [r7, #20]
10004dd0:	e040      	b.n	10004e54 <rpmsg_get_endpoint+0xb8>
		/* try to find match on local end remote address */
		if (addr == ept->addr && dest_addr == ept->dest_addr)
10004dd2:	697b      	ldr	r3, [r7, #20]
10004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004dd6:	687a      	ldr	r2, [r7, #4]
10004dd8:	429a      	cmp	r2, r3
10004dda:	d106      	bne.n	10004dea <rpmsg_get_endpoint+0x4e>
10004ddc:	697b      	ldr	r3, [r7, #20]
10004dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004de0:	683a      	ldr	r2, [r7, #0]
10004de2:	429a      	cmp	r2, r3
10004de4:	d101      	bne.n	10004dea <rpmsg_get_endpoint+0x4e>
			return ept;
10004de6:	697b      	ldr	r3, [r7, #20]
10004de8:	e034      	b.n	10004e54 <rpmsg_get_endpoint+0xb8>
		/* else use name service and destination address */
		if (name)
10004dea:	68bb      	ldr	r3, [r7, #8]
10004dec:	2b00      	cmp	r3, #0
10004dee:	d00c      	beq.n	10004e0a <rpmsg_get_endpoint+0x6e>
			name_match = !strncmp(ept->name, name,
10004df0:	697b      	ldr	r3, [r7, #20]
10004df2:	2220      	movs	r2, #32
10004df4:	68b9      	ldr	r1, [r7, #8]
10004df6:	4618      	mov	r0, r3
10004df8:	f001 fb71 	bl	100064de <strncmp>
10004dfc:	4603      	mov	r3, r0
10004dfe:	2b00      	cmp	r3, #0
10004e00:	bf0c      	ite	eq
10004e02:	2301      	moveq	r3, #1
10004e04:	2300      	movne	r3, #0
10004e06:	b2db      	uxtb	r3, r3
10004e08:	61bb      	str	r3, [r7, #24]
					      sizeof(ept->name));
		if (!name || !name_match)
10004e0a:	68bb      	ldr	r3, [r7, #8]
10004e0c:	2b00      	cmp	r3, #0
10004e0e:	d018      	beq.n	10004e42 <rpmsg_get_endpoint+0xa6>
10004e10:	69bb      	ldr	r3, [r7, #24]
10004e12:	2b00      	cmp	r3, #0
10004e14:	d015      	beq.n	10004e42 <rpmsg_get_endpoint+0xa6>
			continue;
		/* destination address is known, equal to ept remote address */
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
10004e16:	683b      	ldr	r3, [r7, #0]
10004e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004e1c:	d006      	beq.n	10004e2c <rpmsg_get_endpoint+0x90>
10004e1e:	697b      	ldr	r3, [r7, #20]
10004e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004e22:	683a      	ldr	r2, [r7, #0]
10004e24:	429a      	cmp	r2, r3
10004e26:	d101      	bne.n	10004e2c <rpmsg_get_endpoint+0x90>
			return ept;
10004e28:	697b      	ldr	r3, [r7, #20]
10004e2a:	e013      	b.n	10004e54 <rpmsg_get_endpoint+0xb8>
		/* ept is registered but not associated to remote ept */
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
10004e2c:	687b      	ldr	r3, [r7, #4]
10004e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004e32:	d107      	bne.n	10004e44 <rpmsg_get_endpoint+0xa8>
10004e34:	697b      	ldr	r3, [r7, #20]
10004e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004e38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004e3c:	d102      	bne.n	10004e44 <rpmsg_get_endpoint+0xa8>
			return ept;
10004e3e:	697b      	ldr	r3, [r7, #20]
10004e40:	e008      	b.n	10004e54 <rpmsg_get_endpoint+0xb8>
			continue;
10004e42:	bf00      	nop
	metal_list_for_each(&rdev->endpoints, node) {
10004e44:	69fb      	ldr	r3, [r7, #28]
10004e46:	681b      	ldr	r3, [r3, #0]
10004e48:	61fb      	str	r3, [r7, #28]
10004e4a:	68fb      	ldr	r3, [r7, #12]
10004e4c:	69fa      	ldr	r2, [r7, #28]
10004e4e:	429a      	cmp	r2, r3
10004e50:	d1af      	bne.n	10004db2 <rpmsg_get_endpoint+0x16>
	}
	return NULL;
10004e52:	2300      	movs	r3, #0
}
10004e54:	4618      	mov	r0, r3
10004e56:	3720      	adds	r7, #32
10004e58:	46bd      	mov	sp, r7
10004e5a:	bd80      	pop	{r7, pc}

10004e5c <rpmsg_unregister_endpoint>:

static void rpmsg_unregister_endpoint(struct rpmsg_endpoint *ept)
{
10004e5c:	b580      	push	{r7, lr}
10004e5e:	b084      	sub	sp, #16
10004e60:	af00      	add	r7, sp, #0
10004e62:	6078      	str	r0, [r7, #4]
	struct rpmsg_device *rdev = ept->rdev;
10004e64:	687b      	ldr	r3, [r7, #4]
10004e66:	6a1b      	ldr	r3, [r3, #32]
10004e68:	60fb      	str	r3, [r7, #12]

	metal_mutex_acquire(&rdev->lock);
10004e6a:	68fb      	ldr	r3, [r7, #12]
10004e6c:	3358      	adds	r3, #88	; 0x58
10004e6e:	4618      	mov	r0, r3
10004e70:	f7ff fdc3 	bl	100049fa <metal_mutex_acquire>
	if (ept->addr != RPMSG_ADDR_ANY)
10004e74:	687b      	ldr	r3, [r7, #4]
10004e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004e78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004e7c:	d008      	beq.n	10004e90 <rpmsg_unregister_endpoint+0x34>
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10004e7e:	68fb      	ldr	r3, [r7, #12]
10004e80:	f103 0048 	add.w	r0, r3, #72	; 0x48
				      ept->addr);
10004e84:	687b      	ldr	r3, [r7, #4]
10004e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10004e88:	461a      	mov	r2, r3
10004e8a:	2180      	movs	r1, #128	; 0x80
10004e8c:	f7ff fed7 	bl	10004c3e <rpmsg_release_address>
	metal_list_del(&ept->node);
10004e90:	687b      	ldr	r3, [r7, #4]
10004e92:	3334      	adds	r3, #52	; 0x34
10004e94:	4618      	mov	r0, r3
10004e96:	f7ff fded 	bl	10004a74 <metal_list_del>
	ept->rdev = NULL;
10004e9a:	687b      	ldr	r3, [r7, #4]
10004e9c:	2200      	movs	r2, #0
10004e9e:	621a      	str	r2, [r3, #32]
	metal_mutex_release(&rdev->lock);
10004ea0:	68fb      	ldr	r3, [r7, #12]
10004ea2:	3358      	adds	r3, #88	; 0x58
10004ea4:	4618      	mov	r0, r3
10004ea6:	f7ff fdb3 	bl	10004a10 <metal_mutex_release>
}
10004eaa:	bf00      	nop
10004eac:	3710      	adds	r7, #16
10004eae:	46bd      	mov	sp, r7
10004eb0:	bd80      	pop	{r7, pc}

10004eb2 <rpmsg_register_endpoint>:

void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept)
{
10004eb2:	b580      	push	{r7, lr}
10004eb4:	b082      	sub	sp, #8
10004eb6:	af00      	add	r7, sp, #0
10004eb8:	6078      	str	r0, [r7, #4]
10004eba:	6039      	str	r1, [r7, #0]
	ept->rdev = rdev;
10004ebc:	683b      	ldr	r3, [r7, #0]
10004ebe:	687a      	ldr	r2, [r7, #4]
10004ec0:	621a      	str	r2, [r3, #32]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
10004ec2:	687a      	ldr	r2, [r7, #4]
10004ec4:	683b      	ldr	r3, [r7, #0]
10004ec6:	3334      	adds	r3, #52	; 0x34
10004ec8:	4619      	mov	r1, r3
10004eca:	4610      	mov	r0, r2
10004ecc:	f7ff fdc5 	bl	10004a5a <metal_list_add_tail>
}
10004ed0:	bf00      	nop
10004ed2:	3708      	adds	r7, #8
10004ed4:	46bd      	mov	sp, r7
10004ed6:	bd80      	pop	{r7, pc}

10004ed8 <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
10004ed8:	b580      	push	{r7, lr}
10004eda:	b088      	sub	sp, #32
10004edc:	af02      	add	r7, sp, #8
10004ede:	60f8      	str	r0, [r7, #12]
10004ee0:	60b9      	str	r1, [r7, #8]
10004ee2:	607a      	str	r2, [r7, #4]
10004ee4:	603b      	str	r3, [r7, #0]
	int status = RPMSG_SUCCESS;
10004ee6:	2300      	movs	r3, #0
10004ee8:	617b      	str	r3, [r7, #20]
	uint32_t addr = src;
10004eea:	683b      	ldr	r3, [r7, #0]
10004eec:	613b      	str	r3, [r7, #16]

	if (!ept)
10004eee:	68fb      	ldr	r3, [r7, #12]
10004ef0:	2b00      	cmp	r3, #0
10004ef2:	d101      	bne.n	10004ef8 <rpmsg_create_ept+0x20>
		return RPMSG_ERR_PARAM;
10004ef4:	4b37      	ldr	r3, [pc, #220]	; (10004fd4 <rpmsg_create_ept+0xfc>)
10004ef6:	e068      	b.n	10004fca <rpmsg_create_ept+0xf2>

	metal_mutex_acquire(&rdev->lock);
10004ef8:	68bb      	ldr	r3, [r7, #8]
10004efa:	3358      	adds	r3, #88	; 0x58
10004efc:	4618      	mov	r0, r3
10004efe:	f7ff fd7c 	bl	100049fa <metal_mutex_acquire>
	if (src == RPMSG_ADDR_ANY) {
10004f02:	683b      	ldr	r3, [r7, #0]
10004f04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004f08:	d10d      	bne.n	10004f26 <rpmsg_create_ept+0x4e>
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
10004f0a:	68bb      	ldr	r3, [r7, #8]
10004f0c:	3348      	adds	r3, #72	; 0x48
10004f0e:	2180      	movs	r1, #128	; 0x80
10004f10:	4618      	mov	r0, r3
10004f12:	f7ff fe73 	bl	10004bfc <rpmsg_get_address>
10004f16:	6138      	str	r0, [r7, #16]
		if (addr == RPMSG_ADDR_ANY) {
10004f18:	693b      	ldr	r3, [r7, #16]
10004f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004f1e:	d11f      	bne.n	10004f60 <rpmsg_create_ept+0x88>
			status = RPMSG_ERR_ADDR;
10004f20:	4b2d      	ldr	r3, [pc, #180]	; (10004fd8 <rpmsg_create_ept+0x100>)
10004f22:	617b      	str	r3, [r7, #20]
			goto ret_status;
10004f24:	e04b      	b.n	10004fbe <rpmsg_create_ept+0xe6>
		}
	} else if (src >= RPMSG_RESERVED_ADDRESSES) {
10004f26:	683b      	ldr	r3, [r7, #0]
10004f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
10004f2c:	d318      	bcc.n	10004f60 <rpmsg_create_ept+0x88>
		status = rpmsg_is_address_set(rdev->bitmap,
10004f2e:	68bb      	ldr	r3, [r7, #8]
10004f30:	3348      	adds	r3, #72	; 0x48
10004f32:	683a      	ldr	r2, [r7, #0]
10004f34:	2180      	movs	r1, #128	; 0x80
10004f36:	4618      	mov	r0, r3
10004f38:	f7ff fe9a 	bl	10004c70 <rpmsg_is_address_set>
10004f3c:	6178      	str	r0, [r7, #20]
					      RPMSG_ADDR_BMP_SIZE, src);
		if (!status) {
10004f3e:	697b      	ldr	r3, [r7, #20]
10004f40:	2b00      	cmp	r3, #0
10004f42:	d107      	bne.n	10004f54 <rpmsg_create_ept+0x7c>
			/* Mark the address as used in the address bitmap. */
			rpmsg_set_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
10004f44:	68bb      	ldr	r3, [r7, #8]
10004f46:	3348      	adds	r3, #72	; 0x48
10004f48:	683a      	ldr	r2, [r7, #0]
10004f4a:	2180      	movs	r1, #128	; 0x80
10004f4c:	4618      	mov	r0, r3
10004f4e:	f7ff fead 	bl	10004cac <rpmsg_set_address>
10004f52:	e005      	b.n	10004f60 <rpmsg_create_ept+0x88>
					  src);
		} else if (status > 0) {
10004f54:	697b      	ldr	r3, [r7, #20]
10004f56:	2b00      	cmp	r3, #0
10004f58:	dd30      	ble.n	10004fbc <rpmsg_create_ept+0xe4>
			status = RPMSG_ERR_ADDR;
10004f5a:	4b1f      	ldr	r3, [pc, #124]	; (10004fd8 <rpmsg_create_ept+0x100>)
10004f5c:	617b      	str	r3, [r7, #20]
			goto ret_status;
10004f5e:	e02e      	b.n	10004fbe <rpmsg_create_ept+0xe6>
		 * 1.Trust the author of predefined service
		 * 2.Simplify the tracking implementation
		 */
	}

	rpmsg_initialize_ept(ept, name, addr, dest, cb, unbind_cb);
10004f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
10004f62:	9301      	str	r3, [sp, #4]
10004f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10004f66:	9300      	str	r3, [sp, #0]
10004f68:	6a3b      	ldr	r3, [r7, #32]
10004f6a:	693a      	ldr	r2, [r7, #16]
10004f6c:	6879      	ldr	r1, [r7, #4]
10004f6e:	68f8      	ldr	r0, [r7, #12]
10004f70:	f7ff fe20 	bl	10004bb4 <rpmsg_initialize_ept>
	rpmsg_register_endpoint(rdev, ept);
10004f74:	68f9      	ldr	r1, [r7, #12]
10004f76:	68b8      	ldr	r0, [r7, #8]
10004f78:	f7ff ff9b 	bl	10004eb2 <rpmsg_register_endpoint>
	metal_mutex_release(&rdev->lock);
10004f7c:	68bb      	ldr	r3, [r7, #8]
10004f7e:	3358      	adds	r3, #88	; 0x58
10004f80:	4618      	mov	r0, r3
10004f82:	f7ff fd45 	bl	10004a10 <metal_mutex_release>

	/* Send NS announcement to remote processor */
	if (ept->name[0] && rdev->support_ns &&
10004f86:	68fb      	ldr	r3, [r7, #12]
10004f88:	781b      	ldrb	r3, [r3, #0]
10004f8a:	2b00      	cmp	r3, #0
10004f8c:	d00e      	beq.n	10004fac <rpmsg_create_ept+0xd4>
10004f8e:	68bb      	ldr	r3, [r7, #8]
10004f90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
10004f94:	2b00      	cmp	r3, #0
10004f96:	d009      	beq.n	10004fac <rpmsg_create_ept+0xd4>
	    ept->dest_addr == RPMSG_ADDR_ANY)
10004f98:	68fb      	ldr	r3, [r7, #12]
10004f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if (ept->name[0] && rdev->support_ns &&
10004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10004fa0:	d104      	bne.n	10004fac <rpmsg_create_ept+0xd4>
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
10004fa2:	2100      	movs	r1, #0
10004fa4:	68f8      	ldr	r0, [r7, #12]
10004fa6:	f7ff fed1 	bl	10004d4c <rpmsg_send_ns_message>
10004faa:	6178      	str	r0, [r7, #20]

	if (status)
10004fac:	697b      	ldr	r3, [r7, #20]
10004fae:	2b00      	cmp	r3, #0
10004fb0:	d002      	beq.n	10004fb8 <rpmsg_create_ept+0xe0>
		rpmsg_unregister_endpoint(ept);
10004fb2:	68f8      	ldr	r0, [r7, #12]
10004fb4:	f7ff ff52 	bl	10004e5c <rpmsg_unregister_endpoint>
	return status;
10004fb8:	697b      	ldr	r3, [r7, #20]
10004fba:	e006      	b.n	10004fca <rpmsg_create_ept+0xf2>
			goto ret_status;
10004fbc:	bf00      	nop

ret_status:
	metal_mutex_release(&rdev->lock);
10004fbe:	68bb      	ldr	r3, [r7, #8]
10004fc0:	3358      	adds	r3, #88	; 0x58
10004fc2:	4618      	mov	r0, r3
10004fc4:	f7ff fd24 	bl	10004a10 <metal_mutex_release>
	return status;
10004fc8:	697b      	ldr	r3, [r7, #20]
}
10004fca:	4618      	mov	r0, r3
10004fcc:	3718      	adds	r7, #24
10004fce:	46bd      	mov	sp, r7
10004fd0:	bd80      	pop	{r7, pc}
10004fd2:	bf00      	nop
10004fd4:	fffff82d 	.word	0xfffff82d
10004fd8:	fffff829 	.word	0xfffff829

10004fdc <__metal_sleep_usec>:
#ifdef __cplusplus
extern "C" {
#endif

static inline int __metal_sleep_usec(unsigned int usec)
{
10004fdc:	b480      	push	{r7}
10004fde:	b083      	sub	sp, #12
10004fe0:	af00      	add	r7, sp, #0
10004fe2:	6078      	str	r0, [r7, #4]
	metal_unused(usec);
	/* Fix me */
	return 0;
10004fe4:	2300      	movs	r3, #0
}
10004fe6:	4618      	mov	r0, r3
10004fe8:	370c      	adds	r7, #12
10004fea:	46bd      	mov	sp, r7
10004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
10004ff0:	4770      	bx	lr

10004ff2 <metal_sleep_usec>:
 *
 * @param[in]  usec      microsecond intervals
 * @return     0 on success, non-zero for failures
 */
static inline int metal_sleep_usec(unsigned int usec)
{
10004ff2:	b580      	push	{r7, lr}
10004ff4:	b082      	sub	sp, #8
10004ff6:	af00      	add	r7, sp, #0
10004ff8:	6078      	str	r0, [r7, #4]
	return __metal_sleep_usec(usec);
10004ffa:	6878      	ldr	r0, [r7, #4]
10004ffc:	f7ff ffee 	bl	10004fdc <__metal_sleep_usec>
10005000:	4603      	mov	r3, r0
}
10005002:	4618      	mov	r0, r3
10005004:	3708      	adds	r7, #8
10005006:	46bd      	mov	sp, r7
10005008:	bd80      	pop	{r7, pc}

1000500a <metal_list_init>:
{
1000500a:	b480      	push	{r7}
1000500c:	b083      	sub	sp, #12
1000500e:	af00      	add	r7, sp, #0
10005010:	6078      	str	r0, [r7, #4]
	list->prev = list;
10005012:	687b      	ldr	r3, [r7, #4]
10005014:	687a      	ldr	r2, [r7, #4]
10005016:	605a      	str	r2, [r3, #4]
	list->next = list;
10005018:	687b      	ldr	r3, [r7, #4]
1000501a:	687a      	ldr	r2, [r7, #4]
1000501c:	601a      	str	r2, [r3, #0]
}
1000501e:	bf00      	nop
10005020:	370c      	adds	r7, #12
10005022:	46bd      	mov	sp, r7
10005024:	f85d 7b04 	ldr.w	r7, [sp], #4
10005028:	4770      	bx	lr

1000502a <metal_io_virt_to_offset>:
{
1000502a:	b480      	push	{r7}
1000502c:	b085      	sub	sp, #20
1000502e:	af00      	add	r7, sp, #0
10005030:	6078      	str	r0, [r7, #4]
10005032:	6039      	str	r1, [r7, #0]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
10005034:	683b      	ldr	r3, [r7, #0]
10005036:	687a      	ldr	r2, [r7, #4]
10005038:	6812      	ldr	r2, [r2, #0]
1000503a:	1a9b      	subs	r3, r3, r2
1000503c:	60fb      	str	r3, [r7, #12]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
1000503e:	687b      	ldr	r3, [r7, #4]
10005040:	689b      	ldr	r3, [r3, #8]
10005042:	68fa      	ldr	r2, [r7, #12]
10005044:	429a      	cmp	r2, r3
10005046:	d201      	bcs.n	1000504c <metal_io_virt_to_offset+0x22>
10005048:	68fb      	ldr	r3, [r7, #12]
1000504a:	e001      	b.n	10005050 <metal_io_virt_to_offset+0x26>
1000504c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
10005050:	4618      	mov	r0, r3
10005052:	3714      	adds	r7, #20
10005054:	46bd      	mov	sp, r7
10005056:	f85d 7b04 	ldr.w	r7, [sp], #4
1000505a:	4770      	bx	lr

1000505c <__metal_mutex_init>:
{
1000505c:	b480      	push	{r7}
1000505e:	b085      	sub	sp, #20
10005060:	af00      	add	r7, sp, #0
10005062:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
10005064:	687b      	ldr	r3, [r7, #4]
10005066:	60fb      	str	r3, [r7, #12]
10005068:	2300      	movs	r3, #0
1000506a:	60bb      	str	r3, [r7, #8]
1000506c:	68bb      	ldr	r3, [r7, #8]
1000506e:	461a      	mov	r2, r3
10005070:	68fb      	ldr	r3, [r7, #12]
10005072:	f3bf 8f5b 	dmb	ish
10005076:	601a      	str	r2, [r3, #0]
10005078:	f3bf 8f5b 	dmb	ish
}
1000507c:	bf00      	nop
1000507e:	3714      	adds	r7, #20
10005080:	46bd      	mov	sp, r7
10005082:	f85d 7b04 	ldr.w	r7, [sp], #4
10005086:	4770      	bx	lr

10005088 <__metal_mutex_acquire>:
{
10005088:	b490      	push	{r4, r7}
1000508a:	b086      	sub	sp, #24
1000508c:	af00      	add	r7, sp, #0
1000508e:	6078      	str	r0, [r7, #4]
	int unlocked = METAL_MUTEX_UNLOCKED;
10005090:	2300      	movs	r3, #0
10005092:	613b      	str	r3, [r7, #16]
	while (!atomic_compare_exchange_weak(&mutex->v, &unlocked,
10005094:	bf00      	nop
10005096:	687b      	ldr	r3, [r7, #4]
10005098:	617b      	str	r3, [r7, #20]
1000509a:	2301      	movs	r3, #1
1000509c:	60fb      	str	r3, [r7, #12]
1000509e:	68fb      	ldr	r3, [r7, #12]
100050a0:	461c      	mov	r4, r3
100050a2:	697a      	ldr	r2, [r7, #20]
100050a4:	f107 0310 	add.w	r3, r7, #16
100050a8:	6818      	ldr	r0, [r3, #0]
100050aa:	f3bf 8f5b 	dmb	ish
100050ae:	e852 1f00 	ldrex	r1, [r2]
100050b2:	4281      	cmp	r1, r0
100050b4:	d103      	bne.n	100050be <__metal_mutex_acquire+0x36>
100050b6:	e842 4c00 	strex	ip, r4, [r2]
100050ba:	f1bc 0f00 	cmp.w	ip, #0
100050be:	f3bf 8f5b 	dmb	ish
100050c2:	bf0c      	ite	eq
100050c4:	2201      	moveq	r2, #1
100050c6:	2200      	movne	r2, #0
100050c8:	2a00      	cmp	r2, #0
100050ca:	d100      	bne.n	100050ce <__metal_mutex_acquire+0x46>
100050cc:	6019      	str	r1, [r3, #0]
100050ce:	4613      	mov	r3, r2
100050d0:	f083 0301 	eor.w	r3, r3, #1
100050d4:	b2db      	uxtb	r3, r3
100050d6:	2b00      	cmp	r3, #0
100050d8:	d1dd      	bne.n	10005096 <__metal_mutex_acquire+0xe>
}
100050da:	bf00      	nop
100050dc:	bf00      	nop
100050de:	3718      	adds	r7, #24
100050e0:	46bd      	mov	sp, r7
100050e2:	bc90      	pop	{r4, r7}
100050e4:	4770      	bx	lr

100050e6 <__metal_mutex_release>:
{
100050e6:	b480      	push	{r7}
100050e8:	b085      	sub	sp, #20
100050ea:	af00      	add	r7, sp, #0
100050ec:	6078      	str	r0, [r7, #4]
	atomic_store(&mutex->v, METAL_MUTEX_UNLOCKED);
100050ee:	687b      	ldr	r3, [r7, #4]
100050f0:	60fb      	str	r3, [r7, #12]
100050f2:	2300      	movs	r3, #0
100050f4:	60bb      	str	r3, [r7, #8]
100050f6:	68bb      	ldr	r3, [r7, #8]
100050f8:	461a      	mov	r2, r3
100050fa:	68fb      	ldr	r3, [r7, #12]
100050fc:	f3bf 8f5b 	dmb	ish
10005100:	601a      	str	r2, [r3, #0]
10005102:	f3bf 8f5b 	dmb	ish
}
10005106:	bf00      	nop
10005108:	3714      	adds	r7, #20
1000510a:	46bd      	mov	sp, r7
1000510c:	f85d 7b04 	ldr.w	r7, [sp], #4
10005110:	4770      	bx	lr

10005112 <metal_mutex_init>:
{
10005112:	b580      	push	{r7, lr}
10005114:	b082      	sub	sp, #8
10005116:	af00      	add	r7, sp, #0
10005118:	6078      	str	r0, [r7, #4]
	__metal_mutex_init(mutex);
1000511a:	6878      	ldr	r0, [r7, #4]
1000511c:	f7ff ff9e 	bl	1000505c <__metal_mutex_init>
}
10005120:	bf00      	nop
10005122:	3708      	adds	r7, #8
10005124:	46bd      	mov	sp, r7
10005126:	bd80      	pop	{r7, pc}

10005128 <metal_mutex_acquire>:
{
10005128:	b580      	push	{r7, lr}
1000512a:	b082      	sub	sp, #8
1000512c:	af00      	add	r7, sp, #0
1000512e:	6078      	str	r0, [r7, #4]
	__metal_mutex_acquire(mutex);
10005130:	6878      	ldr	r0, [r7, #4]
10005132:	f7ff ffa9 	bl	10005088 <__metal_mutex_acquire>
}
10005136:	bf00      	nop
10005138:	3708      	adds	r7, #8
1000513a:	46bd      	mov	sp, r7
1000513c:	bd80      	pop	{r7, pc}

1000513e <metal_mutex_release>:
{
1000513e:	b580      	push	{r7, lr}
10005140:	b082      	sub	sp, #8
10005142:	af00      	add	r7, sp, #0
10005144:	6078      	str	r0, [r7, #4]
	__metal_mutex_release(mutex);
10005146:	6878      	ldr	r0, [r7, #4]
10005148:	f7ff ffcd 	bl	100050e6 <__metal_mutex_release>
}
1000514c:	bf00      	nop
1000514e:	3708      	adds	r7, #8
10005150:	46bd      	mov	sp, r7
10005152:	bd80      	pop	{r7, pc}

10005154 <rpmsg_virtio_get_role>:
#define RPMSG_REMOTE	VIRTIO_DEV_SLAVE
#define RPMSG_MASTER	VIRTIO_DEV_MASTER

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
10005154:	b480      	push	{r7}
10005156:	b083      	sub	sp, #12
10005158:	af00      	add	r7, sp, #0
1000515a:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->role;
1000515c:	687b      	ldr	r3, [r7, #4]
1000515e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
10005160:	699b      	ldr	r3, [r3, #24]
}
10005162:	4618      	mov	r0, r3
10005164:	370c      	adds	r7, #12
10005166:	46bd      	mov	sp, r7
10005168:	f85d 7b04 	ldr.w	r7, [sp], #4
1000516c:	4770      	bx	lr

1000516e <rpmsg_virtio_set_status>:

static inline void rpmsg_virtio_set_status(struct rpmsg_virtio_device *rvdev,
					   uint8_t status)
{
1000516e:	b580      	push	{r7, lr}
10005170:	b082      	sub	sp, #8
10005172:	af00      	add	r7, sp, #0
10005174:	6078      	str	r0, [r7, #4]
10005176:	460b      	mov	r3, r1
10005178:	70fb      	strb	r3, [r7, #3]
	rvdev->vdev->func->set_status(rvdev->vdev, status);
1000517a:	687b      	ldr	r3, [r7, #4]
1000517c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
1000517e:	6a1b      	ldr	r3, [r3, #32]
10005180:	685b      	ldr	r3, [r3, #4]
10005182:	687a      	ldr	r2, [r7, #4]
10005184:	6f92      	ldr	r2, [r2, #120]	; 0x78
10005186:	78f9      	ldrb	r1, [r7, #3]
10005188:	4610      	mov	r0, r2
1000518a:	4798      	blx	r3
}
1000518c:	bf00      	nop
1000518e:	3708      	adds	r7, #8
10005190:	46bd      	mov	sp, r7
10005192:	bd80      	pop	{r7, pc}

10005194 <rpmsg_virtio_get_status>:

static inline uint8_t rpmsg_virtio_get_status(struct rpmsg_virtio_device *rvdev)
{
10005194:	b580      	push	{r7, lr}
10005196:	b082      	sub	sp, #8
10005198:	af00      	add	r7, sp, #0
1000519a:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_status(rvdev->vdev);
1000519c:	687b      	ldr	r3, [r7, #4]
1000519e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
100051a0:	6a1b      	ldr	r3, [r3, #32]
100051a2:	681b      	ldr	r3, [r3, #0]
100051a4:	687a      	ldr	r2, [r7, #4]
100051a6:	6f92      	ldr	r2, [r2, #120]	; 0x78
100051a8:	4610      	mov	r0, r2
100051aa:	4798      	blx	r3
100051ac:	4603      	mov	r3, r0
}
100051ae:	4618      	mov	r0, r3
100051b0:	3708      	adds	r7, #8
100051b2:	46bd      	mov	sp, r7
100051b4:	bd80      	pop	{r7, pc}

100051b6 <rpmsg_virtio_get_features>:

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
100051b6:	b580      	push	{r7, lr}
100051b8:	b082      	sub	sp, #8
100051ba:	af00      	add	r7, sp, #0
100051bc:	6078      	str	r0, [r7, #4]
	return rvdev->vdev->func->get_features(rvdev->vdev);
100051be:	687b      	ldr	r3, [r7, #4]
100051c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
100051c2:	6a1b      	ldr	r3, [r3, #32]
100051c4:	689b      	ldr	r3, [r3, #8]
100051c6:	687a      	ldr	r2, [r7, #4]
100051c8:	6f92      	ldr	r2, [r2, #120]	; 0x78
100051ca:	4610      	mov	r0, r2
100051cc:	4798      	blx	r3
100051ce:	4603      	mov	r3, r0
}
100051d0:	4618      	mov	r0, r3
100051d2:	3708      	adds	r7, #8
100051d4:	46bd      	mov	sp, r7
100051d6:	bd80      	pop	{r7, pc}

100051d8 <rpmsg_virtio_create_virtqueues>:
static inline int
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
100051d8:	b580      	push	{r7, lr}
100051da:	b086      	sub	sp, #24
100051dc:	af02      	add	r7, sp, #8
100051de:	60f8      	str	r0, [r7, #12]
100051e0:	60b9      	str	r1, [r7, #8]
100051e2:	607a      	str	r2, [r7, #4]
100051e4:	603b      	str	r3, [r7, #0]
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
100051e6:	68fb      	ldr	r3, [r7, #12]
100051e8:	6f98      	ldr	r0, [r3, #120]	; 0x78
100051ea:	68b9      	ldr	r1, [r7, #8]
100051ec:	69bb      	ldr	r3, [r7, #24]
100051ee:	9300      	str	r3, [sp, #0]
100051f0:	683b      	ldr	r3, [r7, #0]
100051f2:	687a      	ldr	r2, [r7, #4]
100051f4:	f000 fc08 	bl	10005a08 <virtio_create_virtqueues>
100051f8:	4603      	mov	r3, r0
					callbacks);
}
100051fa:	4618      	mov	r0, r3
100051fc:	3710      	adds	r7, #16
100051fe:	46bd      	mov	sp, r7
10005200:	bd80      	pop	{r7, pc}
	...

10005204 <rpmsg_initialize_ept>:
{
10005204:	b580      	push	{r7, lr}
10005206:	b084      	sub	sp, #16
10005208:	af00      	add	r7, sp, #0
1000520a:	60f8      	str	r0, [r7, #12]
1000520c:	60b9      	str	r1, [r7, #8]
1000520e:	607a      	str	r2, [r7, #4]
10005210:	603b      	str	r3, [r7, #0]
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
10005212:	68f8      	ldr	r0, [r7, #12]
10005214:	68bb      	ldr	r3, [r7, #8]
10005216:	2b00      	cmp	r3, #0
10005218:	d001      	beq.n	1000521e <rpmsg_initialize_ept+0x1a>
1000521a:	68bb      	ldr	r3, [r7, #8]
1000521c:	e000      	b.n	10005220 <rpmsg_initialize_ept+0x1c>
1000521e:	4b0a      	ldr	r3, [pc, #40]	; (10005248 <rpmsg_initialize_ept+0x44>)
10005220:	2220      	movs	r2, #32
10005222:	4619      	mov	r1, r3
10005224:	f001 f96d 	bl	10006502 <strncpy>
	ept->addr = src;
10005228:	68fb      	ldr	r3, [r7, #12]
1000522a:	687a      	ldr	r2, [r7, #4]
1000522c:	625a      	str	r2, [r3, #36]	; 0x24
	ept->dest_addr = dest;
1000522e:	68fb      	ldr	r3, [r7, #12]
10005230:	683a      	ldr	r2, [r7, #0]
10005232:	629a      	str	r2, [r3, #40]	; 0x28
	ept->cb = cb;
10005234:	68fb      	ldr	r3, [r7, #12]
10005236:	69ba      	ldr	r2, [r7, #24]
10005238:	62da      	str	r2, [r3, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
1000523a:	68fb      	ldr	r3, [r7, #12]
1000523c:	69fa      	ldr	r2, [r7, #28]
1000523e:	631a      	str	r2, [r3, #48]	; 0x30
}
10005240:	bf00      	nop
10005242:	3710      	adds	r7, #16
10005244:	46bd      	mov	sp, r7
10005246:	bd80      	pop	{r7, pc}
10005248:	10007560 	.word	0x10007560

1000524c <rpmsg_get_ept_from_addr>:
void rpmsg_register_endpoint(struct rpmsg_device *rdev,
			     struct rpmsg_endpoint *ept);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
1000524c:	b580      	push	{r7, lr}
1000524e:	b082      	sub	sp, #8
10005250:	af00      	add	r7, sp, #0
10005252:	6078      	str	r0, [r7, #4]
10005254:	6039      	str	r1, [r7, #0]
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
10005256:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1000525a:	683a      	ldr	r2, [r7, #0]
1000525c:	2100      	movs	r1, #0
1000525e:	6878      	ldr	r0, [r7, #4]
10005260:	f7ff fd9c 	bl	10004d9c <rpmsg_get_endpoint>
10005264:	4603      	mov	r3, r0
}
10005266:	4618      	mov	r0, r3
10005268:	3708      	adds	r7, #8
1000526a:	46bd      	mov	sp, r7
1000526c:	bd80      	pop	{r7, pc}

1000526e <rpmsg_virtio_init_shm_pool>:
}
#endif /*!VIRTIO_SLAVE_ONLY*/

void rpmsg_virtio_init_shm_pool(struct rpmsg_virtio_shm_pool *shpool,
				void *shb, size_t size)
{
1000526e:	b480      	push	{r7}
10005270:	b085      	sub	sp, #20
10005272:	af00      	add	r7, sp, #0
10005274:	60f8      	str	r0, [r7, #12]
10005276:	60b9      	str	r1, [r7, #8]
10005278:	607a      	str	r2, [r7, #4]
	if (!shpool)
1000527a:	68fb      	ldr	r3, [r7, #12]
1000527c:	2b00      	cmp	r3, #0
1000527e:	d009      	beq.n	10005294 <rpmsg_virtio_init_shm_pool+0x26>
		return;
	shpool->base = shb;
10005280:	68fb      	ldr	r3, [r7, #12]
10005282:	68ba      	ldr	r2, [r7, #8]
10005284:	601a      	str	r2, [r3, #0]
	shpool->size = size;
10005286:	68fb      	ldr	r3, [r7, #12]
10005288:	687a      	ldr	r2, [r7, #4]
1000528a:	609a      	str	r2, [r3, #8]
	shpool->avail = size;
1000528c:	68fb      	ldr	r3, [r7, #12]
1000528e:	687a      	ldr	r2, [r7, #4]
10005290:	605a      	str	r2, [r3, #4]
10005292:	e000      	b.n	10005296 <rpmsg_virtio_init_shm_pool+0x28>
		return;
10005294:	bf00      	nop
}
10005296:	3714      	adds	r7, #20
10005298:	46bd      	mov	sp, r7
1000529a:	f85d 7b04 	ldr.w	r7, [sp], #4
1000529e:	4770      	bx	lr

100052a0 <rpmsg_virtio_return_buffer>:
 *
 */
static void rpmsg_virtio_return_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
100052a0:	b580      	push	{r7, lr}
100052a2:	b086      	sub	sp, #24
100052a4:	af00      	add	r7, sp, #0
100052a6:	60f8      	str	r0, [r7, #12]
100052a8:	60b9      	str	r1, [r7, #8]
100052aa:	607a      	str	r2, [r7, #4]
100052ac:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
100052ae:	68f8      	ldr	r0, [r7, #12]
100052b0:	f7ff ff50 	bl	10005154 <rpmsg_virtio_get_role>
100052b4:	6178      	str	r0, [r7, #20]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
	}
#endif /*VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
100052b6:	697b      	ldr	r3, [r7, #20]
100052b8:	2b01      	cmp	r3, #1
100052ba:	d106      	bne.n	100052ca <rpmsg_virtio_return_buffer+0x2a>
		(void)buffer;
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
100052bc:	68fb      	ldr	r3, [r7, #12]
100052be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
100052c0:	8879      	ldrh	r1, [r7, #2]
100052c2:	687a      	ldr	r2, [r7, #4]
100052c4:	4618      	mov	r0, r3
100052c6:	f000 fd71 	bl	10005dac <virtqueue_add_consumed_buffer>
	}
#endif /*VIRTIO_MASTER_ONLY*/
}
100052ca:	bf00      	nop
100052cc:	3718      	adds	r7, #24
100052ce:	46bd      	mov	sp, r7
100052d0:	bd80      	pop	{r7, pc}

100052d2 <rpmsg_virtio_enqueue_buffer>:
 * @return - status of function execution
 */
static int rpmsg_virtio_enqueue_buffer(struct rpmsg_virtio_device *rvdev,
				       void *buffer, uint32_t len,
				       uint16_t idx)
{
100052d2:	b580      	push	{r7, lr}
100052d4:	b086      	sub	sp, #24
100052d6:	af00      	add	r7, sp, #0
100052d8:	60f8      	str	r0, [r7, #12]
100052da:	60b9      	str	r1, [r7, #8]
100052dc:	607a      	str	r2, [r7, #4]
100052de:	807b      	strh	r3, [r7, #2]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
100052e0:	68f8      	ldr	r0, [r7, #12]
100052e2:	f7ff ff37 	bl	10005154 <rpmsg_virtio_get_role>
100052e6:	6178      	str	r0, [r7, #20]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
100052e8:	697b      	ldr	r3, [r7, #20]
100052ea:	2b01      	cmp	r3, #1
100052ec:	d109      	bne.n	10005302 <rpmsg_virtio_enqueue_buffer+0x30>
		(void)buffer;
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
100052ee:	68fb      	ldr	r3, [r7, #12]
100052f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
100052f4:	8879      	ldrh	r1, [r7, #2]
100052f6:	687a      	ldr	r2, [r7, #4]
100052f8:	4618      	mov	r0, r3
100052fa:	f000 fd57 	bl	10005dac <virtqueue_add_consumed_buffer>
100052fe:	4603      	mov	r3, r0
10005300:	e000      	b.n	10005304 <rpmsg_virtio_enqueue_buffer+0x32>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	return 0;
10005302:	2300      	movs	r3, #0
}
10005304:	4618      	mov	r0, r3
10005306:	3718      	adds	r7, #24
10005308:	46bd      	mov	sp, r7
1000530a:	bd80      	pop	{r7, pc}

1000530c <rpmsg_virtio_get_tx_buffer>:
 *
 * return - pointer to buffer.
 */
static void *rpmsg_virtio_get_tx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
1000530c:	b580      	push	{r7, lr}
1000530e:	b086      	sub	sp, #24
10005310:	af00      	add	r7, sp, #0
10005312:	60f8      	str	r0, [r7, #12]
10005314:	60b9      	str	r1, [r7, #8]
10005316:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005318:	68f8      	ldr	r0, [r7, #12]
1000531a:	f7ff ff1b 	bl	10005154 <rpmsg_virtio_get_role>
1000531e:	6138      	str	r0, [r7, #16]
	void *data = NULL;
10005320:	2300      	movs	r3, #0
10005322:	617b      	str	r3, [r7, #20]
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
10005324:	693b      	ldr	r3, [r7, #16]
10005326:	2b01      	cmp	r3, #1
10005328:	d108      	bne.n	1000533c <rpmsg_virtio_get_tx_buffer+0x30>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
1000532a:	68fb      	ldr	r3, [r7, #12]
1000532c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10005330:	68ba      	ldr	r2, [r7, #8]
10005332:	6879      	ldr	r1, [r7, #4]
10005334:	4618      	mov	r0, r3
10005336:	f000 fcf1 	bl	10005d1c <virtqueue_get_available_buffer>
1000533a:	6178      	str	r0, [r7, #20]
	}
#endif /*!VIRTIO_MASTER_ONLY*/

	return data;
1000533c:	697b      	ldr	r3, [r7, #20]
}
1000533e:	4618      	mov	r0, r3
10005340:	3718      	adds	r7, #24
10005342:	46bd      	mov	sp, r7
10005344:	bd80      	pop	{r7, pc}

10005346 <rpmsg_virtio_get_rx_buffer>:
 * @return - pointer to received buffer
 *
 */
static void *rpmsg_virtio_get_rx_buffer(struct rpmsg_virtio_device *rvdev,
					uint32_t *len, uint16_t *idx)
{
10005346:	b580      	push	{r7, lr}
10005348:	b086      	sub	sp, #24
1000534a:	af00      	add	r7, sp, #0
1000534c:	60f8      	str	r0, [r7, #12]
1000534e:	60b9      	str	r1, [r7, #8]
10005350:	607a      	str	r2, [r7, #4]
	unsigned int role = rpmsg_virtio_get_role(rvdev);
10005352:	68f8      	ldr	r0, [r7, #12]
10005354:	f7ff fefe 	bl	10005154 <rpmsg_virtio_get_role>
10005358:	6138      	str	r0, [r7, #16]
	void *data = NULL;
1000535a:	2300      	movs	r3, #0
1000535c:	617b      	str	r3, [r7, #20]
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
1000535e:	693b      	ldr	r3, [r7, #16]
10005360:	2b01      	cmp	r3, #1
10005362:	d107      	bne.n	10005374 <rpmsg_virtio_get_rx_buffer+0x2e>
		data =
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
10005364:	68fb      	ldr	r3, [r7, #12]
10005366:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10005368:	68ba      	ldr	r2, [r7, #8]
1000536a:	6879      	ldr	r1, [r7, #4]
1000536c:	4618      	mov	r0, r3
1000536e:	f000 fcd5 	bl	10005d1c <virtqueue_get_available_buffer>
10005372:	6178      	str	r0, [r7, #20]
#ifdef VIRTIO_CACHED_BUFFERS
	/* Invalidate the buffer before returning it */
	metal_cache_invalidate(data, *len);
#endif /* VIRTIO_CACHED_BUFFERS */

	return data;
10005374:	697b      	ldr	r3, [r7, #20]
}
10005376:	4618      	mov	r0, r3
10005378:	3718      	adds	r7, #24
1000537a:	46bd      	mov	sp, r7
1000537c:	bd80      	pop	{r7, pc}

1000537e <rpmsg_virtio_wait_remote_ready>:
#ifndef VIRTIO_MASTER_ONLY
/**
 * check if the remote is ready to start RPMsg communication
 */
static int rpmsg_virtio_wait_remote_ready(struct rpmsg_virtio_device *rvdev)
{
1000537e:	b580      	push	{r7, lr}
10005380:	b084      	sub	sp, #16
10005382:	af00      	add	r7, sp, #0
10005384:	6078      	str	r0, [r7, #4]
	uint8_t status;

	while (1) {
		status = rpmsg_virtio_get_status(rvdev);
10005386:	6878      	ldr	r0, [r7, #4]
10005388:	f7ff ff04 	bl	10005194 <rpmsg_virtio_get_status>
1000538c:	4603      	mov	r3, r0
1000538e:	73fb      	strb	r3, [r7, #15]
		/* Busy wait until the remote is ready */
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
10005390:	7bfb      	ldrb	r3, [r7, #15]
10005392:	f003 0340 	and.w	r3, r3, #64	; 0x40
10005396:	2b00      	cmp	r3, #0
10005398:	d004      	beq.n	100053a4 <rpmsg_virtio_wait_remote_ready+0x26>
			rpmsg_virtio_set_status(rvdev, 0);
1000539a:	2100      	movs	r1, #0
1000539c:	6878      	ldr	r0, [r7, #4]
1000539e:	f7ff fee6 	bl	1000516e <rpmsg_virtio_set_status>
100053a2:	e7f0      	b.n	10005386 <rpmsg_virtio_wait_remote_ready+0x8>
			/* TODO notify remote processor */
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
100053a4:	7bfb      	ldrb	r3, [r7, #15]
100053a6:	f003 0304 	and.w	r3, r3, #4
100053aa:	2b00      	cmp	r3, #0
100053ac:	d0eb      	beq.n	10005386 <rpmsg_virtio_wait_remote_ready+0x8>
			return true;
100053ae:	2301      	movs	r3, #1
		}
		/* TODO: clarify metal_cpu_yield usage*/
		metal_cpu_yield();
	}
}
100053b0:	4618      	mov	r0, r3
100053b2:	3710      	adds	r7, #16
100053b4:	46bd      	mov	sp, r7
100053b6:	bd80      	pop	{r7, pc}

100053b8 <rpmsg_virtio_hold_rx_buffer>:

	return length;
}

static void rpmsg_virtio_hold_rx_buffer(struct rpmsg_device *rdev, void *rxbuf)
{
100053b8:	b480      	push	{r7}
100053ba:	b085      	sub	sp, #20
100053bc:	af00      	add	r7, sp, #0
100053be:	6078      	str	r0, [r7, #4]
100053c0:	6039      	str	r1, [r7, #0]
	struct rpmsg_hdr *rp_hdr;

	(void)rdev;

	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
100053c2:	683b      	ldr	r3, [r7, #0]
100053c4:	3b10      	subs	r3, #16
100053c6:	60fb      	str	r3, [r7, #12]

	/* Set held status to keep buffer */
	rp_hdr->reserved |= RPMSG_BUF_HELD;
100053c8:	68fb      	ldr	r3, [r7, #12]
100053ca:	689b      	ldr	r3, [r3, #8]
100053cc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
100053d0:	68fb      	ldr	r3, [r7, #12]
100053d2:	609a      	str	r2, [r3, #8]
}
100053d4:	bf00      	nop
100053d6:	3714      	adds	r7, #20
100053d8:	46bd      	mov	sp, r7
100053da:	f85d 7b04 	ldr.w	r7, [sp], #4
100053de:	4770      	bx	lr

100053e0 <rpmsg_virtio_release_rx_buffer>:

static void rpmsg_virtio_release_rx_buffer(struct rpmsg_device *rdev,
					   void *rxbuf)
{
100053e0:	b580      	push	{r7, lr}
100053e2:	b086      	sub	sp, #24
100053e4:	af00      	add	r7, sp, #0
100053e6:	6078      	str	r0, [r7, #4]
100053e8:	6039      	str	r1, [r7, #0]
	struct rpmsg_virtio_device *rvdev;
	struct rpmsg_hdr *rp_hdr;
	uint16_t idx;
	uint32_t len;

	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
100053ea:	687b      	ldr	r3, [r7, #4]
100053ec:	617b      	str	r3, [r7, #20]
	rp_hdr = RPMSG_LOCATE_HDR(rxbuf);
100053ee:	683b      	ldr	r3, [r7, #0]
100053f0:	3b10      	subs	r3, #16
100053f2:	613b      	str	r3, [r7, #16]
	/* The reserved field contains buffer index */
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
100053f4:	693b      	ldr	r3, [r7, #16]
100053f6:	689b      	ldr	r3, [r3, #8]
100053f8:	81fb      	strh	r3, [r7, #14]

	metal_mutex_acquire(&rdev->lock);
100053fa:	687b      	ldr	r3, [r7, #4]
100053fc:	3358      	adds	r3, #88	; 0x58
100053fe:	4618      	mov	r0, r3
10005400:	f7ff fe92 	bl	10005128 <metal_mutex_acquire>
	/* Return buffer on virtqueue. */
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
10005404:	697b      	ldr	r3, [r7, #20]
10005406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10005408:	89fa      	ldrh	r2, [r7, #14]
1000540a:	4611      	mov	r1, r2
1000540c:	4618      	mov	r0, r3
1000540e:	f000 fc73 	bl	10005cf8 <virtqueue_get_buffer_length>
10005412:	60b8      	str	r0, [r7, #8]
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
10005414:	89fb      	ldrh	r3, [r7, #14]
10005416:	68ba      	ldr	r2, [r7, #8]
10005418:	6939      	ldr	r1, [r7, #16]
1000541a:	6978      	ldr	r0, [r7, #20]
1000541c:	f7ff ff40 	bl	100052a0 <rpmsg_virtio_return_buffer>
	metal_mutex_release(&rdev->lock);
10005420:	687b      	ldr	r3, [r7, #4]
10005422:	3358      	adds	r3, #88	; 0x58
10005424:	4618      	mov	r0, r3
10005426:	f7ff fe8a 	bl	1000513e <metal_mutex_release>
}
1000542a:	bf00      	nop
1000542c:	3718      	adds	r7, #24
1000542e:	46bd      	mov	sp, r7
10005430:	bd80      	pop	{r7, pc}

10005432 <rpmsg_virtio_get_tx_payload_buffer>:

static void *rpmsg_virtio_get_tx_payload_buffer(struct rpmsg_device *rdev,
						uint32_t *len, int wait)
{
10005432:	b580      	push	{r7, lr}
10005434:	b08a      	sub	sp, #40	; 0x28
10005436:	af00      	add	r7, sp, #0
10005438:	60f8      	str	r0, [r7, #12]
1000543a:	60b9      	str	r1, [r7, #8]
1000543c:	607a      	str	r2, [r7, #4]
	uint16_t idx;
	int tick_count;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
1000543e:	68fb      	ldr	r3, [r7, #12]
10005440:	623b      	str	r3, [r7, #32]

	/* Validate device state */
	status = rpmsg_virtio_get_status(rvdev);
10005442:	6a38      	ldr	r0, [r7, #32]
10005444:	f7ff fea6 	bl	10005194 <rpmsg_virtio_get_status>
10005448:	4603      	mov	r3, r0
1000544a:	61fb      	str	r3, [r7, #28]
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
1000544c:	69fb      	ldr	r3, [r7, #28]
1000544e:	f003 0304 	and.w	r3, r3, #4
10005452:	2b00      	cmp	r3, #0
10005454:	d101      	bne.n	1000545a <rpmsg_virtio_get_tx_payload_buffer+0x28>
		return NULL;
10005456:	2300      	movs	r3, #0
10005458:	e039      	b.n	100054ce <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	if (wait)
1000545a:	687b      	ldr	r3, [r7, #4]
1000545c:	2b00      	cmp	r3, #0
1000545e:	d003      	beq.n	10005468 <rpmsg_virtio_get_tx_payload_buffer+0x36>
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
10005460:	f643 2398 	movw	r3, #15000	; 0x3a98
10005464:	627b      	str	r3, [r7, #36]	; 0x24
10005466:	e001      	b.n	1000546c <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	else
		tick_count = 0;
10005468:	2300      	movs	r3, #0
1000546a:	627b      	str	r3, [r7, #36]	; 0x24

	while (1) {
		/* Lock the device to enable exclusive access to virtqueues */
		metal_mutex_acquire(&rdev->lock);
1000546c:	68fb      	ldr	r3, [r7, #12]
1000546e:	3358      	adds	r3, #88	; 0x58
10005470:	4618      	mov	r0, r3
10005472:	f7ff fe59 	bl	10005128 <metal_mutex_acquire>
		rp_hdr = rpmsg_virtio_get_tx_buffer(rvdev, len, &idx);
10005476:	f107 0316 	add.w	r3, r7, #22
1000547a:	461a      	mov	r2, r3
1000547c:	68b9      	ldr	r1, [r7, #8]
1000547e:	6a38      	ldr	r0, [r7, #32]
10005480:	f7ff ff44 	bl	1000530c <rpmsg_virtio_get_tx_buffer>
10005484:	61b8      	str	r0, [r7, #24]
		metal_mutex_release(&rdev->lock);
10005486:	68fb      	ldr	r3, [r7, #12]
10005488:	3358      	adds	r3, #88	; 0x58
1000548a:	4618      	mov	r0, r3
1000548c:	f7ff fe57 	bl	1000513e <metal_mutex_release>
		if (rp_hdr || !tick_count)
10005490:	69bb      	ldr	r3, [r7, #24]
10005492:	2b00      	cmp	r3, #0
10005494:	d10a      	bne.n	100054ac <rpmsg_virtio_get_tx_payload_buffer+0x7a>
10005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005498:	2b00      	cmp	r3, #0
1000549a:	d007      	beq.n	100054ac <rpmsg_virtio_get_tx_payload_buffer+0x7a>
			break;
		metal_sleep_usec(RPMSG_TICKS_PER_INTERVAL);
1000549c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
100054a0:	f7ff fda7 	bl	10004ff2 <metal_sleep_usec>
		tick_count--;
100054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100054a6:	3b01      	subs	r3, #1
100054a8:	627b      	str	r3, [r7, #36]	; 0x24
		metal_mutex_acquire(&rdev->lock);
100054aa:	e7df      	b.n	1000546c <rpmsg_virtio_get_tx_payload_buffer+0x3a>
	}

	if (!rp_hdr)
100054ac:	69bb      	ldr	r3, [r7, #24]
100054ae:	2b00      	cmp	r3, #0
100054b0:	d101      	bne.n	100054b6 <rpmsg_virtio_get_tx_payload_buffer+0x84>
		return NULL;
100054b2:	2300      	movs	r3, #0
100054b4:	e00b      	b.n	100054ce <rpmsg_virtio_get_tx_payload_buffer+0x9c>

	/* Store the index into the reserved field to be used when sending */
	rp_hdr->reserved = idx;
100054b6:	8afb      	ldrh	r3, [r7, #22]
100054b8:	461a      	mov	r2, r3
100054ba:	69bb      	ldr	r3, [r7, #24]
100054bc:	609a      	str	r2, [r3, #8]

	/* Actual data buffer size is vring buffer size minus header length */
	*len -= sizeof(struct rpmsg_hdr);
100054be:	68bb      	ldr	r3, [r7, #8]
100054c0:	681b      	ldr	r3, [r3, #0]
100054c2:	f1a3 0210 	sub.w	r2, r3, #16
100054c6:	68bb      	ldr	r3, [r7, #8]
100054c8:	601a      	str	r2, [r3, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
100054ca:	69bb      	ldr	r3, [r7, #24]
100054cc:	3310      	adds	r3, #16
}
100054ce:	4618      	mov	r0, r3
100054d0:	3728      	adds	r7, #40	; 0x28
100054d2:	46bd      	mov	sp, r7
100054d4:	bd80      	pop	{r7, pc}
	...

100054d8 <rpmsg_virtio_send_offchannel_nocopy>:

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
100054d8:	b580      	push	{r7, lr}
100054da:	b08e      	sub	sp, #56	; 0x38
100054dc:	af00      	add	r7, sp, #0
100054de:	60f8      	str	r0, [r7, #12]
100054e0:	60b9      	str	r1, [r7, #8]
100054e2:	607a      	str	r2, [r7, #4]
100054e4:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	uint16_t idx;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
100054e6:	68fb      	ldr	r3, [r7, #12]
100054e8:	637b      	str	r3, [r7, #52]	; 0x34

	hdr = RPMSG_LOCATE_HDR(data);
100054ea:	683b      	ldr	r3, [r7, #0]
100054ec:	3b10      	subs	r3, #16
100054ee:	633b      	str	r3, [r7, #48]	; 0x30
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
100054f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100054f2:	689b      	ldr	r3, [r3, #8]
100054f4:	85fb      	strh	r3, [r7, #46]	; 0x2e

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
100054f6:	687b      	ldr	r3, [r7, #4]
100054f8:	617b      	str	r3, [r7, #20]
	rp_hdr.src = src;
100054fa:	68bb      	ldr	r3, [r7, #8]
100054fc:	613b      	str	r3, [r7, #16]
	rp_hdr.len = len;
100054fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
10005500:	b29b      	uxth	r3, r3
10005502:	83bb      	strh	r3, [r7, #28]
	rp_hdr.reserved = 0;
10005504:	2300      	movs	r3, #0
10005506:	61bb      	str	r3, [r7, #24]
	rp_hdr.flags = 0;
10005508:	2300      	movs	r3, #0
1000550a:	83fb      	strh	r3, [r7, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
1000550c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000550e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
10005512:	62bb      	str	r3, [r7, #40]	; 0x28
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
10005514:	6b39      	ldr	r1, [r7, #48]	; 0x30
10005516:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10005518:	f7ff fd87 	bl	1000502a <metal_io_virt_to_offset>
1000551c:	4601      	mov	r1, r0
1000551e:	f107 0210 	add.w	r2, r7, #16
10005522:	2310      	movs	r3, #16
10005524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10005526:	f7fe fe1b 	bl	10004160 <metal_io_block_write>
1000552a:	6278      	str	r0, [r7, #36]	; 0x24
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
1000552c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000552e:	2b10      	cmp	r3, #16
10005530:	d006      	beq.n	10005540 <rpmsg_virtio_send_offchannel_nocopy+0x68>
10005532:	4b1b      	ldr	r3, [pc, #108]	; (100055a0 <rpmsg_virtio_send_offchannel_nocopy+0xc8>)
10005534:	4a1b      	ldr	r2, [pc, #108]	; (100055a4 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
10005536:	f240 117d 	movw	r1, #381	; 0x17d
1000553a:	481b      	ldr	r0, [pc, #108]	; (100055a8 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
1000553c:	f000 fdd6 	bl	100060ec <__assert_func>

	metal_mutex_acquire(&rdev->lock);
10005540:	68fb      	ldr	r3, [r7, #12]
10005542:	3358      	adds	r3, #88	; 0x58
10005544:	4618      	mov	r0, r3
10005546:	f7ff fdef 	bl	10005128 <metal_mutex_acquire>
#ifndef VIRTIO_SLAVE_ONLY
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_MASTER)
		buff_len = RPMSG_BUFFER_SIZE;
	else
#endif /*!VIRTIO_SLAVE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
1000554a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000554c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10005550:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
10005552:	4611      	mov	r1, r2
10005554:	4618      	mov	r0, r3
10005556:	f000 fbcf 	bl	10005cf8 <virtqueue_get_buffer_length>
1000555a:	6238      	str	r0, [r7, #32]

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
1000555c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
1000555e:	6a3a      	ldr	r2, [r7, #32]
10005560:	6b39      	ldr	r1, [r7, #48]	; 0x30
10005562:	6b78      	ldr	r0, [r7, #52]	; 0x34
10005564:	f7ff feb5 	bl	100052d2 <rpmsg_virtio_enqueue_buffer>
10005568:	6278      	str	r0, [r7, #36]	; 0x24
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
1000556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000556c:	2b00      	cmp	r3, #0
1000556e:	d006      	beq.n	1000557e <rpmsg_virtio_send_offchannel_nocopy+0xa6>
10005570:	4b0e      	ldr	r3, [pc, #56]	; (100055ac <rpmsg_virtio_send_offchannel_nocopy+0xd4>)
10005572:	4a0c      	ldr	r2, [pc, #48]	; (100055a4 <rpmsg_virtio_send_offchannel_nocopy+0xcc>)
10005574:	f44f 71c5 	mov.w	r1, #394	; 0x18a
10005578:	480b      	ldr	r0, [pc, #44]	; (100055a8 <rpmsg_virtio_send_offchannel_nocopy+0xd0>)
1000557a:	f000 fdb7 	bl	100060ec <__assert_func>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
1000557e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10005580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10005584:	4618      	mov	r0, r3
10005586:	f000 fc8b 	bl	10005ea0 <virtqueue_kick>

	metal_mutex_release(&rdev->lock);
1000558a:	68fb      	ldr	r3, [r7, #12]
1000558c:	3358      	adds	r3, #88	; 0x58
1000558e:	4618      	mov	r0, r3
10005590:	f7ff fdd5 	bl	1000513e <metal_mutex_release>

	return len;
10005594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
10005596:	4618      	mov	r0, r3
10005598:	3738      	adds	r7, #56	; 0x38
1000559a:	46bd      	mov	sp, r7
1000559c:	bd80      	pop	{r7, pc}
1000559e:	bf00      	nop
100055a0:	10007564 	.word	0x10007564
100055a4:	1000769c 	.word	0x1000769c
100055a8:	10007580 	.word	0x10007580
100055ac:	100075e0 	.word	0x100075e0

100055b0 <rpmsg_virtio_send_offchannel_raw>:
 */
static int rpmsg_virtio_send_offchannel_raw(struct rpmsg_device *rdev,
					    uint32_t src, uint32_t dst,
					    const void *data,
					    int len, int wait)
{
100055b0:	b580      	push	{r7, lr}
100055b2:	b08c      	sub	sp, #48	; 0x30
100055b4:	af02      	add	r7, sp, #8
100055b6:	60f8      	str	r0, [r7, #12]
100055b8:	60b9      	str	r1, [r7, #8]
100055ba:	607a      	str	r2, [r7, #4]
100055bc:	603b      	str	r3, [r7, #0]
	uint32_t buff_len;
	void *buffer;
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);
100055be:	68fb      	ldr	r3, [r7, #12]
100055c0:	627b      	str	r3, [r7, #36]	; 0x24

	/* Get the payload buffer. */
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
100055c2:	f107 0314 	add.w	r3, r7, #20
100055c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
100055c8:	4619      	mov	r1, r3
100055ca:	68f8      	ldr	r0, [r7, #12]
100055cc:	f7ff ff31 	bl	10005432 <rpmsg_virtio_get_tx_payload_buffer>
100055d0:	6238      	str	r0, [r7, #32]
	if (!buffer)
100055d2:	6a3b      	ldr	r3, [r7, #32]
100055d4:	2b00      	cmp	r3, #0
100055d6:	d101      	bne.n	100055dc <rpmsg_virtio_send_offchannel_raw+0x2c>
		return RPMSG_ERR_NO_BUFF;
100055d8:	4b17      	ldr	r3, [pc, #92]	; (10005638 <rpmsg_virtio_send_offchannel_raw+0x88>)
100055da:	e029      	b.n	10005630 <rpmsg_virtio_send_offchannel_raw+0x80>

	/* Copy data to rpmsg buffer. */
	if (len > (int)buff_len)
100055dc:	697b      	ldr	r3, [r7, #20]
100055de:	461a      	mov	r2, r3
100055e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100055e2:	4293      	cmp	r3, r2
100055e4:	dd01      	ble.n	100055ea <rpmsg_virtio_send_offchannel_raw+0x3a>
		len = buff_len;
100055e6:	697b      	ldr	r3, [r7, #20]
100055e8:	633b      	str	r3, [r7, #48]	; 0x30
	io = rvdev->shbuf_io;
100055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100055ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
100055f0:	61fb      	str	r3, [r7, #28]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
100055f2:	6a39      	ldr	r1, [r7, #32]
100055f4:	69f8      	ldr	r0, [r7, #28]
100055f6:	f7ff fd18 	bl	1000502a <metal_io_virt_to_offset>
100055fa:	4601      	mov	r1, r0
100055fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100055fe:	683a      	ldr	r2, [r7, #0]
10005600:	69f8      	ldr	r0, [r7, #28]
10005602:	f7fe fdad 	bl	10004160 <metal_io_block_write>
10005606:	61b8      	str	r0, [r7, #24]
				      data, len);
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
10005608:	69ba      	ldr	r2, [r7, #24]
1000560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000560c:	429a      	cmp	r2, r3
1000560e:	d006      	beq.n	1000561e <rpmsg_virtio_send_offchannel_raw+0x6e>
10005610:	4b0a      	ldr	r3, [pc, #40]	; (1000563c <rpmsg_virtio_send_offchannel_raw+0x8c>)
10005612:	4a0b      	ldr	r2, [pc, #44]	; (10005640 <rpmsg_virtio_send_offchannel_raw+0x90>)
10005614:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
10005618:	480a      	ldr	r0, [pc, #40]	; (10005644 <rpmsg_virtio_send_offchannel_raw+0x94>)
1000561a:	f000 fd67 	bl	100060ec <__assert_func>

	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
1000561e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005620:	9300      	str	r3, [sp, #0]
10005622:	6a3b      	ldr	r3, [r7, #32]
10005624:	687a      	ldr	r2, [r7, #4]
10005626:	68b9      	ldr	r1, [r7, #8]
10005628:	68f8      	ldr	r0, [r7, #12]
1000562a:	f7ff ff55 	bl	100054d8 <rpmsg_virtio_send_offchannel_nocopy>
1000562e:	4603      	mov	r3, r0
}
10005630:	4618      	mov	r0, r3
10005632:	3728      	adds	r7, #40	; 0x28
10005634:	46bd      	mov	sp, r7
10005636:	bd80      	pop	{r7, pc}
10005638:	fffff82e 	.word	0xfffff82e
1000563c:	100075ec 	.word	0x100075ec
10005640:	100076c0 	.word	0x100076c0
10005644:	10007580 	.word	0x10007580

10005648 <rpmsg_virtio_tx_callback>:
 * @param vq - pointer to virtqueue on which Tx is has been
 *             completed.
 *
 */
static void rpmsg_virtio_tx_callback(struct virtqueue *vq)
{
10005648:	b480      	push	{r7}
1000564a:	b083      	sub	sp, #12
1000564c:	af00      	add	r7, sp, #0
1000564e:	6078      	str	r0, [r7, #4]
	(void)vq;
}
10005650:	bf00      	nop
10005652:	370c      	adds	r7, #12
10005654:	46bd      	mov	sp, r7
10005656:	f85d 7b04 	ldr.w	r7, [sp], #4
1000565a:	4770      	bx	lr

1000565c <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
1000565c:	b590      	push	{r4, r7, lr}
1000565e:	b08d      	sub	sp, #52	; 0x34
10005660:	af02      	add	r7, sp, #8
10005662:	6078      	str	r0, [r7, #4]
	struct virtio_device *vdev = vq->vq_dev;
10005664:	687b      	ldr	r3, [r7, #4]
10005666:	681b      	ldr	r3, [r3, #0]
10005668:	623b      	str	r3, [r7, #32]
	struct rpmsg_virtio_device *rvdev = vdev->priv;
1000566a:	6a3b      	ldr	r3, [r7, #32]
1000566c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000566e:	61fb      	str	r3, [r7, #28]
	struct rpmsg_device *rdev = &rvdev->rdev;
10005670:	69fb      	ldr	r3, [r7, #28]
10005672:	61bb      	str	r3, [r7, #24]
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
10005674:	69bb      	ldr	r3, [r7, #24]
10005676:	3358      	adds	r3, #88	; 0x58
10005678:	4618      	mov	r0, r3
1000567a:	f7ff fd55 	bl	10005128 <metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
1000567e:	f107 020a 	add.w	r2, r7, #10
10005682:	f107 030c 	add.w	r3, r7, #12
10005686:	4619      	mov	r1, r3
10005688:	69f8      	ldr	r0, [r7, #28]
1000568a:	f7ff fe5c 	bl	10005346 <rpmsg_virtio_get_rx_buffer>
1000568e:	6278      	str	r0, [r7, #36]	; 0x24

	metal_mutex_release(&rdev->lock);
10005690:	69bb      	ldr	r3, [r7, #24]
10005692:	3358      	adds	r3, #88	; 0x58
10005694:	4618      	mov	r0, r3
10005696:	f7ff fd52 	bl	1000513e <metal_mutex_release>

	while (rp_hdr) {
1000569a:	e062      	b.n	10005762 <rpmsg_virtio_rx_callback+0x106>
		rp_hdr->reserved = idx;
1000569c:	897b      	ldrh	r3, [r7, #10]
1000569e:	461a      	mov	r2, r3
100056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056a2:	609a      	str	r2, [r3, #8]

		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
100056a4:	69bb      	ldr	r3, [r7, #24]
100056a6:	3358      	adds	r3, #88	; 0x58
100056a8:	4618      	mov	r0, r3
100056aa:	f7ff fd3d 	bl	10005128 <metal_mutex_acquire>
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
100056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056b0:	685b      	ldr	r3, [r3, #4]
100056b2:	4619      	mov	r1, r3
100056b4:	69b8      	ldr	r0, [r7, #24]
100056b6:	f7ff fdc9 	bl	1000524c <rpmsg_get_ept_from_addr>
100056ba:	6178      	str	r0, [r7, #20]
		metal_mutex_release(&rdev->lock);
100056bc:	69bb      	ldr	r3, [r7, #24]
100056be:	3358      	adds	r3, #88	; 0x58
100056c0:	4618      	mov	r0, r3
100056c2:	f7ff fd3c 	bl	1000513e <metal_mutex_release>

		if (ept) {
100056c6:	697b      	ldr	r3, [r7, #20]
100056c8:	2b00      	cmp	r3, #0
100056ca:	d025      	beq.n	10005718 <rpmsg_virtio_rx_callback+0xbc>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
100056cc:	697b      	ldr	r3, [r7, #20]
100056ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
100056d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
100056d4:	d103      	bne.n	100056de <rpmsg_virtio_rx_callback+0x82>
				/*
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
100056d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056d8:	681a      	ldr	r2, [r3, #0]
100056da:	697b      	ldr	r3, [r7, #20]
100056dc:	629a      	str	r2, [r3, #40]	; 0x28
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
100056de:	697b      	ldr	r3, [r7, #20]
100056e0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
100056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056e4:	f103 0110 	add.w	r1, r3, #16
					 rp_hdr->len, rp_hdr->src, ept->priv);
100056e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056ea:	899b      	ldrh	r3, [r3, #12]
100056ec:	b29b      	uxth	r3, r3
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
100056ee:	4618      	mov	r0, r3
100056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100056f2:	681a      	ldr	r2, [r3, #0]
100056f4:	697b      	ldr	r3, [r7, #20]
100056f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100056f8:	9300      	str	r3, [sp, #0]
100056fa:	4613      	mov	r3, r2
100056fc:	4602      	mov	r2, r0
100056fe:	6978      	ldr	r0, [r7, #20]
10005700:	47a0      	blx	r4
10005702:	6138      	str	r0, [r7, #16]

			RPMSG_ASSERT(status >= 0,
10005704:	693b      	ldr	r3, [r7, #16]
10005706:	2b00      	cmp	r3, #0
10005708:	da06      	bge.n	10005718 <rpmsg_virtio_rx_callback+0xbc>
1000570a:	4b1a      	ldr	r3, [pc, #104]	; (10005774 <rpmsg_virtio_rx_callback+0x118>)
1000570c:	4a1a      	ldr	r2, [pc, #104]	; (10005778 <rpmsg_virtio_rx_callback+0x11c>)
1000570e:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
10005712:	481a      	ldr	r0, [pc, #104]	; (1000577c <rpmsg_virtio_rx_callback+0x120>)
10005714:	f000 fcea 	bl	100060ec <__assert_func>
				     "unexpected callback status\r\n");
		}

		metal_mutex_acquire(&rdev->lock);
10005718:	69bb      	ldr	r3, [r7, #24]
1000571a:	3358      	adds	r3, #88	; 0x58
1000571c:	4618      	mov	r0, r3
1000571e:	f7ff fd03 	bl	10005128 <metal_mutex_acquire>

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
10005722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005724:	689b      	ldr	r3, [r3, #8]
10005726:	2b00      	cmp	r3, #0
10005728:	db05      	blt.n	10005736 <rpmsg_virtio_rx_callback+0xda>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
1000572a:	68fa      	ldr	r2, [r7, #12]
1000572c:	897b      	ldrh	r3, [r7, #10]
1000572e:	6a79      	ldr	r1, [r7, #36]	; 0x24
10005730:	69f8      	ldr	r0, [r7, #28]
10005732:	f7ff fdb5 	bl	100052a0 <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
10005736:	f107 020a 	add.w	r2, r7, #10
1000573a:	f107 030c 	add.w	r3, r7, #12
1000573e:	4619      	mov	r1, r3
10005740:	69f8      	ldr	r0, [r7, #28]
10005742:	f7ff fe00 	bl	10005346 <rpmsg_virtio_get_rx_buffer>
10005746:	6278      	str	r0, [r7, #36]	; 0x24
		if (!rp_hdr) {
10005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000574a:	2b00      	cmp	r3, #0
1000574c:	d104      	bne.n	10005758 <rpmsg_virtio_rx_callback+0xfc>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
1000574e:	69fb      	ldr	r3, [r7, #28]
10005750:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
10005752:	4618      	mov	r0, r3
10005754:	f000 fba4 	bl	10005ea0 <virtqueue_kick>
		}
		metal_mutex_release(&rdev->lock);
10005758:	69bb      	ldr	r3, [r7, #24]
1000575a:	3358      	adds	r3, #88	; 0x58
1000575c:	4618      	mov	r0, r3
1000575e:	f7ff fcee 	bl	1000513e <metal_mutex_release>
	while (rp_hdr) {
10005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005764:	2b00      	cmp	r3, #0
10005766:	d199      	bne.n	1000569c <rpmsg_virtio_rx_callback+0x40>
	}
}
10005768:	bf00      	nop
1000576a:	bf00      	nop
1000576c:	372c      	adds	r7, #44	; 0x2c
1000576e:	46bd      	mov	sp, r7
10005770:	bd90      	pop	{r4, r7, pc}
10005772:	bf00      	nop
10005774:	100075fc 	.word	0x100075fc
10005778:	100076e4 	.word	0x100076e4
1000577c:	10007580 	.word	0x10007580

10005780 <rpmsg_virtio_ns_callback>:
 *
 * @return - rpmag endpoint callback handled
 */
static int rpmsg_virtio_ns_callback(struct rpmsg_endpoint *ept, void *data,
				    size_t len, uint32_t src, void *priv)
{
10005780:	b580      	push	{r7, lr}
10005782:	b092      	sub	sp, #72	; 0x48
10005784:	af00      	add	r7, sp, #0
10005786:	60f8      	str	r0, [r7, #12]
10005788:	60b9      	str	r1, [r7, #8]
1000578a:	607a      	str	r2, [r7, #4]
1000578c:	603b      	str	r3, [r7, #0]
	struct rpmsg_device *rdev = ept->rdev;
1000578e:	68fb      	ldr	r3, [r7, #12]
10005790:	6a1b      	ldr	r3, [r3, #32]
10005792:	647b      	str	r3, [r7, #68]	; 0x44
	struct rpmsg_virtio_device *rvdev = (struct rpmsg_virtio_device *)rdev;
10005794:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10005796:	643b      	str	r3, [r7, #64]	; 0x40
	struct metal_io_region *io = rvdev->shbuf_io;
10005798:	6c3b      	ldr	r3, [r7, #64]	; 0x40
1000579a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
1000579e:	63fb      	str	r3, [r7, #60]	; 0x3c
	char name[RPMSG_NAME_SIZE];

	(void)priv;
	(void)src;

	ns_msg = data;
100057a0:	68bb      	ldr	r3, [r7, #8]
100057a2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (len != sizeof(*ns_msg))
100057a4:	687b      	ldr	r3, [r7, #4]
100057a6:	2b28      	cmp	r3, #40	; 0x28
100057a8:	d001      	beq.n	100057ae <rpmsg_virtio_ns_callback+0x2e>
		/* Returns as the message is corrupted */
		return RPMSG_SUCCESS;
100057aa:	2300      	movs	r3, #0
100057ac:	e057      	b.n	1000585e <rpmsg_virtio_ns_callback+0xde>
	metal_io_block_read(io,
			    metal_io_virt_to_offset(io, ns_msg->name),
100057ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	metal_io_block_read(io,
100057b0:	4619      	mov	r1, r3
100057b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
100057b4:	f7ff fc39 	bl	1000502a <metal_io_virt_to_offset>
100057b8:	4601      	mov	r1, r0
100057ba:	f107 0210 	add.w	r2, r7, #16
100057be:	2320      	movs	r3, #32
100057c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
100057c2:	f7fe fc58 	bl	10004076 <metal_io_block_read>
			    &name, sizeof(name));
	dest = ns_msg->addr;
100057c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
100057c8:	6a1b      	ldr	r3, [r3, #32]
100057ca:	637b      	str	r3, [r7, #52]	; 0x34

	/* check if a Ept has been locally registered */
	metal_mutex_acquire(&rdev->lock);
100057cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
100057ce:	3358      	adds	r3, #88	; 0x58
100057d0:	4618      	mov	r0, r3
100057d2:	f7ff fca9 	bl	10005128 <metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
100057d6:	f107 0110 	add.w	r1, r7, #16
100057da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
100057dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
100057e0:	6c78      	ldr	r0, [r7, #68]	; 0x44
100057e2:	f7ff fadb 	bl	10004d9c <rpmsg_get_endpoint>
100057e6:	6338      	str	r0, [r7, #48]	; 0x30

	if (ns_msg->flags & RPMSG_NS_DESTROY) {
100057e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
100057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
100057ec:	f003 0301 	and.w	r3, r3, #1
100057f0:	2b00      	cmp	r3, #0
100057f2:	d017      	beq.n	10005824 <rpmsg_virtio_ns_callback+0xa4>
		if (_ept)
100057f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100057f6:	2b00      	cmp	r3, #0
100057f8:	d003      	beq.n	10005802 <rpmsg_virtio_ns_callback+0x82>
			_ept->dest_addr = RPMSG_ADDR_ANY;
100057fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100057fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
10005800:	629a      	str	r2, [r3, #40]	; 0x28
		metal_mutex_release(&rdev->lock);
10005802:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10005804:	3358      	adds	r3, #88	; 0x58
10005806:	4618      	mov	r0, r3
10005808:	f7ff fc99 	bl	1000513e <metal_mutex_release>
		if (_ept && _ept->ns_unbind_cb)
1000580c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000580e:	2b00      	cmp	r3, #0
10005810:	d024      	beq.n	1000585c <rpmsg_virtio_ns_callback+0xdc>
10005812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10005816:	2b00      	cmp	r3, #0
10005818:	d020      	beq.n	1000585c <rpmsg_virtio_ns_callback+0xdc>
			_ept->ns_unbind_cb(_ept);
1000581a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000581c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1000581e:	6b38      	ldr	r0, [r7, #48]	; 0x30
10005820:	4798      	blx	r3
10005822:	e01b      	b.n	1000585c <rpmsg_virtio_ns_callback+0xdc>
	} else {
		if (!_ept) {
10005824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005826:	2b00      	cmp	r3, #0
10005828:	d110      	bne.n	1000584c <rpmsg_virtio_ns_callback+0xcc>
			 * send callback to application, that can
			 * - create the associated endpoints.
			 * - store information for future use.
			 * - just ignore the request as service not supported.
			 */
			metal_mutex_release(&rdev->lock);
1000582a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000582c:	3358      	adds	r3, #88	; 0x58
1000582e:	4618      	mov	r0, r3
10005830:	f7ff fc85 	bl	1000513e <metal_mutex_release>
			if (rdev->ns_bind_cb)
10005834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10005836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
10005838:	2b00      	cmp	r3, #0
1000583a:	d00f      	beq.n	1000585c <rpmsg_virtio_ns_callback+0xdc>
				rdev->ns_bind_cb(rdev, name, dest);
1000583c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
1000583e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
10005840:	f107 0110 	add.w	r1, r7, #16
10005844:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10005846:	6c78      	ldr	r0, [r7, #68]	; 0x44
10005848:	4798      	blx	r3
1000584a:	e007      	b.n	1000585c <rpmsg_virtio_ns_callback+0xdc>
		} else {
			_ept->dest_addr = dest;
1000584c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000584e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10005850:	629a      	str	r2, [r3, #40]	; 0x28
			metal_mutex_release(&rdev->lock);
10005852:	6c7b      	ldr	r3, [r7, #68]	; 0x44
10005854:	3358      	adds	r3, #88	; 0x58
10005856:	4618      	mov	r0, r3
10005858:	f7ff fc71 	bl	1000513e <metal_mutex_release>
		}
	}

	return RPMSG_SUCCESS;
1000585c:	2300      	movs	r3, #0
}
1000585e:	4618      	mov	r0, r3
10005860:	3748      	adds	r7, #72	; 0x48
10005862:	46bd      	mov	sp, r7
10005864:	bd80      	pop	{r7, pc}
	...

10005868 <rpmsg_init_vdev>:
int rpmsg_init_vdev(struct rpmsg_virtio_device *rvdev,
		    struct virtio_device *vdev,
		    rpmsg_ns_bind_cb ns_bind_cb,
		    struct metal_io_region *shm_io,
		    struct rpmsg_virtio_shm_pool *shpool)
{
10005868:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
1000586c:	b090      	sub	sp, #64	; 0x40
1000586e:	af02      	add	r7, sp, #8
10005870:	60f8      	str	r0, [r7, #12]
10005872:	60b9      	str	r1, [r7, #8]
10005874:	607a      	str	r2, [r7, #4]
10005876:	603b      	str	r3, [r7, #0]
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	rdev = &rvdev->rdev;
10005878:	68fb      	ldr	r3, [r7, #12]
1000587a:	633b      	str	r3, [r7, #48]	; 0x30
	memset(rdev, 0, sizeof(*rdev));
1000587c:	2278      	movs	r2, #120	; 0x78
1000587e:	2100      	movs	r1, #0
10005880:	6b38      	ldr	r0, [r7, #48]	; 0x30
10005882:	f000 fe24 	bl	100064ce <memset>
	metal_mutex_init(&rdev->lock);
10005886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005888:	3358      	adds	r3, #88	; 0x58
1000588a:	4618      	mov	r0, r3
1000588c:	f7ff fc41 	bl	10005112 <metal_mutex_init>
	rvdev->vdev = vdev;
10005890:	68fb      	ldr	r3, [r7, #12]
10005892:	68ba      	ldr	r2, [r7, #8]
10005894:	679a      	str	r2, [r3, #120]	; 0x78
	rdev->ns_bind_cb = ns_bind_cb;
10005896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005898:	687a      	ldr	r2, [r7, #4]
1000589a:	65da      	str	r2, [r3, #92]	; 0x5c
	vdev->priv = rvdev;
1000589c:	68bb      	ldr	r3, [r7, #8]
1000589e:	68fa      	ldr	r2, [r7, #12]
100058a0:	625a      	str	r2, [r3, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
100058a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100058a4:	4a4d      	ldr	r2, [pc, #308]	; (100059dc <rpmsg_init_vdev+0x174>)
100058a6:	661a      	str	r2, [r3, #96]	; 0x60
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
100058a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100058aa:	4a4d      	ldr	r2, [pc, #308]	; (100059e0 <rpmsg_init_vdev+0x178>)
100058ac:	665a      	str	r2, [r3, #100]	; 0x64
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
100058ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100058b0:	4a4c      	ldr	r2, [pc, #304]	; (100059e4 <rpmsg_init_vdev+0x17c>)
100058b2:	669a      	str	r2, [r3, #104]	; 0x68
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
100058b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100058b6:	4a4c      	ldr	r2, [pc, #304]	; (100059e8 <rpmsg_init_vdev+0x180>)
100058b8:	66da      	str	r2, [r3, #108]	; 0x6c
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
100058ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100058bc:	4a4b      	ldr	r2, [pc, #300]	; (100059ec <rpmsg_init_vdev+0x184>)
100058be:	671a      	str	r2, [r3, #112]	; 0x70
	role = rpmsg_virtio_get_role(rvdev);
100058c0:	68f8      	ldr	r0, [r7, #12]
100058c2:	f7ff fc47 	bl	10005154 <rpmsg_virtio_get_role>
100058c6:	62f8      	str	r0, [r7, #44]	; 0x2c

#ifndef VIRTIO_MASTER_ONLY
	if (role == RPMSG_REMOTE) {
100058c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100058ca:	2b01      	cmp	r3, #1
100058cc:	d102      	bne.n	100058d4 <rpmsg_init_vdev+0x6c>
		/* wait synchro with the master */
		rpmsg_virtio_wait_remote_ready(rvdev);
100058ce:	68f8      	ldr	r0, [r7, #12]
100058d0:	f7ff fd55 	bl	1000537e <rpmsg_virtio_wait_remote_ready>
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	vdev->features = rpmsg_virtio_get_features(rvdev);
100058d4:	68f8      	ldr	r0, [r7, #12]
100058d6:	f7ff fc6e 	bl	100051b6 <rpmsg_virtio_get_features>
100058da:	4603      	mov	r3, r0
100058dc:	2200      	movs	r2, #0
100058de:	4698      	mov	r8, r3
100058e0:	4691      	mov	r9, r2
100058e2:	68bb      	ldr	r3, [r7, #8]
100058e4:	e9c3 8904 	strd	r8, r9, [r3, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
100058e8:	68bb      	ldr	r3, [r7, #8]
100058ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
100058ee:	f002 0401 	and.w	r4, r2, #1
100058f2:	2500      	movs	r5, #0
100058f4:	ea44 0305 	orr.w	r3, r4, r5
100058f8:	2b00      	cmp	r3, #0
100058fa:	bf14      	ite	ne
100058fc:	2301      	movne	r3, #1
100058fe:	2300      	moveq	r3, #0
10005900:	b2da      	uxtb	r2, r3
10005902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
10005904:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

#ifndef VIRTIO_MASTER_ONLY
	(void)shpool;
	if (role == RPMSG_REMOTE) {
10005908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
1000590a:	2b01      	cmp	r3, #1
1000590c:	d113      	bne.n	10005936 <rpmsg_init_vdev+0xce>
		vq_names[0] = "tx_vq";
1000590e:	4b38      	ldr	r3, [pc, #224]	; (100059f0 <rpmsg_init_vdev+0x188>)
10005910:	61fb      	str	r3, [r7, #28]
		vq_names[1] = "rx_vq";
10005912:	4b38      	ldr	r3, [pc, #224]	; (100059f4 <rpmsg_init_vdev+0x18c>)
10005914:	623b      	str	r3, [r7, #32]
		callback[0] = rpmsg_virtio_tx_callback;
10005916:	4b38      	ldr	r3, [pc, #224]	; (100059f8 <rpmsg_init_vdev+0x190>)
10005918:	617b      	str	r3, [r7, #20]
		callback[1] = rpmsg_virtio_rx_callback;
1000591a:	4b38      	ldr	r3, [pc, #224]	; (100059fc <rpmsg_init_vdev+0x194>)
1000591c:	61bb      	str	r3, [r7, #24]
		rvdev->rvq  = vdev->vrings_info[1].vq;
1000591e:	68bb      	ldr	r3, [r7, #8]
10005920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10005922:	3318      	adds	r3, #24
10005924:	681a      	ldr	r2, [r3, #0]
10005926:	68fb      	ldr	r3, [r7, #12]
10005928:	67da      	str	r2, [r3, #124]	; 0x7c
		rvdev->svq  = vdev->vrings_info[0].vq;
1000592a:	68bb      	ldr	r3, [r7, #8]
1000592c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1000592e:	681a      	ldr	r2, [r3, #0]
10005930:	68fb      	ldr	r3, [r7, #12]
10005932:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#endif /*!VIRTIO_MASTER_ONLY*/
	rvdev->shbuf_io = shm_io;
10005936:	68fb      	ldr	r3, [r7, #12]
10005938:	683a      	ldr	r2, [r7, #0]
1000593a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

	/* Create virtqueues for remote device */
	status = rpmsg_virtio_create_virtqueues(rvdev, 0, RPMSG_NUM_VRINGS,
1000593e:	f107 021c 	add.w	r2, r7, #28
10005942:	f107 0314 	add.w	r3, r7, #20
10005946:	9300      	str	r3, [sp, #0]
10005948:	4613      	mov	r3, r2
1000594a:	2202      	movs	r2, #2
1000594c:	2100      	movs	r1, #0
1000594e:	68f8      	ldr	r0, [r7, #12]
10005950:	f7ff fc42 	bl	100051d8 <rpmsg_virtio_create_virtqueues>
10005954:	62b8      	str	r0, [r7, #40]	; 0x28
						vq_names, callback);
	if (status != RPMSG_SUCCESS)
10005956:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005958:	2b00      	cmp	r3, #0
1000595a:	d001      	beq.n	10005960 <rpmsg_init_vdev+0xf8>
		return status;
1000595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
1000595e:	e037      	b.n	100059d0 <rpmsg_init_vdev+0x168>

	/*
	 * Suppress "tx-complete" interrupts
	 * since send method use busy loop when buffer pool exhaust
	 */
	virtqueue_disable_cb(rvdev->svq);
10005960:	68fb      	ldr	r3, [r7, #12]
10005962:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
10005966:	4618      	mov	r0, r3
10005968:	f000 fa62 	bl	10005e30 <virtqueue_disable_cb>

	/* TODO: can have a virtio function to set the shared memory I/O */
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
1000596c:	2300      	movs	r3, #0
1000596e:	637b      	str	r3, [r7, #52]	; 0x34
10005970:	e00f      	b.n	10005992 <rpmsg_init_vdev+0x12a>
		struct virtqueue *vq;

		vq = vdev->vrings_info[i].vq;
10005972:	68bb      	ldr	r3, [r7, #8]
10005974:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
10005976:	6b7a      	ldr	r2, [r7, #52]	; 0x34
10005978:	4613      	mov	r3, r2
1000597a:	005b      	lsls	r3, r3, #1
1000597c:	4413      	add	r3, r2
1000597e:	00db      	lsls	r3, r3, #3
10005980:	440b      	add	r3, r1
10005982:	681b      	ldr	r3, [r3, #0]
10005984:	627b      	str	r3, [r7, #36]	; 0x24
		vq->shm_io = shm_io;
10005986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005988:	683a      	ldr	r2, [r7, #0]
1000598a:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < RPMSG_NUM_VRINGS; i++) {
1000598c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
1000598e:	3301      	adds	r3, #1
10005990:	637b      	str	r3, [r7, #52]	; 0x34
10005992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
10005994:	2b01      	cmp	r3, #1
10005996:	d9ec      	bls.n	10005972 <rpmsg_init_vdev+0x10a>
		}
	}
#endif /*!VIRTIO_SLAVE_ONLY*/

	/* Initialize channels and endpoints list */
	metal_list_init(&rdev->endpoints);
10005998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
1000599a:	4618      	mov	r0, r3
1000599c:	f7ff fb35 	bl	1000500a <metal_list_init>

	/*
	 * Create name service announcement endpoint if device supports name
	 * service announcement feature.
	 */
	if (rdev->support_ns) {
100059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100059a2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
100059a6:	2b00      	cmp	r3, #0
100059a8:	d011      	beq.n	100059ce <rpmsg_init_vdev+0x166>
		rpmsg_initialize_ept(&rdev->ns_ept, "NS",
100059aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100059ac:	f103 0008 	add.w	r0, r3, #8
100059b0:	2300      	movs	r3, #0
100059b2:	9301      	str	r3, [sp, #4]
100059b4:	4b12      	ldr	r3, [pc, #72]	; (10005a00 <rpmsg_init_vdev+0x198>)
100059b6:	9300      	str	r3, [sp, #0]
100059b8:	2335      	movs	r3, #53	; 0x35
100059ba:	2235      	movs	r2, #53	; 0x35
100059bc:	4911      	ldr	r1, [pc, #68]	; (10005a04 <rpmsg_init_vdev+0x19c>)
100059be:	f7ff fc21 	bl	10005204 <rpmsg_initialize_ept>
				     RPMSG_NS_EPT_ADDR, RPMSG_NS_EPT_ADDR,
				     rpmsg_virtio_ns_callback, NULL);
		rpmsg_register_endpoint(rdev, &rdev->ns_ept);
100059c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100059c4:	3308      	adds	r3, #8
100059c6:	4619      	mov	r1, r3
100059c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
100059ca:	f7ff fa72 	bl	10004eb2 <rpmsg_register_endpoint>
#ifndef VIRTIO_SLAVE_ONLY
	if (role == RPMSG_MASTER)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_SLAVE_ONLY*/

	return status;
100059ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
100059d0:	4618      	mov	r0, r3
100059d2:	3738      	adds	r7, #56	; 0x38
100059d4:	46bd      	mov	sp, r7
100059d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
100059da:	bf00      	nop
100059dc:	100055b1 	.word	0x100055b1
100059e0:	100053b9 	.word	0x100053b9
100059e4:	100053e1 	.word	0x100053e1
100059e8:	10005433 	.word	0x10005433
100059ec:	100054d9 	.word	0x100054d9
100059f0:	10007608 	.word	0x10007608
100059f4:	10007610 	.word	0x10007610
100059f8:	10005649 	.word	0x10005649
100059fc:	1000565d 	.word	0x1000565d
10005a00:	10005781 	.word	0x10005781
10005a04:	10007618 	.word	0x10007618

10005a08 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
10005a08:	b590      	push	{r4, r7, lr}
10005a0a:	b08f      	sub	sp, #60	; 0x3c
10005a0c:	af04      	add	r7, sp, #16
10005a0e:	60f8      	str	r0, [r7, #12]
10005a10:	60b9      	str	r1, [r7, #8]
10005a12:	607a      	str	r2, [r7, #4]
10005a14:	603b      	str	r3, [r7, #0]
	struct vring_alloc_info *vring_alloc;
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
10005a16:	68fb      	ldr	r3, [r7, #12]
10005a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10005a1a:	623b      	str	r3, [r7, #32]
	if (nvqs > num_vrings)
10005a1c:	687a      	ldr	r2, [r7, #4]
10005a1e:	6a3b      	ldr	r3, [r7, #32]
10005a20:	429a      	cmp	r2, r3
10005a22:	d901      	bls.n	10005a28 <virtio_create_virtqueues+0x20>
		return ERROR_VQUEUE_INVLD_PARAM;
10005a24:	4b1e      	ldr	r3, [pc, #120]	; (10005aa0 <virtio_create_virtqueues+0x98>)
10005a26:	e036      	b.n	10005a96 <virtio_create_virtqueues+0x8e>
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
10005a28:	2300      	movs	r3, #0
10005a2a:	627b      	str	r3, [r7, #36]	; 0x24
10005a2c:	e02e      	b.n	10005a8c <virtio_create_virtqueues+0x84>
		vring_info = &vdev->vrings_info[i];
10005a2e:	68fb      	ldr	r3, [r7, #12]
10005a30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
10005a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10005a34:	4613      	mov	r3, r2
10005a36:	005b      	lsls	r3, r3, #1
10005a38:	4413      	add	r3, r2
10005a3a:	00db      	lsls	r3, r3, #3
10005a3c:	440b      	add	r3, r1
10005a3e:	61fb      	str	r3, [r7, #28]

		vring_alloc = &vring_info->info;
10005a40:	69fb      	ldr	r3, [r7, #28]
10005a42:	3304      	adds	r3, #4
10005a44:	61bb      	str	r3, [r7, #24]
			metal_io_block_set(io, offset, 0,
					   vring_size(vring_alloc->num_descs,
						      vring_alloc->align));
		}
#endif
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005a48:	b298      	uxth	r0, r3
10005a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005a4c:	009b      	lsls	r3, r3, #2
10005a4e:	683a      	ldr	r2, [r7, #0]
10005a50:	4413      	add	r3, r2
10005a52:	681c      	ldr	r4, [r3, #0]
				       callbacks[i], vdev->func->notify,
10005a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005a56:	009b      	lsls	r3, r3, #2
10005a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
10005a5a:	4413      	add	r3, r2
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10005a5c:	681b      	ldr	r3, [r3, #0]
				       callbacks[i], vdev->func->notify,
10005a5e:	68fa      	ldr	r2, [r7, #12]
10005a60:	6a12      	ldr	r2, [r2, #32]
10005a62:	6a12      	ldr	r2, [r2, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
10005a64:	69f9      	ldr	r1, [r7, #28]
10005a66:	6809      	ldr	r1, [r1, #0]
10005a68:	9102      	str	r1, [sp, #8]
10005a6a:	9201      	str	r2, [sp, #4]
10005a6c:	9300      	str	r3, [sp, #0]
10005a6e:	69bb      	ldr	r3, [r7, #24]
10005a70:	4622      	mov	r2, r4
10005a72:	4601      	mov	r1, r0
10005a74:	68f8      	ldr	r0, [r7, #12]
10005a76:	f000 f90e 	bl	10005c96 <virtqueue_create>
10005a7a:	6178      	str	r0, [r7, #20]
				       vring_info->vq);
		if (ret)
10005a7c:	697b      	ldr	r3, [r7, #20]
10005a7e:	2b00      	cmp	r3, #0
10005a80:	d001      	beq.n	10005a86 <virtio_create_virtqueues+0x7e>
			return ret;
10005a82:	697b      	ldr	r3, [r7, #20]
10005a84:	e007      	b.n	10005a96 <virtio_create_virtqueues+0x8e>
	for (i = 0; i < nvqs; i++) {
10005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10005a88:	3301      	adds	r3, #1
10005a8a:	627b      	str	r3, [r7, #36]	; 0x24
10005a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10005a8e:	687b      	ldr	r3, [r7, #4]
10005a90:	429a      	cmp	r2, r3
10005a92:	d3cc      	bcc.n	10005a2e <virtio_create_virtqueues+0x26>
	}
	return 0;
10005a94:	2300      	movs	r3, #0
}
10005a96:	4618      	mov	r0, r3
10005a98:	372c      	adds	r7, #44	; 0x2c
10005a9a:	46bd      	mov	sp, r7
10005a9c:	bd90      	pop	{r4, r7, pc}
10005a9e:	bf00      	nop
10005aa0:	fffff440 	.word	0xfffff440

10005aa4 <vring_init>:
	return size;
}

static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
10005aa4:	b480      	push	{r7}
10005aa6:	b085      	sub	sp, #20
10005aa8:	af00      	add	r7, sp, #0
10005aaa:	60f8      	str	r0, [r7, #12]
10005aac:	60b9      	str	r1, [r7, #8]
10005aae:	607a      	str	r2, [r7, #4]
10005ab0:	603b      	str	r3, [r7, #0]
	vr->num = num;
10005ab2:	68fb      	ldr	r3, [r7, #12]
10005ab4:	68ba      	ldr	r2, [r7, #8]
10005ab6:	601a      	str	r2, [r3, #0]
	vr->desc = (struct vring_desc *)p;
10005ab8:	68fb      	ldr	r3, [r7, #12]
10005aba:	687a      	ldr	r2, [r7, #4]
10005abc:	605a      	str	r2, [r3, #4]
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
10005abe:	68bb      	ldr	r3, [r7, #8]
10005ac0:	011b      	lsls	r3, r3, #4
10005ac2:	687a      	ldr	r2, [r7, #4]
10005ac4:	441a      	add	r2, r3
10005ac6:	68fb      	ldr	r3, [r7, #12]
10005ac8:	609a      	str	r2, [r3, #8]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
10005aca:	68fb      	ldr	r3, [r7, #12]
10005acc:	689a      	ldr	r2, [r3, #8]
10005ace:	68bb      	ldr	r3, [r7, #8]
10005ad0:	005b      	lsls	r3, r3, #1
10005ad2:	4413      	add	r3, r2
10005ad4:	3304      	adds	r3, #4
10005ad6:	461a      	mov	r2, r3
10005ad8:	683b      	ldr	r3, [r7, #0]
10005ada:	4413      	add	r3, r2
	      align - 1) & ~(align - 1));
10005adc:	1c5a      	adds	r2, r3, #1
10005ade:	683b      	ldr	r3, [r7, #0]
10005ae0:	425b      	negs	r3, r3
10005ae2:	4013      	ands	r3, r2
	vr->used = (struct vring_used *)
10005ae4:	461a      	mov	r2, r3
10005ae6:	68fb      	ldr	r3, [r7, #12]
10005ae8:	60da      	str	r2, [r3, #12]
}
10005aea:	bf00      	nop
10005aec:	3714      	adds	r7, #20
10005aee:	46bd      	mov	sp, r7
10005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
10005af4:	4770      	bx	lr

10005af6 <vring_need_event>:
 * just incremented index from old to new_idx, should we trigger an
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
10005af6:	b480      	push	{r7}
10005af8:	b083      	sub	sp, #12
10005afa:	af00      	add	r7, sp, #0
10005afc:	4603      	mov	r3, r0
10005afe:	80fb      	strh	r3, [r7, #6]
10005b00:	460b      	mov	r3, r1
10005b02:	80bb      	strh	r3, [r7, #4]
10005b04:	4613      	mov	r3, r2
10005b06:	807b      	strh	r3, [r7, #2]
	return (uint16_t)(new_idx - event_idx - 1) <
10005b08:	88ba      	ldrh	r2, [r7, #4]
10005b0a:	88fb      	ldrh	r3, [r7, #6]
10005b0c:	1ad3      	subs	r3, r2, r3
10005b0e:	b29b      	uxth	r3, r3
10005b10:	3b01      	subs	r3, #1
10005b12:	b29a      	uxth	r2, r3
	    (uint16_t)(new_idx - old);
10005b14:	88b9      	ldrh	r1, [r7, #4]
10005b16:	887b      	ldrh	r3, [r7, #2]
10005b18:	1acb      	subs	r3, r1, r3
10005b1a:	b29b      	uxth	r3, r3
	return (uint16_t)(new_idx - event_idx - 1) <
10005b1c:	429a      	cmp	r2, r3
10005b1e:	bf34      	ite	cc
10005b20:	2301      	movcc	r3, #1
10005b22:	2300      	movcs	r3, #0
10005b24:	b2db      	uxtb	r3, r3
}
10005b26:	4618      	mov	r0, r3
10005b28:	370c      	adds	r7, #12
10005b2a:	46bd      	mov	sp, r7
10005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
10005b30:	4770      	bx	lr

10005b32 <metal_io_virt>:
{
10005b32:	b480      	push	{r7}
10005b34:	b083      	sub	sp, #12
10005b36:	af00      	add	r7, sp, #0
10005b38:	6078      	str	r0, [r7, #4]
10005b3a:	6039      	str	r1, [r7, #0]
	return (io->virt != METAL_BAD_VA && offset < io->size
10005b3c:	687b      	ldr	r3, [r7, #4]
10005b3e:	681b      	ldr	r3, [r3, #0]
		: NULL);
10005b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10005b44:	d00a      	beq.n	10005b5c <metal_io_virt+0x2a>
	return (io->virt != METAL_BAD_VA && offset < io->size
10005b46:	687b      	ldr	r3, [r7, #4]
10005b48:	689b      	ldr	r3, [r3, #8]
10005b4a:	683a      	ldr	r2, [r7, #0]
10005b4c:	429a      	cmp	r2, r3
10005b4e:	d205      	bcs.n	10005b5c <metal_io_virt+0x2a>
		? (void *)((uintptr_t)io->virt + offset)
10005b50:	687b      	ldr	r3, [r7, #4]
10005b52:	681b      	ldr	r3, [r3, #0]
10005b54:	461a      	mov	r2, r3
10005b56:	683b      	ldr	r3, [r7, #0]
10005b58:	4413      	add	r3, r2
		: NULL);
10005b5a:	e000      	b.n	10005b5e <metal_io_virt+0x2c>
10005b5c:	2300      	movs	r3, #0
}
10005b5e:	4618      	mov	r0, r3
10005b60:	370c      	adds	r7, #12
10005b62:	46bd      	mov	sp, r7
10005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
10005b68:	4770      	bx	lr

10005b6a <metal_io_phys>:
{
10005b6a:	b580      	push	{r7, lr}
10005b6c:	b084      	sub	sp, #16
10005b6e:	af00      	add	r7, sp, #0
10005b70:	6078      	str	r0, [r7, #4]
10005b72:	6039      	str	r1, [r7, #0]
	if (!io->ops.offset_to_phys) {
10005b74:	687b      	ldr	r3, [r7, #4]
10005b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10005b78:	2b00      	cmp	r3, #0
10005b7a:	d123      	bne.n	10005bc4 <metal_io_phys+0x5a>
		unsigned long page = (io->page_shift >=
10005b7c:	687b      	ldr	r3, [r7, #4]
10005b7e:	68db      	ldr	r3, [r3, #12]
				     0 : offset >> io->page_shift);
10005b80:	2b1f      	cmp	r3, #31
10005b82:	d805      	bhi.n	10005b90 <metal_io_phys+0x26>
10005b84:	687b      	ldr	r3, [r7, #4]
10005b86:	68db      	ldr	r3, [r3, #12]
10005b88:	683a      	ldr	r2, [r7, #0]
10005b8a:	fa22 f303 	lsr.w	r3, r2, r3
10005b8e:	e000      	b.n	10005b92 <metal_io_phys+0x28>
10005b90:	2300      	movs	r3, #0
		unsigned long page = (io->page_shift >=
10005b92:	60fb      	str	r3, [r7, #12]
		return (io->physmap && offset < io->size
10005b94:	687b      	ldr	r3, [r7, #4]
10005b96:	685b      	ldr	r3, [r3, #4]
			: METAL_BAD_PHYS);
10005b98:	2b00      	cmp	r3, #0
10005b9a:	d010      	beq.n	10005bbe <metal_io_phys+0x54>
		return (io->physmap && offset < io->size
10005b9c:	687b      	ldr	r3, [r7, #4]
10005b9e:	689b      	ldr	r3, [r3, #8]
10005ba0:	683a      	ldr	r2, [r7, #0]
10005ba2:	429a      	cmp	r2, r3
10005ba4:	d20b      	bcs.n	10005bbe <metal_io_phys+0x54>
			? io->physmap[page] + (offset & io->page_mask)
10005ba6:	687b      	ldr	r3, [r7, #4]
10005ba8:	685a      	ldr	r2, [r3, #4]
10005baa:	68fb      	ldr	r3, [r7, #12]
10005bac:	009b      	lsls	r3, r3, #2
10005bae:	4413      	add	r3, r2
10005bb0:	681a      	ldr	r2, [r3, #0]
10005bb2:	687b      	ldr	r3, [r7, #4]
10005bb4:	6919      	ldr	r1, [r3, #16]
10005bb6:	683b      	ldr	r3, [r7, #0]
10005bb8:	400b      	ands	r3, r1
			: METAL_BAD_PHYS);
10005bba:	4413      	add	r3, r2
10005bbc:	e008      	b.n	10005bd0 <metal_io_phys+0x66>
10005bbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10005bc2:	e005      	b.n	10005bd0 <metal_io_phys+0x66>
	return io->ops.offset_to_phys(io, offset);
10005bc4:	687b      	ldr	r3, [r7, #4]
10005bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
10005bc8:	6839      	ldr	r1, [r7, #0]
10005bca:	6878      	ldr	r0, [r7, #4]
10005bcc:	4798      	blx	r3
10005bce:	4603      	mov	r3, r0
}
10005bd0:	4618      	mov	r0, r3
10005bd2:	3710      	adds	r7, #16
10005bd4:	46bd      	mov	sp, r7
10005bd6:	bd80      	pop	{r7, pc}

10005bd8 <metal_io_phys_to_offset>:
{
10005bd8:	b580      	push	{r7, lr}
10005bda:	b084      	sub	sp, #16
10005bdc:	af00      	add	r7, sp, #0
10005bde:	6078      	str	r0, [r7, #4]
10005be0:	6039      	str	r1, [r7, #0]
	if (!io->ops.phys_to_offset) {
10005be2:	687b      	ldr	r3, [r7, #4]
10005be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10005be6:	2b00      	cmp	r3, #0
10005be8:	d127      	bne.n	10005c3a <metal_io_phys_to_offset+0x62>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
10005bea:	687b      	ldr	r3, [r7, #4]
10005bec:	691b      	ldr	r3, [r3, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
10005bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
10005bf2:	d105      	bne.n	10005c00 <metal_io_phys_to_offset+0x28>
10005bf4:	687b      	ldr	r3, [r7, #4]
10005bf6:	685b      	ldr	r3, [r3, #4]
10005bf8:	681b      	ldr	r3, [r3, #0]
10005bfa:	683a      	ldr	r2, [r7, #0]
10005bfc:	1ad3      	subs	r3, r2, r3
10005bfe:	e003      	b.n	10005c08 <metal_io_phys_to_offset+0x30>
10005c00:	687b      	ldr	r3, [r7, #4]
10005c02:	691a      	ldr	r2, [r3, #16]
10005c04:	683b      	ldr	r3, [r7, #0]
10005c06:	4013      	ands	r3, r2
		unsigned long offset =
10005c08:	60fb      	str	r3, [r7, #12]
			if (metal_io_phys(io, offset) == phys)
10005c0a:	68f9      	ldr	r1, [r7, #12]
10005c0c:	6878      	ldr	r0, [r7, #4]
10005c0e:	f7ff ffac 	bl	10005b6a <metal_io_phys>
10005c12:	4602      	mov	r2, r0
10005c14:	683b      	ldr	r3, [r7, #0]
10005c16:	4293      	cmp	r3, r2
10005c18:	d101      	bne.n	10005c1e <metal_io_phys_to_offset+0x46>
				return offset;
10005c1a:	68fb      	ldr	r3, [r7, #12]
10005c1c:	e013      	b.n	10005c46 <metal_io_phys_to_offset+0x6e>
			offset += io->page_mask + 1;
10005c1e:	687b      	ldr	r3, [r7, #4]
10005c20:	691a      	ldr	r2, [r3, #16]
10005c22:	68fb      	ldr	r3, [r7, #12]
10005c24:	4413      	add	r3, r2
10005c26:	3301      	adds	r3, #1
10005c28:	60fb      	str	r3, [r7, #12]
		} while (offset < io->size);
10005c2a:	687b      	ldr	r3, [r7, #4]
10005c2c:	689b      	ldr	r3, [r3, #8]
10005c2e:	68fa      	ldr	r2, [r7, #12]
10005c30:	429a      	cmp	r2, r3
10005c32:	d3ea      	bcc.n	10005c0a <metal_io_phys_to_offset+0x32>
		return METAL_BAD_OFFSET;
10005c34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10005c38:	e005      	b.n	10005c46 <metal_io_phys_to_offset+0x6e>
	return (*io->ops.phys_to_offset)(io, phys);
10005c3a:	687b      	ldr	r3, [r7, #4]
10005c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10005c3e:	6839      	ldr	r1, [r7, #0]
10005c40:	6878      	ldr	r0, [r7, #4]
10005c42:	4798      	blx	r3
10005c44:	4603      	mov	r3, r0
}
10005c46:	4618      	mov	r0, r3
10005c48:	3710      	adds	r7, #16
10005c4a:	46bd      	mov	sp, r7
10005c4c:	bd80      	pop	{r7, pc}

10005c4e <metal_io_phys_to_virt>:
{
10005c4e:	b580      	push	{r7, lr}
10005c50:	b082      	sub	sp, #8
10005c52:	af00      	add	r7, sp, #0
10005c54:	6078      	str	r0, [r7, #4]
10005c56:	6039      	str	r1, [r7, #0]
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
10005c58:	6839      	ldr	r1, [r7, #0]
10005c5a:	6878      	ldr	r0, [r7, #4]
10005c5c:	f7ff ffbc 	bl	10005bd8 <metal_io_phys_to_offset>
10005c60:	4603      	mov	r3, r0
10005c62:	4619      	mov	r1, r3
10005c64:	6878      	ldr	r0, [r7, #4]
10005c66:	f7ff ff64 	bl	10005b32 <metal_io_virt>
10005c6a:	4603      	mov	r3, r0
}
10005c6c:	4618      	mov	r0, r3
10005c6e:	3708      	adds	r7, #8
10005c70:	46bd      	mov	sp, r7
10005c72:	bd80      	pop	{r7, pc}

10005c74 <virtqueue_phys_to_virt>:
#endif /* VIRTIO_CACHED_VRINGS */

/* Default implementation of P2V based on libmetal */
static inline void *virtqueue_phys_to_virt(struct virtqueue *vq,
					   metal_phys_addr_t phys)
{
10005c74:	b580      	push	{r7, lr}
10005c76:	b084      	sub	sp, #16
10005c78:	af00      	add	r7, sp, #0
10005c7a:	6078      	str	r0, [r7, #4]
10005c7c:	6039      	str	r1, [r7, #0]
	struct metal_io_region *io = vq->shm_io;
10005c7e:	687b      	ldr	r3, [r7, #4]
10005c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10005c82:	60fb      	str	r3, [r7, #12]

	return metal_io_phys_to_virt(io, phys);
10005c84:	6839      	ldr	r1, [r7, #0]
10005c86:	68f8      	ldr	r0, [r7, #12]
10005c88:	f7ff ffe1 	bl	10005c4e <metal_io_phys_to_virt>
10005c8c:	4603      	mov	r3, r0
}
10005c8e:	4618      	mov	r0, r3
10005c90:	3710      	adds	r7, #16
10005c92:	46bd      	mov	sp, r7
10005c94:	bd80      	pop	{r7, pc}

10005c96 <virtqueue_create>:
int virtqueue_create(struct virtio_device *virt_dev, unsigned short id,
		     const char *name, struct vring_alloc_info *ring,
		     void (*callback)(struct virtqueue *vq),
		     void (*notify)(struct virtqueue *vq),
		     struct virtqueue *vq)
{
10005c96:	b580      	push	{r7, lr}
10005c98:	b086      	sub	sp, #24
10005c9a:	af00      	add	r7, sp, #0
10005c9c:	60f8      	str	r0, [r7, #12]
10005c9e:	607a      	str	r2, [r7, #4]
10005ca0:	603b      	str	r3, [r7, #0]
10005ca2:	460b      	mov	r3, r1
10005ca4:	817b      	strh	r3, [r7, #10]
	int status = VQUEUE_SUCCESS;
10005ca6:	2300      	movs	r3, #0
10005ca8:	617b      	str	r3, [r7, #20]
	VQ_PARAM_CHK(ring->num_descs == 0, status, ERROR_VQUEUE_INVLD_PARAM);
	VQ_PARAM_CHK(ring->num_descs & (ring->num_descs - 1), status,
		     ERROR_VRING_ALIGN);
	VQ_PARAM_CHK(vq == NULL, status, ERROR_NO_MEM);

	if (status == VQUEUE_SUCCESS) {
10005caa:	697b      	ldr	r3, [r7, #20]
10005cac:	2b00      	cmp	r3, #0
10005cae:	d11e      	bne.n	10005cee <virtqueue_create+0x58>
		vq->vq_dev = virt_dev;
10005cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cb2:	68fa      	ldr	r2, [r7, #12]
10005cb4:	601a      	str	r2, [r3, #0]
		vq->vq_name = name;
10005cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cb8:	687a      	ldr	r2, [r7, #4]
10005cba:	605a      	str	r2, [r3, #4]
		vq->vq_queue_index = id;
10005cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cbe:	897a      	ldrh	r2, [r7, #10]
10005cc0:	811a      	strh	r2, [r3, #8]
		vq->vq_nentries = ring->num_descs;
10005cc2:	683b      	ldr	r3, [r7, #0]
10005cc4:	891a      	ldrh	r2, [r3, #8]
10005cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cc8:	815a      	strh	r2, [r3, #10]
		vq->vq_free_cnt = vq->vq_nentries;
10005cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005ccc:	895a      	ldrh	r2, [r3, #10]
10005cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cd0:	849a      	strh	r2, [r3, #36]	; 0x24
		vq->callback = callback;
10005cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cd4:	6a3a      	ldr	r2, [r7, #32]
10005cd6:	60da      	str	r2, [r3, #12]
		vq->notify = notify;
10005cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
10005cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10005cdc:	611a      	str	r2, [r3, #16]

		/* Initialize vring control block in virtqueue. */
		vq_ring_init(vq, ring->vaddr, ring->align);
10005cde:	683b      	ldr	r3, [r7, #0]
10005ce0:	6819      	ldr	r1, [r3, #0]
10005ce2:	683b      	ldr	r3, [r7, #0]
10005ce4:	685b      	ldr	r3, [r3, #4]
10005ce6:	461a      	mov	r2, r3
10005ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
10005cea:	f000 f8ef 	bl	10005ecc <vq_ring_init>
	/*
	 * CACHE: nothing to be done here. Only desc.next is setup at this
	 * stage but that is only written by master, so no need to flush it.
	 */

	return status;
10005cee:	697b      	ldr	r3, [r7, #20]
}
10005cf0:	4618      	mov	r0, r3
10005cf2:	3718      	adds	r7, #24
10005cf4:	46bd      	mov	sp, r7
10005cf6:	bd80      	pop	{r7, pc}

10005cf8 <virtqueue_get_buffer_length>:

	return cookie;
}

uint32_t virtqueue_get_buffer_length(struct virtqueue *vq, uint16_t idx)
{
10005cf8:	b480      	push	{r7}
10005cfa:	b083      	sub	sp, #12
10005cfc:	af00      	add	r7, sp, #0
10005cfe:	6078      	str	r0, [r7, #4]
10005d00:	460b      	mov	r3, r1
10005d02:	807b      	strh	r3, [r7, #2]
	VRING_INVALIDATE(vq->vq_ring.desc[idx].len);
	return vq->vq_ring.desc[idx].len;
10005d04:	687b      	ldr	r3, [r7, #4]
10005d06:	699a      	ldr	r2, [r3, #24]
10005d08:	887b      	ldrh	r3, [r7, #2]
10005d0a:	011b      	lsls	r3, r3, #4
10005d0c:	4413      	add	r3, r2
10005d0e:	689b      	ldr	r3, [r3, #8]
}
10005d10:	4618      	mov	r0, r3
10005d12:	370c      	adds	r7, #12
10005d14:	46bd      	mov	sp, r7
10005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
10005d1a:	4770      	bx	lr

10005d1c <virtqueue_get_available_buffer>:
 *
 * @return                          - Pointer to available buffer
 */
void *virtqueue_get_available_buffer(struct virtqueue *vq, uint16_t *avail_idx,
				     uint32_t *len)
{
10005d1c:	b580      	push	{r7, lr}
10005d1e:	b086      	sub	sp, #24
10005d20:	af00      	add	r7, sp, #0
10005d22:	60f8      	str	r0, [r7, #12]
10005d24:	60b9      	str	r1, [r7, #8]
10005d26:	607a      	str	r2, [r7, #4]
	uint16_t head_idx = 0;
10005d28:	2300      	movs	r3, #0
10005d2a:	82fb      	strh	r3, [r7, #22]
	void *buffer;

	atomic_thread_fence(memory_order_seq_cst);
10005d2c:	f3bf 8f5b 	dmb	ish

	/* Avail.idx is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->idx);
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
10005d30:	68fb      	ldr	r3, [r7, #12]
10005d32:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
10005d34:	68fb      	ldr	r3, [r7, #12]
10005d36:	69db      	ldr	r3, [r3, #28]
10005d38:	885b      	ldrh	r3, [r3, #2]
10005d3a:	b29b      	uxth	r3, r3
10005d3c:	429a      	cmp	r2, r3
10005d3e:	d101      	bne.n	10005d44 <virtqueue_get_available_buffer+0x28>
		return NULL;
10005d40:	2300      	movs	r3, #0
10005d42:	e02f      	b.n	10005da4 <virtqueue_get_available_buffer+0x88>
	VQUEUE_BUSY(vq);

	/* Avail.ring is updated by master, invalidate it */
	VRING_INVALIDATE(vq->vq_ring.avail->ring[head_idx]);

	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
10005d44:	68fb      	ldr	r3, [r7, #12]
10005d46:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10005d48:	1c5a      	adds	r2, r3, #1
10005d4a:	b291      	uxth	r1, r2
10005d4c:	68fa      	ldr	r2, [r7, #12]
10005d4e:	8611      	strh	r1, [r2, #48]	; 0x30
10005d50:	b21a      	sxth	r2, r3
10005d52:	68fb      	ldr	r3, [r7, #12]
10005d54:	895b      	ldrh	r3, [r3, #10]
10005d56:	3b01      	subs	r3, #1
10005d58:	b29b      	uxth	r3, r3
10005d5a:	b21b      	sxth	r3, r3
10005d5c:	4013      	ands	r3, r2
10005d5e:	b21b      	sxth	r3, r3
10005d60:	82fb      	strh	r3, [r7, #22]
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
10005d62:	68fb      	ldr	r3, [r7, #12]
10005d64:	69da      	ldr	r2, [r3, #28]
10005d66:	8afb      	ldrh	r3, [r7, #22]
10005d68:	005b      	lsls	r3, r3, #1
10005d6a:	4413      	add	r3, r2
10005d6c:	889b      	ldrh	r3, [r3, #4]
10005d6e:	b29a      	uxth	r2, r3
10005d70:	68bb      	ldr	r3, [r7, #8]
10005d72:	801a      	strh	r2, [r3, #0]

	/* Invalidate the desc entry written by master before accessing it */
	VRING_INVALIDATE(vq->vq_ring.desc[*avail_idx]);
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
10005d74:	68fb      	ldr	r3, [r7, #12]
10005d76:	699a      	ldr	r2, [r3, #24]
10005d78:	68bb      	ldr	r3, [r7, #8]
10005d7a:	881b      	ldrh	r3, [r3, #0]
10005d7c:	011b      	lsls	r3, r3, #4
10005d7e:	18d1      	adds	r1, r2, r3
10005d80:	680a      	ldr	r2, [r1, #0]
10005d82:	684b      	ldr	r3, [r1, #4]
10005d84:	4613      	mov	r3, r2
10005d86:	4619      	mov	r1, r3
10005d88:	68f8      	ldr	r0, [r7, #12]
10005d8a:	f7ff ff73 	bl	10005c74 <virtqueue_phys_to_virt>
10005d8e:	6138      	str	r0, [r7, #16]
	*len = vq->vq_ring.desc[*avail_idx].len;
10005d90:	68fb      	ldr	r3, [r7, #12]
10005d92:	699a      	ldr	r2, [r3, #24]
10005d94:	68bb      	ldr	r3, [r7, #8]
10005d96:	881b      	ldrh	r3, [r3, #0]
10005d98:	011b      	lsls	r3, r3, #4
10005d9a:	4413      	add	r3, r2
10005d9c:	689a      	ldr	r2, [r3, #8]
10005d9e:	687b      	ldr	r3, [r7, #4]
10005da0:	601a      	str	r2, [r3, #0]

	VQUEUE_IDLE(vq);

	return buffer;
10005da2:	693b      	ldr	r3, [r7, #16]
}
10005da4:	4618      	mov	r0, r3
10005da6:	3718      	adds	r7, #24
10005da8:	46bd      	mov	sp, r7
10005daa:	bd80      	pop	{r7, pc}

10005dac <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
10005dac:	b480      	push	{r7}
10005dae:	b087      	sub	sp, #28
10005db0:	af00      	add	r7, sp, #0
10005db2:	60f8      	str	r0, [r7, #12]
10005db4:	460b      	mov	r3, r1
10005db6:	607a      	str	r2, [r7, #4]
10005db8:	817b      	strh	r3, [r7, #10]
	struct vring_used_elem *used_desc = NULL;
10005dba:	2300      	movs	r3, #0
10005dbc:	617b      	str	r3, [r7, #20]
	uint16_t used_idx;

	if (head_idx > vq->vq_nentries) {
10005dbe:	68fb      	ldr	r3, [r7, #12]
10005dc0:	895b      	ldrh	r3, [r3, #10]
10005dc2:	897a      	ldrh	r2, [r7, #10]
10005dc4:	429a      	cmp	r2, r3
10005dc6:	d901      	bls.n	10005dcc <virtqueue_add_consumed_buffer+0x20>
		return ERROR_VRING_NO_BUFF;
10005dc8:	4b18      	ldr	r3, [pc, #96]	; (10005e2c <virtqueue_add_consumed_buffer+0x80>)
10005dca:	e029      	b.n	10005e20 <virtqueue_add_consumed_buffer+0x74>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by master, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
10005dcc:	68fb      	ldr	r3, [r7, #12]
10005dce:	6a1b      	ldr	r3, [r3, #32]
10005dd0:	885b      	ldrh	r3, [r3, #2]
10005dd2:	b29b      	uxth	r3, r3
10005dd4:	b21a      	sxth	r2, r3
10005dd6:	68fb      	ldr	r3, [r7, #12]
10005dd8:	895b      	ldrh	r3, [r3, #10]
10005dda:	3b01      	subs	r3, #1
10005ddc:	b29b      	uxth	r3, r3
10005dde:	b21b      	sxth	r3, r3
10005de0:	4013      	ands	r3, r2
10005de2:	b21b      	sxth	r3, r3
10005de4:	827b      	strh	r3, [r7, #18]
	used_desc = &vq->vq_ring.used->ring[used_idx];
10005de6:	68fb      	ldr	r3, [r7, #12]
10005de8:	6a1a      	ldr	r2, [r3, #32]
10005dea:	8a7b      	ldrh	r3, [r7, #18]
10005dec:	00db      	lsls	r3, r3, #3
10005dee:	4413      	add	r3, r2
10005df0:	3304      	adds	r3, #4
10005df2:	617b      	str	r3, [r7, #20]
	used_desc->id = head_idx;
10005df4:	897a      	ldrh	r2, [r7, #10]
10005df6:	697b      	ldr	r3, [r7, #20]
10005df8:	601a      	str	r2, [r3, #0]
	used_desc->len = len;
10005dfa:	697b      	ldr	r3, [r7, #20]
10005dfc:	687a      	ldr	r2, [r7, #4]
10005dfe:	605a      	str	r2, [r3, #4]

	/* We still need to flush it because this is read by master */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
10005e00:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
10005e04:	68fb      	ldr	r3, [r7, #12]
10005e06:	6a1b      	ldr	r3, [r3, #32]
10005e08:	885a      	ldrh	r2, [r3, #2]
10005e0a:	b292      	uxth	r2, r2
10005e0c:	3201      	adds	r2, #1
10005e0e:	b292      	uxth	r2, r2
10005e10:	805a      	strh	r2, [r3, #2]

	/* Used.idx is read by master, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
10005e12:	68fb      	ldr	r3, [r7, #12]
10005e14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
10005e16:	3301      	adds	r3, #1
10005e18:	b29a      	uxth	r2, r3
10005e1a:	68fb      	ldr	r3, [r7, #12]
10005e1c:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
10005e1e:	2300      	movs	r3, #0
}
10005e20:	4618      	mov	r0, r3
10005e22:	371c      	adds	r7, #28
10005e24:	46bd      	mov	sp, r7
10005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
10005e2a:	4770      	bx	lr
10005e2c:	fffff441 	.word	0xfffff441

10005e30 <virtqueue_disable_cb>:
 *
 * @param vq           - Pointer to VirtIO queue control block
 *
 */
void virtqueue_disable_cb(struct virtqueue *vq)
{
10005e30:	b480      	push	{r7}
10005e32:	b083      	sub	sp, #12
10005e34:	af00      	add	r7, sp, #0
10005e36:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
10005e38:	6879      	ldr	r1, [r7, #4]
10005e3a:	6809      	ldr	r1, [r1, #0]
10005e3c:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
10005e40:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
10005e44:	2300      	movs	r3, #0
10005e46:	4313      	orrs	r3, r2
10005e48:	d015      	beq.n	10005e76 <virtqueue_disable_cb+0x46>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
			VRING_FLUSH(vring_used_event(&vq->vq_ring));
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10005e4a:	687b      	ldr	r3, [r7, #4]
10005e4c:	681b      	ldr	r3, [r3, #0]
10005e4e:	699b      	ldr	r3, [r3, #24]
10005e50:	2b01      	cmp	r3, #1
10005e52:	d11f      	bne.n	10005e94 <virtqueue_disable_cb+0x64>
			vring_avail_event(&vq->vq_ring) =
			    vq->vq_available_idx - vq->vq_nentries - 1;
10005e54:	687b      	ldr	r3, [r7, #4]
10005e56:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
10005e58:	687b      	ldr	r3, [r7, #4]
10005e5a:	895b      	ldrh	r3, [r3, #10]
10005e5c:	1ad3      	subs	r3, r2, r3
10005e5e:	b299      	uxth	r1, r3
			vring_avail_event(&vq->vq_ring) =
10005e60:	687b      	ldr	r3, [r7, #4]
10005e62:	6a1a      	ldr	r2, [r3, #32]
10005e64:	687b      	ldr	r3, [r7, #4]
10005e66:	695b      	ldr	r3, [r3, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
10005e68:	3901      	subs	r1, #1
10005e6a:	b289      	uxth	r1, r1
			vring_avail_event(&vq->vq_ring) =
10005e6c:	00db      	lsls	r3, r3, #3
10005e6e:	4413      	add	r3, r2
10005e70:	460a      	mov	r2, r1
10005e72:	809a      	strh	r2, [r3, #4]
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	VQUEUE_IDLE(vq);
}
10005e74:	e00e      	b.n	10005e94 <virtqueue_disable_cb+0x64>
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10005e76:	687b      	ldr	r3, [r7, #4]
10005e78:	681b      	ldr	r3, [r3, #0]
10005e7a:	699b      	ldr	r3, [r3, #24]
10005e7c:	2b01      	cmp	r3, #1
10005e7e:	d109      	bne.n	10005e94 <virtqueue_disable_cb+0x64>
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
10005e80:	687b      	ldr	r3, [r7, #4]
10005e82:	6a1b      	ldr	r3, [r3, #32]
10005e84:	881b      	ldrh	r3, [r3, #0]
10005e86:	b29a      	uxth	r2, r3
10005e88:	687b      	ldr	r3, [r7, #4]
10005e8a:	6a1b      	ldr	r3, [r3, #32]
10005e8c:	f042 0201 	orr.w	r2, r2, #1
10005e90:	b292      	uxth	r2, r2
10005e92:	801a      	strh	r2, [r3, #0]
}
10005e94:	bf00      	nop
10005e96:	370c      	adds	r7, #12
10005e98:	46bd      	mov	sp, r7
10005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
10005e9e:	4770      	bx	lr

10005ea0 <virtqueue_kick>:
 * virtqueue_kick - Notifies other side that there is buffer available for it.
 *
 * @param vq      - Pointer to VirtIO queue control block
 */
void virtqueue_kick(struct virtqueue *vq)
{
10005ea0:	b580      	push	{r7, lr}
10005ea2:	b082      	sub	sp, #8
10005ea4:	af00      	add	r7, sp, #0
10005ea6:	6078      	str	r0, [r7, #4]
	VQUEUE_BUSY(vq);

	/* Ensure updated avail->idx is visible to host. */
	atomic_thread_fence(memory_order_seq_cst);
10005ea8:	f3bf 8f5b 	dmb	ish

	if (vq_ring_must_notify(vq))
10005eac:	6878      	ldr	r0, [r7, #4]
10005eae:	f000 f835 	bl	10005f1c <vq_ring_must_notify>
10005eb2:	4603      	mov	r3, r0
10005eb4:	2b00      	cmp	r3, #0
10005eb6:	d002      	beq.n	10005ebe <virtqueue_kick+0x1e>
		vq_ring_notify(vq);
10005eb8:	6878      	ldr	r0, [r7, #4]
10005eba:	f000 f87d 	bl	10005fb8 <vq_ring_notify>

	vq->vq_queued_cnt = 0;
10005ebe:	687b      	ldr	r3, [r7, #4]
10005ec0:	2200      	movs	r2, #0
10005ec2:	84da      	strh	r2, [r3, #38]	; 0x26

	VQUEUE_IDLE(vq);
}
10005ec4:	bf00      	nop
10005ec6:	3708      	adds	r7, #8
10005ec8:	46bd      	mov	sp, r7
10005eca:	bd80      	pop	{r7, pc}

10005ecc <vq_ring_init>:
 *
 * vq_ring_init
 *
 */
static void vq_ring_init(struct virtqueue *vq, void *ring_mem, int alignment)
{
10005ecc:	b580      	push	{r7, lr}
10005ece:	b086      	sub	sp, #24
10005ed0:	af00      	add	r7, sp, #0
10005ed2:	60f8      	str	r0, [r7, #12]
10005ed4:	60b9      	str	r1, [r7, #8]
10005ed6:	607a      	str	r2, [r7, #4]
	struct vring *vr;
	int size;

	size = vq->vq_nentries;
10005ed8:	68fb      	ldr	r3, [r7, #12]
10005eda:	895b      	ldrh	r3, [r3, #10]
10005edc:	617b      	str	r3, [r7, #20]
	vr = &vq->vq_ring;
10005ede:	68fb      	ldr	r3, [r7, #12]
10005ee0:	3314      	adds	r3, #20
10005ee2:	613b      	str	r3, [r7, #16]

	vring_init(vr, size, ring_mem, alignment);
10005ee4:	6979      	ldr	r1, [r7, #20]
10005ee6:	687b      	ldr	r3, [r7, #4]
10005ee8:	68ba      	ldr	r2, [r7, #8]
10005eea:	6938      	ldr	r0, [r7, #16]
10005eec:	f7ff fdda 	bl	10005aa4 <vring_init>
		for (i = 0; i < size - 1; i++)
			vr->desc[i].next = i + 1;
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
	}
#endif /*VIRTIO_SLAVE_ONLY*/
}
10005ef0:	bf00      	nop
10005ef2:	3718      	adds	r7, #24
10005ef4:	46bd      	mov	sp, r7
10005ef6:	bd80      	pop	{r7, pc}

10005ef8 <virtqueue_notification>:
 *
 * virtqueue_interrupt
 *
 */
void virtqueue_notification(struct virtqueue *vq)
{
10005ef8:	b580      	push	{r7, lr}
10005efa:	b082      	sub	sp, #8
10005efc:	af00      	add	r7, sp, #0
10005efe:	6078      	str	r0, [r7, #4]
	atomic_thread_fence(memory_order_seq_cst);
10005f00:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
10005f04:	687b      	ldr	r3, [r7, #4]
10005f06:	68db      	ldr	r3, [r3, #12]
10005f08:	2b00      	cmp	r3, #0
10005f0a:	d003      	beq.n	10005f14 <virtqueue_notification+0x1c>
		vq->callback(vq);
10005f0c:	687b      	ldr	r3, [r7, #4]
10005f0e:	68db      	ldr	r3, [r3, #12]
10005f10:	6878      	ldr	r0, [r7, #4]
10005f12:	4798      	blx	r3
}
10005f14:	bf00      	nop
10005f16:	3708      	adds	r7, #8
10005f18:	46bd      	mov	sp, r7
10005f1a:	bd80      	pop	{r7, pc}

10005f1c <vq_ring_must_notify>:
 *
 * vq_ring_must_notify
 *
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
10005f1c:	b580      	push	{r7, lr}
10005f1e:	b084      	sub	sp, #16
10005f20:	af00      	add	r7, sp, #0
10005f22:	6078      	str	r0, [r7, #4]
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
10005f24:	6879      	ldr	r1, [r7, #4]
10005f26:	6809      	ldr	r1, [r1, #0]
10005f28:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
10005f2c:	f000 5200 	and.w	r2, r0, #536870912	; 0x20000000
10005f30:	2300      	movs	r3, #0
10005f32:	4313      	orrs	r3, r2
10005f34:	d02a      	beq.n	10005f8c <vq_ring_must_notify+0x70>
			return vring_need_event(event_idx, new_idx,
						prev_idx) != 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10005f36:	687b      	ldr	r3, [r7, #4]
10005f38:	681b      	ldr	r3, [r3, #0]
10005f3a:	699b      	ldr	r3, [r3, #24]
10005f3c:	2b01      	cmp	r3, #1
10005f3e:	d136      	bne.n	10005fae <vq_ring_must_notify+0x92>
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
10005f40:	687b      	ldr	r3, [r7, #4]
10005f42:	6a1b      	ldr	r3, [r3, #32]
10005f44:	789a      	ldrb	r2, [r3, #2]
10005f46:	78db      	ldrb	r3, [r3, #3]
10005f48:	021b      	lsls	r3, r3, #8
10005f4a:	4313      	orrs	r3, r2
10005f4c:	81fb      	strh	r3, [r7, #14]
			prev_idx = new_idx - vq->vq_queued_cnt;
10005f4e:	687b      	ldr	r3, [r7, #4]
10005f50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
10005f52:	89fa      	ldrh	r2, [r7, #14]
10005f54:	1ad3      	subs	r3, r2, r3
10005f56:	81bb      	strh	r3, [r7, #12]
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
10005f58:	687b      	ldr	r3, [r7, #4]
10005f5a:	69da      	ldr	r2, [r3, #28]
10005f5c:	687b      	ldr	r3, [r7, #4]
10005f5e:	6959      	ldr	r1, [r3, #20]
10005f60:	004b      	lsls	r3, r1, #1
10005f62:	4413      	add	r3, r2
10005f64:	7918      	ldrb	r0, [r3, #4]
10005f66:	004b      	lsls	r3, r1, #1
10005f68:	4413      	add	r3, r2
10005f6a:	795b      	ldrb	r3, [r3, #5]
10005f6c:	021b      	lsls	r3, r3, #8
10005f6e:	4303      	orrs	r3, r0
10005f70:	817b      	strh	r3, [r7, #10]
			return vring_need_event(event_idx, new_idx,
10005f72:	89ba      	ldrh	r2, [r7, #12]
10005f74:	89f9      	ldrh	r1, [r7, #14]
10005f76:	897b      	ldrh	r3, [r7, #10]
10005f78:	4618      	mov	r0, r3
10005f7a:	f7ff fdbc 	bl	10005af6 <vring_need_event>
10005f7e:	4603      	mov	r3, r0
						prev_idx) != 0;
10005f80:	2b00      	cmp	r3, #0
10005f82:	bf14      	ite	ne
10005f84:	2301      	movne	r3, #1
10005f86:	2300      	moveq	r3, #0
10005f88:	b2db      	uxtb	r3, r3
10005f8a:	e011      	b.n	10005fb0 <vq_ring_must_notify+0x94>
			return (vq->vq_ring.used->flags &
				VRING_USED_F_NO_NOTIFY) == 0;
		}
#endif /*VIRTIO_SLAVE_ONLY*/
#ifndef VIRTIO_MASTER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_SLAVE) {
10005f8c:	687b      	ldr	r3, [r7, #4]
10005f8e:	681b      	ldr	r3, [r3, #0]
10005f90:	699b      	ldr	r3, [r3, #24]
10005f92:	2b01      	cmp	r3, #1
10005f94:	d10b      	bne.n	10005fae <vq_ring_must_notify+0x92>
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
10005f96:	687b      	ldr	r3, [r7, #4]
10005f98:	69db      	ldr	r3, [r3, #28]
10005f9a:	881b      	ldrh	r3, [r3, #0]
10005f9c:	b29b      	uxth	r3, r3
10005f9e:	f003 0301 	and.w	r3, r3, #1
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
10005fa2:	2b00      	cmp	r3, #0
10005fa4:	bf0c      	ite	eq
10005fa6:	2301      	moveq	r3, #1
10005fa8:	2300      	movne	r3, #0
10005faa:	b2db      	uxtb	r3, r3
10005fac:	e000      	b.n	10005fb0 <vq_ring_must_notify+0x94>
		}
#endif /*VIRTIO_MASTER_ONLY*/
	}

	return 0;
10005fae:	2300      	movs	r3, #0
}
10005fb0:	4618      	mov	r0, r3
10005fb2:	3710      	adds	r7, #16
10005fb4:	46bd      	mov	sp, r7
10005fb6:	bd80      	pop	{r7, pc}

10005fb8 <vq_ring_notify>:
 *
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
10005fb8:	b580      	push	{r7, lr}
10005fba:	b082      	sub	sp, #8
10005fbc:	af00      	add	r7, sp, #0
10005fbe:	6078      	str	r0, [r7, #4]
	if (vq->notify)
10005fc0:	687b      	ldr	r3, [r7, #4]
10005fc2:	691b      	ldr	r3, [r3, #16]
10005fc4:	2b00      	cmp	r3, #0
10005fc6:	d003      	beq.n	10005fd0 <vq_ring_notify+0x18>
		vq->notify(vq);
10005fc8:	687b      	ldr	r3, [r7, #4]
10005fca:	691b      	ldr	r3, [r3, #16]
10005fcc:	6878      	ldr	r0, [r7, #4]
10005fce:	4798      	blx	r3
}
10005fd0:	bf00      	nop
10005fd2:	3708      	adds	r7, #8
10005fd4:	46bd      	mov	sp, r7
10005fd6:	bd80      	pop	{r7, pc}

10005fd8 <rpmsg_send>:
 *
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
10005fd8:	b580      	push	{r7, lr}
10005fda:	b086      	sub	sp, #24
10005fdc:	af02      	add	r7, sp, #8
10005fde:	60f8      	str	r0, [r7, #12]
10005fe0:	60b9      	str	r1, [r7, #8]
10005fe2:	607a      	str	r2, [r7, #4]
	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
10005fe4:	68fb      	ldr	r3, [r7, #12]
10005fe6:	6a59      	ldr	r1, [r3, #36]	; 0x24
10005fe8:	68fb      	ldr	r3, [r7, #12]
10005fea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
10005fec:	2301      	movs	r3, #1
10005fee:	9301      	str	r3, [sp, #4]
10005ff0:	687b      	ldr	r3, [r7, #4]
10005ff2:	9300      	str	r3, [sp, #0]
10005ff4:	68bb      	ldr	r3, [r7, #8]
10005ff6:	68f8      	ldr	r0, [r7, #12]
10005ff8:	f7fe fe76 	bl	10004ce8 <rpmsg_send_offchannel_raw>
10005ffc:	4603      	mov	r3, r0
					 len, true);
}
10005ffe:	4618      	mov	r0, r3
10006000:	3710      	adds	r7, #16
10006002:	46bd      	mov	sp, r7
10006004:	bd80      	pop	{r7, pc}

10006006 <VIRT_UART_read_cb>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/

static int VIRT_UART_read_cb(struct rpmsg_endpoint *ept, void *data,
			    size_t len, uint32_t src, void *priv)
{
10006006:	b580      	push	{r7, lr}
10006008:	b086      	sub	sp, #24
1000600a:	af00      	add	r7, sp, #0
1000600c:	60f8      	str	r0, [r7, #12]
1000600e:	60b9      	str	r1, [r7, #8]
10006010:	607a      	str	r2, [r7, #4]
10006012:	603b      	str	r3, [r7, #0]
  VIRT_UART_HandleTypeDef *huart = metal_container_of(ept, VIRT_UART_HandleTypeDef, ept);
10006014:	68fb      	ldr	r3, [r7, #12]
10006016:	617b      	str	r3, [r7, #20]
  (void)src;

  huart->pRxBuffPtr = data;
10006018:	697b      	ldr	r3, [r7, #20]
1000601a:	68ba      	ldr	r2, [r7, #8]
1000601c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxXferSize = len;
1000601e:	687b      	ldr	r3, [r7, #4]
10006020:	b29a      	uxth	r2, r3
10006022:	697b      	ldr	r3, [r7, #20]
10006024:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  if (huart->RxCpltCallback != NULL) {
10006028:	697b      	ldr	r3, [r7, #20]
1000602a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
1000602c:	2b00      	cmp	r3, #0
1000602e:	d003      	beq.n	10006038 <VIRT_UART_read_cb+0x32>
    huart->RxCpltCallback(huart);
10006030:	697b      	ldr	r3, [r7, #20]
10006032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10006034:	6978      	ldr	r0, [r7, #20]
10006036:	4798      	blx	r3
  }

  return 0;
10006038:	2300      	movs	r3, #0
}
1000603a:	4618      	mov	r0, r3
1000603c:	3718      	adds	r7, #24
1000603e:	46bd      	mov	sp, r7
10006040:	bd80      	pop	{r7, pc}
	...

10006044 <VIRT_UART_Init>:

VIRT_UART_StatusTypeDef VIRT_UART_Init(VIRT_UART_HandleTypeDef *huart)
{
10006044:	b580      	push	{r7, lr}
10006046:	b086      	sub	sp, #24
10006048:	af02      	add	r7, sp, #8
1000604a:	6078      	str	r0, [r7, #4]

  int status;

  /* Create a endpoint for rmpsg communication */

  status = OPENAMP_create_endpoint(&huart->ept, RPMSG_SERVICE_NAME, RPMSG_ADDR_ANY,
1000604c:	6878      	ldr	r0, [r7, #4]
1000604e:	2300      	movs	r3, #0
10006050:	9300      	str	r3, [sp, #0]
10006052:	4b08      	ldr	r3, [pc, #32]	; (10006074 <VIRT_UART_Init+0x30>)
10006054:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
10006058:	4907      	ldr	r1, [pc, #28]	; (10006078 <VIRT_UART_Init+0x34>)
1000605a:	f7fa ff99 	bl	10000f90 <OPENAMP_create_endpoint>
1000605e:	60f8      	str	r0, [r7, #12]
		  	  	  	  	  	  	   VIRT_UART_read_cb, NULL);

  if(status < 0) {
10006060:	68fb      	ldr	r3, [r7, #12]
10006062:	2b00      	cmp	r3, #0
10006064:	da01      	bge.n	1000606a <VIRT_UART_Init+0x26>
    return VIRT_UART_ERROR;
10006066:	2301      	movs	r3, #1
10006068:	e000      	b.n	1000606c <VIRT_UART_Init+0x28>
  }

  return VIRT_UART_OK;
1000606a:	2300      	movs	r3, #0
}
1000606c:	4618      	mov	r0, r3
1000606e:	3710      	adds	r7, #16
10006070:	46bd      	mov	sp, r7
10006072:	bd80      	pop	{r7, pc}
10006074:	10006007 	.word	0x10006007
10006078:	1000761c 	.word	0x1000761c

1000607c <VIRT_UART_RegisterCallback>:
}

VIRT_UART_StatusTypeDef VIRT_UART_RegisterCallback(VIRT_UART_HandleTypeDef *huart,
                                                   VIRT_UART_CallbackIDTypeDef CallbackID,
                                                   void (* pCallback)(VIRT_UART_HandleTypeDef *_huart))
{
1000607c:	b480      	push	{r7}
1000607e:	b087      	sub	sp, #28
10006080:	af00      	add	r7, sp, #0
10006082:	60f8      	str	r0, [r7, #12]
10006084:	460b      	mov	r3, r1
10006086:	607a      	str	r2, [r7, #4]
10006088:	72fb      	strb	r3, [r7, #11]
  VIRT_UART_StatusTypeDef status = VIRT_UART_OK;
1000608a:	2300      	movs	r3, #0
1000608c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
1000608e:	7afb      	ldrb	r3, [r7, #11]
10006090:	2b00      	cmp	r3, #0
10006092:	d103      	bne.n	1000609c <VIRT_UART_RegisterCallback+0x20>
  {
  case VIRT_UART_RXCPLT_CB_ID :
    huart->RxCpltCallback = pCallback;
10006094:	68fb      	ldr	r3, [r7, #12]
10006096:	687a      	ldr	r2, [r7, #4]
10006098:	64da      	str	r2, [r3, #76]	; 0x4c
    break;
1000609a:	e002      	b.n	100060a2 <VIRT_UART_RegisterCallback+0x26>

  default :
   /* Return error status */
    status =  VIRT_UART_ERROR;
1000609c:	2301      	movs	r3, #1
1000609e:	75fb      	strb	r3, [r7, #23]
    break;
100060a0:	bf00      	nop
  }
  return status;
100060a2:	7dfb      	ldrb	r3, [r7, #23]
}
100060a4:	4618      	mov	r0, r3
100060a6:	371c      	adds	r7, #28
100060a8:	46bd      	mov	sp, r7
100060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
100060ae:	4770      	bx	lr

100060b0 <VIRT_UART_Transmit>:

VIRT_UART_StatusTypeDef VIRT_UART_Transmit(VIRT_UART_HandleTypeDef *huart, const void *pData, uint16_t Size)
{
100060b0:	b580      	push	{r7, lr}
100060b2:	b086      	sub	sp, #24
100060b4:	af00      	add	r7, sp, #0
100060b6:	60f8      	str	r0, [r7, #12]
100060b8:	60b9      	str	r1, [r7, #8]
100060ba:	4613      	mov	r3, r2
100060bc:	80fb      	strh	r3, [r7, #6]
	int res;

	if (Size > (RPMSG_BUFFER_SIZE-16))
100060be:	88fb      	ldrh	r3, [r7, #6]
100060c0:	f5b3 7ff8 	cmp.w	r3, #496	; 0x1f0
100060c4:	d901      	bls.n	100060ca <VIRT_UART_Transmit+0x1a>
	  return VIRT_UART_ERROR;
100060c6:	2301      	movs	r3, #1
100060c8:	e00c      	b.n	100060e4 <VIRT_UART_Transmit+0x34>

	res = OPENAMP_send(&huart->ept, pData, Size);
100060ca:	68fb      	ldr	r3, [r7, #12]
100060cc:	88fa      	ldrh	r2, [r7, #6]
100060ce:	68b9      	ldr	r1, [r7, #8]
100060d0:	4618      	mov	r0, r3
100060d2:	f7ff ff81 	bl	10005fd8 <rpmsg_send>
100060d6:	6178      	str	r0, [r7, #20]
	if (res <0) {
100060d8:	697b      	ldr	r3, [r7, #20]
100060da:	2b00      	cmp	r3, #0
100060dc:	da01      	bge.n	100060e2 <VIRT_UART_Transmit+0x32>
		return VIRT_UART_ERROR;
100060de:	2301      	movs	r3, #1
100060e0:	e000      	b.n	100060e4 <VIRT_UART_Transmit+0x34>
	}

	return VIRT_UART_OK;
100060e2:	2300      	movs	r3, #0
}
100060e4:	4618      	mov	r0, r3
100060e6:	3718      	adds	r7, #24
100060e8:	46bd      	mov	sp, r7
100060ea:	bd80      	pop	{r7, pc}

100060ec <__assert_func>:
100060ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100060ee:	4614      	mov	r4, r2
100060f0:	461a      	mov	r2, r3
100060f2:	4b09      	ldr	r3, [pc, #36]	; (10006118 <__assert_func+0x2c>)
100060f4:	681b      	ldr	r3, [r3, #0]
100060f6:	4605      	mov	r5, r0
100060f8:	68d8      	ldr	r0, [r3, #12]
100060fa:	b14c      	cbz	r4, 10006110 <__assert_func+0x24>
100060fc:	4b07      	ldr	r3, [pc, #28]	; (1000611c <__assert_func+0x30>)
100060fe:	9100      	str	r1, [sp, #0]
10006100:	e9cd 3401 	strd	r3, r4, [sp, #4]
10006104:	4906      	ldr	r1, [pc, #24]	; (10006120 <__assert_func+0x34>)
10006106:	462b      	mov	r3, r5
10006108:	f000 f95c 	bl	100063c4 <fiprintf>
1000610c:	f000 fa9c 	bl	10006648 <abort>
10006110:	4b04      	ldr	r3, [pc, #16]	; (10006124 <__assert_func+0x38>)
10006112:	461c      	mov	r4, r3
10006114:	e7f3      	b.n	100060fe <__assert_func+0x12>
10006116:	bf00      	nop
10006118:	1002012c 	.word	0x1002012c
1000611c:	100076fd 	.word	0x100076fd
10006120:	1000770a 	.word	0x1000770a
10006124:	10007738 	.word	0x10007738

10006128 <malloc>:
10006128:	4b02      	ldr	r3, [pc, #8]	; (10006134 <malloc+0xc>)
1000612a:	4601      	mov	r1, r0
1000612c:	6818      	ldr	r0, [r3, #0]
1000612e:	f000 b82b 	b.w	10006188 <_malloc_r>
10006132:	bf00      	nop
10006134:	1002012c 	.word	0x1002012c

10006138 <free>:
10006138:	4b02      	ldr	r3, [pc, #8]	; (10006144 <free+0xc>)
1000613a:	4601      	mov	r1, r0
1000613c:	6818      	ldr	r0, [r3, #0]
1000613e:	f000 ba8b 	b.w	10006658 <_free_r>
10006142:	bf00      	nop
10006144:	1002012c 	.word	0x1002012c

10006148 <sbrk_aligned>:
10006148:	b570      	push	{r4, r5, r6, lr}
1000614a:	4e0e      	ldr	r6, [pc, #56]	; (10006184 <sbrk_aligned+0x3c>)
1000614c:	460c      	mov	r4, r1
1000614e:	6831      	ldr	r1, [r6, #0]
10006150:	4605      	mov	r5, r0
10006152:	b911      	cbnz	r1, 1000615a <sbrk_aligned+0x12>
10006154:	f000 fa1c 	bl	10006590 <_sbrk_r>
10006158:	6030      	str	r0, [r6, #0]
1000615a:	4621      	mov	r1, r4
1000615c:	4628      	mov	r0, r5
1000615e:	f000 fa17 	bl	10006590 <_sbrk_r>
10006162:	1c43      	adds	r3, r0, #1
10006164:	d00a      	beq.n	1000617c <sbrk_aligned+0x34>
10006166:	1cc4      	adds	r4, r0, #3
10006168:	f024 0403 	bic.w	r4, r4, #3
1000616c:	42a0      	cmp	r0, r4
1000616e:	d007      	beq.n	10006180 <sbrk_aligned+0x38>
10006170:	1a21      	subs	r1, r4, r0
10006172:	4628      	mov	r0, r5
10006174:	f000 fa0c 	bl	10006590 <_sbrk_r>
10006178:	3001      	adds	r0, #1
1000617a:	d101      	bne.n	10006180 <sbrk_aligned+0x38>
1000617c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
10006180:	4620      	mov	r0, r4
10006182:	bd70      	pop	{r4, r5, r6, pc}
10006184:	10020f9c 	.word	0x10020f9c

10006188 <_malloc_r>:
10006188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000618c:	1ccd      	adds	r5, r1, #3
1000618e:	f025 0503 	bic.w	r5, r5, #3
10006192:	3508      	adds	r5, #8
10006194:	2d0c      	cmp	r5, #12
10006196:	bf38      	it	cc
10006198:	250c      	movcc	r5, #12
1000619a:	2d00      	cmp	r5, #0
1000619c:	4607      	mov	r7, r0
1000619e:	db01      	blt.n	100061a4 <_malloc_r+0x1c>
100061a0:	42a9      	cmp	r1, r5
100061a2:	d905      	bls.n	100061b0 <_malloc_r+0x28>
100061a4:	230c      	movs	r3, #12
100061a6:	603b      	str	r3, [r7, #0]
100061a8:	2600      	movs	r6, #0
100061aa:	4630      	mov	r0, r6
100061ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
100061b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 10006284 <_malloc_r+0xfc>
100061b4:	f000 f868 	bl	10006288 <__malloc_lock>
100061b8:	f8d8 3000 	ldr.w	r3, [r8]
100061bc:	461c      	mov	r4, r3
100061be:	bb5c      	cbnz	r4, 10006218 <_malloc_r+0x90>
100061c0:	4629      	mov	r1, r5
100061c2:	4638      	mov	r0, r7
100061c4:	f7ff ffc0 	bl	10006148 <sbrk_aligned>
100061c8:	1c43      	adds	r3, r0, #1
100061ca:	4604      	mov	r4, r0
100061cc:	d155      	bne.n	1000627a <_malloc_r+0xf2>
100061ce:	f8d8 4000 	ldr.w	r4, [r8]
100061d2:	4626      	mov	r6, r4
100061d4:	2e00      	cmp	r6, #0
100061d6:	d145      	bne.n	10006264 <_malloc_r+0xdc>
100061d8:	2c00      	cmp	r4, #0
100061da:	d048      	beq.n	1000626e <_malloc_r+0xe6>
100061dc:	6823      	ldr	r3, [r4, #0]
100061de:	4631      	mov	r1, r6
100061e0:	4638      	mov	r0, r7
100061e2:	eb04 0903 	add.w	r9, r4, r3
100061e6:	f000 f9d3 	bl	10006590 <_sbrk_r>
100061ea:	4581      	cmp	r9, r0
100061ec:	d13f      	bne.n	1000626e <_malloc_r+0xe6>
100061ee:	6821      	ldr	r1, [r4, #0]
100061f0:	1a6d      	subs	r5, r5, r1
100061f2:	4629      	mov	r1, r5
100061f4:	4638      	mov	r0, r7
100061f6:	f7ff ffa7 	bl	10006148 <sbrk_aligned>
100061fa:	3001      	adds	r0, #1
100061fc:	d037      	beq.n	1000626e <_malloc_r+0xe6>
100061fe:	6823      	ldr	r3, [r4, #0]
10006200:	442b      	add	r3, r5
10006202:	6023      	str	r3, [r4, #0]
10006204:	f8d8 3000 	ldr.w	r3, [r8]
10006208:	2b00      	cmp	r3, #0
1000620a:	d038      	beq.n	1000627e <_malloc_r+0xf6>
1000620c:	685a      	ldr	r2, [r3, #4]
1000620e:	42a2      	cmp	r2, r4
10006210:	d12b      	bne.n	1000626a <_malloc_r+0xe2>
10006212:	2200      	movs	r2, #0
10006214:	605a      	str	r2, [r3, #4]
10006216:	e00f      	b.n	10006238 <_malloc_r+0xb0>
10006218:	6822      	ldr	r2, [r4, #0]
1000621a:	1b52      	subs	r2, r2, r5
1000621c:	d41f      	bmi.n	1000625e <_malloc_r+0xd6>
1000621e:	2a0b      	cmp	r2, #11
10006220:	d917      	bls.n	10006252 <_malloc_r+0xca>
10006222:	1961      	adds	r1, r4, r5
10006224:	42a3      	cmp	r3, r4
10006226:	6025      	str	r5, [r4, #0]
10006228:	bf18      	it	ne
1000622a:	6059      	strne	r1, [r3, #4]
1000622c:	6863      	ldr	r3, [r4, #4]
1000622e:	bf08      	it	eq
10006230:	f8c8 1000 	streq.w	r1, [r8]
10006234:	5162      	str	r2, [r4, r5]
10006236:	604b      	str	r3, [r1, #4]
10006238:	4638      	mov	r0, r7
1000623a:	f104 060b 	add.w	r6, r4, #11
1000623e:	f000 f829 	bl	10006294 <__malloc_unlock>
10006242:	f026 0607 	bic.w	r6, r6, #7
10006246:	1d23      	adds	r3, r4, #4
10006248:	1af2      	subs	r2, r6, r3
1000624a:	d0ae      	beq.n	100061aa <_malloc_r+0x22>
1000624c:	1b9b      	subs	r3, r3, r6
1000624e:	50a3      	str	r3, [r4, r2]
10006250:	e7ab      	b.n	100061aa <_malloc_r+0x22>
10006252:	42a3      	cmp	r3, r4
10006254:	6862      	ldr	r2, [r4, #4]
10006256:	d1dd      	bne.n	10006214 <_malloc_r+0x8c>
10006258:	f8c8 2000 	str.w	r2, [r8]
1000625c:	e7ec      	b.n	10006238 <_malloc_r+0xb0>
1000625e:	4623      	mov	r3, r4
10006260:	6864      	ldr	r4, [r4, #4]
10006262:	e7ac      	b.n	100061be <_malloc_r+0x36>
10006264:	4634      	mov	r4, r6
10006266:	6876      	ldr	r6, [r6, #4]
10006268:	e7b4      	b.n	100061d4 <_malloc_r+0x4c>
1000626a:	4613      	mov	r3, r2
1000626c:	e7cc      	b.n	10006208 <_malloc_r+0x80>
1000626e:	230c      	movs	r3, #12
10006270:	603b      	str	r3, [r7, #0]
10006272:	4638      	mov	r0, r7
10006274:	f000 f80e 	bl	10006294 <__malloc_unlock>
10006278:	e797      	b.n	100061aa <_malloc_r+0x22>
1000627a:	6025      	str	r5, [r4, #0]
1000627c:	e7dc      	b.n	10006238 <_malloc_r+0xb0>
1000627e:	605b      	str	r3, [r3, #4]
10006280:	deff      	udf	#255	; 0xff
10006282:	bf00      	nop
10006284:	10020f98 	.word	0x10020f98

10006288 <__malloc_lock>:
10006288:	4801      	ldr	r0, [pc, #4]	; (10006290 <__malloc_lock+0x8>)
1000628a:	f000 b9cd 	b.w	10006628 <__retarget_lock_acquire_recursive>
1000628e:	bf00      	nop
10006290:	100210e0 	.word	0x100210e0

10006294 <__malloc_unlock>:
10006294:	4801      	ldr	r0, [pc, #4]	; (1000629c <__malloc_unlock+0x8>)
10006296:	f000 b9c8 	b.w	1000662a <__retarget_lock_release_recursive>
1000629a:	bf00      	nop
1000629c:	100210e0 	.word	0x100210e0

100062a0 <std>:
100062a0:	2300      	movs	r3, #0
100062a2:	b510      	push	{r4, lr}
100062a4:	4604      	mov	r4, r0
100062a6:	e9c0 3300 	strd	r3, r3, [r0]
100062aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
100062ae:	6083      	str	r3, [r0, #8]
100062b0:	8181      	strh	r1, [r0, #12]
100062b2:	6643      	str	r3, [r0, #100]	; 0x64
100062b4:	81c2      	strh	r2, [r0, #14]
100062b6:	6183      	str	r3, [r0, #24]
100062b8:	4619      	mov	r1, r3
100062ba:	2208      	movs	r2, #8
100062bc:	305c      	adds	r0, #92	; 0x5c
100062be:	f000 f906 	bl	100064ce <memset>
100062c2:	4b05      	ldr	r3, [pc, #20]	; (100062d8 <std+0x38>)
100062c4:	6263      	str	r3, [r4, #36]	; 0x24
100062c6:	4b05      	ldr	r3, [pc, #20]	; (100062dc <std+0x3c>)
100062c8:	62a3      	str	r3, [r4, #40]	; 0x28
100062ca:	4b05      	ldr	r3, [pc, #20]	; (100062e0 <std+0x40>)
100062cc:	62e3      	str	r3, [r4, #44]	; 0x2c
100062ce:	4b05      	ldr	r3, [pc, #20]	; (100062e4 <std+0x44>)
100062d0:	6224      	str	r4, [r4, #32]
100062d2:	6323      	str	r3, [r4, #48]	; 0x30
100062d4:	bd10      	pop	{r4, pc}
100062d6:	bf00      	nop
100062d8:	10006449 	.word	0x10006449
100062dc:	1000646b 	.word	0x1000646b
100062e0:	100064a3 	.word	0x100064a3
100062e4:	100064c7 	.word	0x100064c7

100062e8 <stdio_exit_handler>:
100062e8:	4a02      	ldr	r2, [pc, #8]	; (100062f4 <stdio_exit_handler+0xc>)
100062ea:	4903      	ldr	r1, [pc, #12]	; (100062f8 <stdio_exit_handler+0x10>)
100062ec:	4803      	ldr	r0, [pc, #12]	; (100062fc <stdio_exit_handler+0x14>)
100062ee:	f000 b87b 	b.w	100063e8 <_fwalk_sglue>
100062f2:	bf00      	nop
100062f4:	100200d4 	.word	0x100200d4
100062f8:	10006da5 	.word	0x10006da5
100062fc:	100200e0 	.word	0x100200e0

10006300 <cleanup_stdio>:
10006300:	6841      	ldr	r1, [r0, #4]
10006302:	4b0c      	ldr	r3, [pc, #48]	; (10006334 <cleanup_stdio+0x34>)
10006304:	4299      	cmp	r1, r3
10006306:	b510      	push	{r4, lr}
10006308:	4604      	mov	r4, r0
1000630a:	d001      	beq.n	10006310 <cleanup_stdio+0x10>
1000630c:	f000 fd4a 	bl	10006da4 <_fflush_r>
10006310:	68a1      	ldr	r1, [r4, #8]
10006312:	4b09      	ldr	r3, [pc, #36]	; (10006338 <cleanup_stdio+0x38>)
10006314:	4299      	cmp	r1, r3
10006316:	d002      	beq.n	1000631e <cleanup_stdio+0x1e>
10006318:	4620      	mov	r0, r4
1000631a:	f000 fd43 	bl	10006da4 <_fflush_r>
1000631e:	68e1      	ldr	r1, [r4, #12]
10006320:	4b06      	ldr	r3, [pc, #24]	; (1000633c <cleanup_stdio+0x3c>)
10006322:	4299      	cmp	r1, r3
10006324:	d004      	beq.n	10006330 <cleanup_stdio+0x30>
10006326:	4620      	mov	r0, r4
10006328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000632c:	f000 bd3a 	b.w	10006da4 <_fflush_r>
10006330:	bd10      	pop	{r4, pc}
10006332:	bf00      	nop
10006334:	10020fa0 	.word	0x10020fa0
10006338:	10021008 	.word	0x10021008
1000633c:	10021070 	.word	0x10021070

10006340 <global_stdio_init.part.0>:
10006340:	b510      	push	{r4, lr}
10006342:	4b0b      	ldr	r3, [pc, #44]	; (10006370 <global_stdio_init.part.0+0x30>)
10006344:	4c0b      	ldr	r4, [pc, #44]	; (10006374 <global_stdio_init.part.0+0x34>)
10006346:	4a0c      	ldr	r2, [pc, #48]	; (10006378 <global_stdio_init.part.0+0x38>)
10006348:	601a      	str	r2, [r3, #0]
1000634a:	4620      	mov	r0, r4
1000634c:	2200      	movs	r2, #0
1000634e:	2104      	movs	r1, #4
10006350:	f7ff ffa6 	bl	100062a0 <std>
10006354:	f104 0068 	add.w	r0, r4, #104	; 0x68
10006358:	2201      	movs	r2, #1
1000635a:	2109      	movs	r1, #9
1000635c:	f7ff ffa0 	bl	100062a0 <std>
10006360:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
10006364:	2202      	movs	r2, #2
10006366:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1000636a:	2112      	movs	r1, #18
1000636c:	f7ff bf98 	b.w	100062a0 <std>
10006370:	100210d8 	.word	0x100210d8
10006374:	10020fa0 	.word	0x10020fa0
10006378:	100062e9 	.word	0x100062e9

1000637c <__sfp_lock_acquire>:
1000637c:	4801      	ldr	r0, [pc, #4]	; (10006384 <__sfp_lock_acquire+0x8>)
1000637e:	f000 b953 	b.w	10006628 <__retarget_lock_acquire_recursive>
10006382:	bf00      	nop
10006384:	100210e1 	.word	0x100210e1

10006388 <__sfp_lock_release>:
10006388:	4801      	ldr	r0, [pc, #4]	; (10006390 <__sfp_lock_release+0x8>)
1000638a:	f000 b94e 	b.w	1000662a <__retarget_lock_release_recursive>
1000638e:	bf00      	nop
10006390:	100210e1 	.word	0x100210e1

10006394 <__sinit>:
10006394:	b510      	push	{r4, lr}
10006396:	4604      	mov	r4, r0
10006398:	f7ff fff0 	bl	1000637c <__sfp_lock_acquire>
1000639c:	6a23      	ldr	r3, [r4, #32]
1000639e:	b11b      	cbz	r3, 100063a8 <__sinit+0x14>
100063a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
100063a4:	f7ff bff0 	b.w	10006388 <__sfp_lock_release>
100063a8:	4b04      	ldr	r3, [pc, #16]	; (100063bc <__sinit+0x28>)
100063aa:	6223      	str	r3, [r4, #32]
100063ac:	4b04      	ldr	r3, [pc, #16]	; (100063c0 <__sinit+0x2c>)
100063ae:	681b      	ldr	r3, [r3, #0]
100063b0:	2b00      	cmp	r3, #0
100063b2:	d1f5      	bne.n	100063a0 <__sinit+0xc>
100063b4:	f7ff ffc4 	bl	10006340 <global_stdio_init.part.0>
100063b8:	e7f2      	b.n	100063a0 <__sinit+0xc>
100063ba:	bf00      	nop
100063bc:	10006301 	.word	0x10006301
100063c0:	100210d8 	.word	0x100210d8

100063c4 <fiprintf>:
100063c4:	b40e      	push	{r1, r2, r3}
100063c6:	b503      	push	{r0, r1, lr}
100063c8:	4601      	mov	r1, r0
100063ca:	ab03      	add	r3, sp, #12
100063cc:	4805      	ldr	r0, [pc, #20]	; (100063e4 <fiprintf+0x20>)
100063ce:	f853 2b04 	ldr.w	r2, [r3], #4
100063d2:	6800      	ldr	r0, [r0, #0]
100063d4:	9301      	str	r3, [sp, #4]
100063d6:	f000 f9b5 	bl	10006744 <_vfiprintf_r>
100063da:	b002      	add	sp, #8
100063dc:	f85d eb04 	ldr.w	lr, [sp], #4
100063e0:	b003      	add	sp, #12
100063e2:	4770      	bx	lr
100063e4:	1002012c 	.word	0x1002012c

100063e8 <_fwalk_sglue>:
100063e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
100063ec:	4607      	mov	r7, r0
100063ee:	4688      	mov	r8, r1
100063f0:	4614      	mov	r4, r2
100063f2:	2600      	movs	r6, #0
100063f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
100063f8:	f1b9 0901 	subs.w	r9, r9, #1
100063fc:	d505      	bpl.n	1000640a <_fwalk_sglue+0x22>
100063fe:	6824      	ldr	r4, [r4, #0]
10006400:	2c00      	cmp	r4, #0
10006402:	d1f7      	bne.n	100063f4 <_fwalk_sglue+0xc>
10006404:	4630      	mov	r0, r6
10006406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000640a:	89ab      	ldrh	r3, [r5, #12]
1000640c:	2b01      	cmp	r3, #1
1000640e:	d907      	bls.n	10006420 <_fwalk_sglue+0x38>
10006410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
10006414:	3301      	adds	r3, #1
10006416:	d003      	beq.n	10006420 <_fwalk_sglue+0x38>
10006418:	4629      	mov	r1, r5
1000641a:	4638      	mov	r0, r7
1000641c:	47c0      	blx	r8
1000641e:	4306      	orrs	r6, r0
10006420:	3568      	adds	r5, #104	; 0x68
10006422:	e7e9      	b.n	100063f8 <_fwalk_sglue+0x10>

10006424 <iprintf>:
10006424:	b40f      	push	{r0, r1, r2, r3}
10006426:	b507      	push	{r0, r1, r2, lr}
10006428:	4906      	ldr	r1, [pc, #24]	; (10006444 <iprintf+0x20>)
1000642a:	ab04      	add	r3, sp, #16
1000642c:	6808      	ldr	r0, [r1, #0]
1000642e:	f853 2b04 	ldr.w	r2, [r3], #4
10006432:	6881      	ldr	r1, [r0, #8]
10006434:	9301      	str	r3, [sp, #4]
10006436:	f000 f985 	bl	10006744 <_vfiprintf_r>
1000643a:	b003      	add	sp, #12
1000643c:	f85d eb04 	ldr.w	lr, [sp], #4
10006440:	b004      	add	sp, #16
10006442:	4770      	bx	lr
10006444:	1002012c 	.word	0x1002012c

10006448 <__sread>:
10006448:	b510      	push	{r4, lr}
1000644a:	460c      	mov	r4, r1
1000644c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006450:	f000 f88c 	bl	1000656c <_read_r>
10006454:	2800      	cmp	r0, #0
10006456:	bfab      	itete	ge
10006458:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1000645a:	89a3      	ldrhlt	r3, [r4, #12]
1000645c:	181b      	addge	r3, r3, r0
1000645e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
10006462:	bfac      	ite	ge
10006464:	6563      	strge	r3, [r4, #84]	; 0x54
10006466:	81a3      	strhlt	r3, [r4, #12]
10006468:	bd10      	pop	{r4, pc}

1000646a <__swrite>:
1000646a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000646e:	461f      	mov	r7, r3
10006470:	898b      	ldrh	r3, [r1, #12]
10006472:	05db      	lsls	r3, r3, #23
10006474:	4605      	mov	r5, r0
10006476:	460c      	mov	r4, r1
10006478:	4616      	mov	r6, r2
1000647a:	d505      	bpl.n	10006488 <__swrite+0x1e>
1000647c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006480:	2302      	movs	r3, #2
10006482:	2200      	movs	r2, #0
10006484:	f000 f860 	bl	10006548 <_lseek_r>
10006488:	89a3      	ldrh	r3, [r4, #12]
1000648a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1000648e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
10006492:	81a3      	strh	r3, [r4, #12]
10006494:	4632      	mov	r2, r6
10006496:	463b      	mov	r3, r7
10006498:	4628      	mov	r0, r5
1000649a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1000649e:	f000 b887 	b.w	100065b0 <_write_r>

100064a2 <__sseek>:
100064a2:	b510      	push	{r4, lr}
100064a4:	460c      	mov	r4, r1
100064a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
100064aa:	f000 f84d 	bl	10006548 <_lseek_r>
100064ae:	1c43      	adds	r3, r0, #1
100064b0:	89a3      	ldrh	r3, [r4, #12]
100064b2:	bf15      	itete	ne
100064b4:	6560      	strne	r0, [r4, #84]	; 0x54
100064b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
100064ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
100064be:	81a3      	strheq	r3, [r4, #12]
100064c0:	bf18      	it	ne
100064c2:	81a3      	strhne	r3, [r4, #12]
100064c4:	bd10      	pop	{r4, pc}

100064c6 <__sclose>:
100064c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
100064ca:	f000 b82d 	b.w	10006528 <_close_r>

100064ce <memset>:
100064ce:	4402      	add	r2, r0
100064d0:	4603      	mov	r3, r0
100064d2:	4293      	cmp	r3, r2
100064d4:	d100      	bne.n	100064d8 <memset+0xa>
100064d6:	4770      	bx	lr
100064d8:	f803 1b01 	strb.w	r1, [r3], #1
100064dc:	e7f9      	b.n	100064d2 <memset+0x4>

100064de <strncmp>:
100064de:	b510      	push	{r4, lr}
100064e0:	b16a      	cbz	r2, 100064fe <strncmp+0x20>
100064e2:	3901      	subs	r1, #1
100064e4:	1884      	adds	r4, r0, r2
100064e6:	f810 2b01 	ldrb.w	r2, [r0], #1
100064ea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
100064ee:	429a      	cmp	r2, r3
100064f0:	d103      	bne.n	100064fa <strncmp+0x1c>
100064f2:	42a0      	cmp	r0, r4
100064f4:	d001      	beq.n	100064fa <strncmp+0x1c>
100064f6:	2a00      	cmp	r2, #0
100064f8:	d1f5      	bne.n	100064e6 <strncmp+0x8>
100064fa:	1ad0      	subs	r0, r2, r3
100064fc:	bd10      	pop	{r4, pc}
100064fe:	4610      	mov	r0, r2
10006500:	e7fc      	b.n	100064fc <strncmp+0x1e>

10006502 <strncpy>:
10006502:	b510      	push	{r4, lr}
10006504:	3901      	subs	r1, #1
10006506:	4603      	mov	r3, r0
10006508:	b132      	cbz	r2, 10006518 <strncpy+0x16>
1000650a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
1000650e:	f803 4b01 	strb.w	r4, [r3], #1
10006512:	3a01      	subs	r2, #1
10006514:	2c00      	cmp	r4, #0
10006516:	d1f7      	bne.n	10006508 <strncpy+0x6>
10006518:	441a      	add	r2, r3
1000651a:	2100      	movs	r1, #0
1000651c:	4293      	cmp	r3, r2
1000651e:	d100      	bne.n	10006522 <strncpy+0x20>
10006520:	bd10      	pop	{r4, pc}
10006522:	f803 1b01 	strb.w	r1, [r3], #1
10006526:	e7f9      	b.n	1000651c <strncpy+0x1a>

10006528 <_close_r>:
10006528:	b538      	push	{r3, r4, r5, lr}
1000652a:	4d06      	ldr	r5, [pc, #24]	; (10006544 <_close_r+0x1c>)
1000652c:	2300      	movs	r3, #0
1000652e:	4604      	mov	r4, r0
10006530:	4608      	mov	r0, r1
10006532:	602b      	str	r3, [r5, #0]
10006534:	f7fa fe55 	bl	100011e2 <_close>
10006538:	1c43      	adds	r3, r0, #1
1000653a:	d102      	bne.n	10006542 <_close_r+0x1a>
1000653c:	682b      	ldr	r3, [r5, #0]
1000653e:	b103      	cbz	r3, 10006542 <_close_r+0x1a>
10006540:	6023      	str	r3, [r4, #0]
10006542:	bd38      	pop	{r3, r4, r5, pc}
10006544:	100210dc 	.word	0x100210dc

10006548 <_lseek_r>:
10006548:	b538      	push	{r3, r4, r5, lr}
1000654a:	4d07      	ldr	r5, [pc, #28]	; (10006568 <_lseek_r+0x20>)
1000654c:	4604      	mov	r4, r0
1000654e:	4608      	mov	r0, r1
10006550:	4611      	mov	r1, r2
10006552:	2200      	movs	r2, #0
10006554:	602a      	str	r2, [r5, #0]
10006556:	461a      	mov	r2, r3
10006558:	f7fa fe6a 	bl	10001230 <_lseek>
1000655c:	1c43      	adds	r3, r0, #1
1000655e:	d102      	bne.n	10006566 <_lseek_r+0x1e>
10006560:	682b      	ldr	r3, [r5, #0]
10006562:	b103      	cbz	r3, 10006566 <_lseek_r+0x1e>
10006564:	6023      	str	r3, [r4, #0]
10006566:	bd38      	pop	{r3, r4, r5, pc}
10006568:	100210dc 	.word	0x100210dc

1000656c <_read_r>:
1000656c:	b538      	push	{r3, r4, r5, lr}
1000656e:	4d07      	ldr	r5, [pc, #28]	; (1000658c <_read_r+0x20>)
10006570:	4604      	mov	r4, r0
10006572:	4608      	mov	r0, r1
10006574:	4611      	mov	r1, r2
10006576:	2200      	movs	r2, #0
10006578:	602a      	str	r2, [r5, #0]
1000657a:	461a      	mov	r2, r3
1000657c:	f7fa fdf8 	bl	10001170 <_read>
10006580:	1c43      	adds	r3, r0, #1
10006582:	d102      	bne.n	1000658a <_read_r+0x1e>
10006584:	682b      	ldr	r3, [r5, #0]
10006586:	b103      	cbz	r3, 1000658a <_read_r+0x1e>
10006588:	6023      	str	r3, [r4, #0]
1000658a:	bd38      	pop	{r3, r4, r5, pc}
1000658c:	100210dc 	.word	0x100210dc

10006590 <_sbrk_r>:
10006590:	b538      	push	{r3, r4, r5, lr}
10006592:	4d06      	ldr	r5, [pc, #24]	; (100065ac <_sbrk_r+0x1c>)
10006594:	2300      	movs	r3, #0
10006596:	4604      	mov	r4, r0
10006598:	4608      	mov	r0, r1
1000659a:	602b      	str	r3, [r5, #0]
1000659c:	f000 fd88 	bl	100070b0 <_sbrk>
100065a0:	1c43      	adds	r3, r0, #1
100065a2:	d102      	bne.n	100065aa <_sbrk_r+0x1a>
100065a4:	682b      	ldr	r3, [r5, #0]
100065a6:	b103      	cbz	r3, 100065aa <_sbrk_r+0x1a>
100065a8:	6023      	str	r3, [r4, #0]
100065aa:	bd38      	pop	{r3, r4, r5, pc}
100065ac:	100210dc 	.word	0x100210dc

100065b0 <_write_r>:
100065b0:	b538      	push	{r3, r4, r5, lr}
100065b2:	4d07      	ldr	r5, [pc, #28]	; (100065d0 <_write_r+0x20>)
100065b4:	4604      	mov	r4, r0
100065b6:	4608      	mov	r0, r1
100065b8:	4611      	mov	r1, r2
100065ba:	2200      	movs	r2, #0
100065bc:	602a      	str	r2, [r5, #0]
100065be:	461a      	mov	r2, r3
100065c0:	f7fa fdf3 	bl	100011aa <_write>
100065c4:	1c43      	adds	r3, r0, #1
100065c6:	d102      	bne.n	100065ce <_write_r+0x1e>
100065c8:	682b      	ldr	r3, [r5, #0]
100065ca:	b103      	cbz	r3, 100065ce <_write_r+0x1e>
100065cc:	6023      	str	r3, [r4, #0]
100065ce:	bd38      	pop	{r3, r4, r5, pc}
100065d0:	100210dc 	.word	0x100210dc

100065d4 <__errno>:
100065d4:	4b01      	ldr	r3, [pc, #4]	; (100065dc <__errno+0x8>)
100065d6:	6818      	ldr	r0, [r3, #0]
100065d8:	4770      	bx	lr
100065da:	bf00      	nop
100065dc:	1002012c 	.word	0x1002012c

100065e0 <__libc_init_array>:
100065e0:	b570      	push	{r4, r5, r6, lr}
100065e2:	4d0d      	ldr	r5, [pc, #52]	; (10006618 <__libc_init_array+0x38>)
100065e4:	4c0d      	ldr	r4, [pc, #52]	; (1000661c <__libc_init_array+0x3c>)
100065e6:	1b64      	subs	r4, r4, r5
100065e8:	10a4      	asrs	r4, r4, #2
100065ea:	2600      	movs	r6, #0
100065ec:	42a6      	cmp	r6, r4
100065ee:	d109      	bne.n	10006604 <__libc_init_array+0x24>
100065f0:	4d0b      	ldr	r5, [pc, #44]	; (10006620 <__libc_init_array+0x40>)
100065f2:	4c0c      	ldr	r4, [pc, #48]	; (10006624 <__libc_init_array+0x44>)
100065f4:	f000 fd6a 	bl	100070cc <_init>
100065f8:	1b64      	subs	r4, r4, r5
100065fa:	10a4      	asrs	r4, r4, #2
100065fc:	2600      	movs	r6, #0
100065fe:	42a6      	cmp	r6, r4
10006600:	d105      	bne.n	1000660e <__libc_init_array+0x2e>
10006602:	bd70      	pop	{r4, r5, r6, pc}
10006604:	f855 3b04 	ldr.w	r3, [r5], #4
10006608:	4798      	blx	r3
1000660a:	3601      	adds	r6, #1
1000660c:	e7ee      	b.n	100065ec <__libc_init_array+0xc>
1000660e:	f855 3b04 	ldr.w	r3, [r5], #4
10006612:	4798      	blx	r3
10006614:	3601      	adds	r6, #1
10006616:	e7f2      	b.n	100065fe <__libc_init_array+0x1e>
10006618:	1000776c 	.word	0x1000776c
1000661c:	1000776c 	.word	0x1000776c
10006620:	1000776c 	.word	0x1000776c
10006624:	10007770 	.word	0x10007770

10006628 <__retarget_lock_acquire_recursive>:
10006628:	4770      	bx	lr

1000662a <__retarget_lock_release_recursive>:
1000662a:	4770      	bx	lr

1000662c <memcpy>:
1000662c:	440a      	add	r2, r1
1000662e:	4291      	cmp	r1, r2
10006630:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
10006634:	d100      	bne.n	10006638 <memcpy+0xc>
10006636:	4770      	bx	lr
10006638:	b510      	push	{r4, lr}
1000663a:	f811 4b01 	ldrb.w	r4, [r1], #1
1000663e:	f803 4f01 	strb.w	r4, [r3, #1]!
10006642:	4291      	cmp	r1, r2
10006644:	d1f9      	bne.n	1000663a <memcpy+0xe>
10006646:	bd10      	pop	{r4, pc}

10006648 <abort>:
10006648:	b508      	push	{r3, lr}
1000664a:	2006      	movs	r0, #6
1000664c:	f000 fc90 	bl	10006f70 <raise>
10006650:	2001      	movs	r0, #1
10006652:	f7fa fd83 	bl	1000115c <_exit>
	...

10006658 <_free_r>:
10006658:	b537      	push	{r0, r1, r2, r4, r5, lr}
1000665a:	2900      	cmp	r1, #0
1000665c:	d044      	beq.n	100066e8 <_free_r+0x90>
1000665e:	f851 3c04 	ldr.w	r3, [r1, #-4]
10006662:	9001      	str	r0, [sp, #4]
10006664:	2b00      	cmp	r3, #0
10006666:	f1a1 0404 	sub.w	r4, r1, #4
1000666a:	bfb8      	it	lt
1000666c:	18e4      	addlt	r4, r4, r3
1000666e:	f7ff fe0b 	bl	10006288 <__malloc_lock>
10006672:	4a1e      	ldr	r2, [pc, #120]	; (100066ec <_free_r+0x94>)
10006674:	9801      	ldr	r0, [sp, #4]
10006676:	6813      	ldr	r3, [r2, #0]
10006678:	b933      	cbnz	r3, 10006688 <_free_r+0x30>
1000667a:	6063      	str	r3, [r4, #4]
1000667c:	6014      	str	r4, [r2, #0]
1000667e:	b003      	add	sp, #12
10006680:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
10006684:	f7ff be06 	b.w	10006294 <__malloc_unlock>
10006688:	42a3      	cmp	r3, r4
1000668a:	d908      	bls.n	1000669e <_free_r+0x46>
1000668c:	6825      	ldr	r5, [r4, #0]
1000668e:	1961      	adds	r1, r4, r5
10006690:	428b      	cmp	r3, r1
10006692:	bf01      	itttt	eq
10006694:	6819      	ldreq	r1, [r3, #0]
10006696:	685b      	ldreq	r3, [r3, #4]
10006698:	1949      	addeq	r1, r1, r5
1000669a:	6021      	streq	r1, [r4, #0]
1000669c:	e7ed      	b.n	1000667a <_free_r+0x22>
1000669e:	461a      	mov	r2, r3
100066a0:	685b      	ldr	r3, [r3, #4]
100066a2:	b10b      	cbz	r3, 100066a8 <_free_r+0x50>
100066a4:	42a3      	cmp	r3, r4
100066a6:	d9fa      	bls.n	1000669e <_free_r+0x46>
100066a8:	6811      	ldr	r1, [r2, #0]
100066aa:	1855      	adds	r5, r2, r1
100066ac:	42a5      	cmp	r5, r4
100066ae:	d10b      	bne.n	100066c8 <_free_r+0x70>
100066b0:	6824      	ldr	r4, [r4, #0]
100066b2:	4421      	add	r1, r4
100066b4:	1854      	adds	r4, r2, r1
100066b6:	42a3      	cmp	r3, r4
100066b8:	6011      	str	r1, [r2, #0]
100066ba:	d1e0      	bne.n	1000667e <_free_r+0x26>
100066bc:	681c      	ldr	r4, [r3, #0]
100066be:	685b      	ldr	r3, [r3, #4]
100066c0:	6053      	str	r3, [r2, #4]
100066c2:	440c      	add	r4, r1
100066c4:	6014      	str	r4, [r2, #0]
100066c6:	e7da      	b.n	1000667e <_free_r+0x26>
100066c8:	d902      	bls.n	100066d0 <_free_r+0x78>
100066ca:	230c      	movs	r3, #12
100066cc:	6003      	str	r3, [r0, #0]
100066ce:	e7d6      	b.n	1000667e <_free_r+0x26>
100066d0:	6825      	ldr	r5, [r4, #0]
100066d2:	1961      	adds	r1, r4, r5
100066d4:	428b      	cmp	r3, r1
100066d6:	bf04      	itt	eq
100066d8:	6819      	ldreq	r1, [r3, #0]
100066da:	685b      	ldreq	r3, [r3, #4]
100066dc:	6063      	str	r3, [r4, #4]
100066de:	bf04      	itt	eq
100066e0:	1949      	addeq	r1, r1, r5
100066e2:	6021      	streq	r1, [r4, #0]
100066e4:	6054      	str	r4, [r2, #4]
100066e6:	e7ca      	b.n	1000667e <_free_r+0x26>
100066e8:	b003      	add	sp, #12
100066ea:	bd30      	pop	{r4, r5, pc}
100066ec:	10020f98 	.word	0x10020f98

100066f0 <__sfputc_r>:
100066f0:	6893      	ldr	r3, [r2, #8]
100066f2:	3b01      	subs	r3, #1
100066f4:	2b00      	cmp	r3, #0
100066f6:	b410      	push	{r4}
100066f8:	6093      	str	r3, [r2, #8]
100066fa:	da08      	bge.n	1000670e <__sfputc_r+0x1e>
100066fc:	6994      	ldr	r4, [r2, #24]
100066fe:	42a3      	cmp	r3, r4
10006700:	db01      	blt.n	10006706 <__sfputc_r+0x16>
10006702:	290a      	cmp	r1, #10
10006704:	d103      	bne.n	1000670e <__sfputc_r+0x1e>
10006706:	f85d 4b04 	ldr.w	r4, [sp], #4
1000670a:	f000 bb73 	b.w	10006df4 <__swbuf_r>
1000670e:	6813      	ldr	r3, [r2, #0]
10006710:	1c58      	adds	r0, r3, #1
10006712:	6010      	str	r0, [r2, #0]
10006714:	7019      	strb	r1, [r3, #0]
10006716:	4608      	mov	r0, r1
10006718:	f85d 4b04 	ldr.w	r4, [sp], #4
1000671c:	4770      	bx	lr

1000671e <__sfputs_r>:
1000671e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10006720:	4606      	mov	r6, r0
10006722:	460f      	mov	r7, r1
10006724:	4614      	mov	r4, r2
10006726:	18d5      	adds	r5, r2, r3
10006728:	42ac      	cmp	r4, r5
1000672a:	d101      	bne.n	10006730 <__sfputs_r+0x12>
1000672c:	2000      	movs	r0, #0
1000672e:	e007      	b.n	10006740 <__sfputs_r+0x22>
10006730:	f814 1b01 	ldrb.w	r1, [r4], #1
10006734:	463a      	mov	r2, r7
10006736:	4630      	mov	r0, r6
10006738:	f7ff ffda 	bl	100066f0 <__sfputc_r>
1000673c:	1c43      	adds	r3, r0, #1
1000673e:	d1f3      	bne.n	10006728 <__sfputs_r+0xa>
10006740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

10006744 <_vfiprintf_r>:
10006744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10006748:	460d      	mov	r5, r1
1000674a:	b09d      	sub	sp, #116	; 0x74
1000674c:	4614      	mov	r4, r2
1000674e:	4698      	mov	r8, r3
10006750:	4606      	mov	r6, r0
10006752:	b118      	cbz	r0, 1000675c <_vfiprintf_r+0x18>
10006754:	6a03      	ldr	r3, [r0, #32]
10006756:	b90b      	cbnz	r3, 1000675c <_vfiprintf_r+0x18>
10006758:	f7ff fe1c 	bl	10006394 <__sinit>
1000675c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1000675e:	07d9      	lsls	r1, r3, #31
10006760:	d405      	bmi.n	1000676e <_vfiprintf_r+0x2a>
10006762:	89ab      	ldrh	r3, [r5, #12]
10006764:	059a      	lsls	r2, r3, #22
10006766:	d402      	bmi.n	1000676e <_vfiprintf_r+0x2a>
10006768:	6da8      	ldr	r0, [r5, #88]	; 0x58
1000676a:	f7ff ff5d 	bl	10006628 <__retarget_lock_acquire_recursive>
1000676e:	89ab      	ldrh	r3, [r5, #12]
10006770:	071b      	lsls	r3, r3, #28
10006772:	d501      	bpl.n	10006778 <_vfiprintf_r+0x34>
10006774:	692b      	ldr	r3, [r5, #16]
10006776:	b99b      	cbnz	r3, 100067a0 <_vfiprintf_r+0x5c>
10006778:	4629      	mov	r1, r5
1000677a:	4630      	mov	r0, r6
1000677c:	f000 fb78 	bl	10006e70 <__swsetup_r>
10006780:	b170      	cbz	r0, 100067a0 <_vfiprintf_r+0x5c>
10006782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
10006784:	07dc      	lsls	r4, r3, #31
10006786:	d504      	bpl.n	10006792 <_vfiprintf_r+0x4e>
10006788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1000678c:	b01d      	add	sp, #116	; 0x74
1000678e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10006792:	89ab      	ldrh	r3, [r5, #12]
10006794:	0598      	lsls	r0, r3, #22
10006796:	d4f7      	bmi.n	10006788 <_vfiprintf_r+0x44>
10006798:	6da8      	ldr	r0, [r5, #88]	; 0x58
1000679a:	f7ff ff46 	bl	1000662a <__retarget_lock_release_recursive>
1000679e:	e7f3      	b.n	10006788 <_vfiprintf_r+0x44>
100067a0:	2300      	movs	r3, #0
100067a2:	9309      	str	r3, [sp, #36]	; 0x24
100067a4:	2320      	movs	r3, #32
100067a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
100067aa:	f8cd 800c 	str.w	r8, [sp, #12]
100067ae:	2330      	movs	r3, #48	; 0x30
100067b0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 10006964 <_vfiprintf_r+0x220>
100067b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
100067b8:	f04f 0901 	mov.w	r9, #1
100067bc:	4623      	mov	r3, r4
100067be:	469a      	mov	sl, r3
100067c0:	f813 2b01 	ldrb.w	r2, [r3], #1
100067c4:	b10a      	cbz	r2, 100067ca <_vfiprintf_r+0x86>
100067c6:	2a25      	cmp	r2, #37	; 0x25
100067c8:	d1f9      	bne.n	100067be <_vfiprintf_r+0x7a>
100067ca:	ebba 0b04 	subs.w	fp, sl, r4
100067ce:	d00b      	beq.n	100067e8 <_vfiprintf_r+0xa4>
100067d0:	465b      	mov	r3, fp
100067d2:	4622      	mov	r2, r4
100067d4:	4629      	mov	r1, r5
100067d6:	4630      	mov	r0, r6
100067d8:	f7ff ffa1 	bl	1000671e <__sfputs_r>
100067dc:	3001      	adds	r0, #1
100067de:	f000 80a9 	beq.w	10006934 <_vfiprintf_r+0x1f0>
100067e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
100067e4:	445a      	add	r2, fp
100067e6:	9209      	str	r2, [sp, #36]	; 0x24
100067e8:	f89a 3000 	ldrb.w	r3, [sl]
100067ec:	2b00      	cmp	r3, #0
100067ee:	f000 80a1 	beq.w	10006934 <_vfiprintf_r+0x1f0>
100067f2:	2300      	movs	r3, #0
100067f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
100067f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
100067fc:	f10a 0a01 	add.w	sl, sl, #1
10006800:	9304      	str	r3, [sp, #16]
10006802:	9307      	str	r3, [sp, #28]
10006804:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
10006808:	931a      	str	r3, [sp, #104]	; 0x68
1000680a:	4654      	mov	r4, sl
1000680c:	2205      	movs	r2, #5
1000680e:	f814 1b01 	ldrb.w	r1, [r4], #1
10006812:	4854      	ldr	r0, [pc, #336]	; (10006964 <_vfiprintf_r+0x220>)
10006814:	f7f9 fc2c 	bl	10000070 <memchr>
10006818:	9a04      	ldr	r2, [sp, #16]
1000681a:	b9d8      	cbnz	r0, 10006854 <_vfiprintf_r+0x110>
1000681c:	06d1      	lsls	r1, r2, #27
1000681e:	bf44      	itt	mi
10006820:	2320      	movmi	r3, #32
10006822:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
10006826:	0713      	lsls	r3, r2, #28
10006828:	bf44      	itt	mi
1000682a:	232b      	movmi	r3, #43	; 0x2b
1000682c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
10006830:	f89a 3000 	ldrb.w	r3, [sl]
10006834:	2b2a      	cmp	r3, #42	; 0x2a
10006836:	d015      	beq.n	10006864 <_vfiprintf_r+0x120>
10006838:	9a07      	ldr	r2, [sp, #28]
1000683a:	4654      	mov	r4, sl
1000683c:	2000      	movs	r0, #0
1000683e:	f04f 0c0a 	mov.w	ip, #10
10006842:	4621      	mov	r1, r4
10006844:	f811 3b01 	ldrb.w	r3, [r1], #1
10006848:	3b30      	subs	r3, #48	; 0x30
1000684a:	2b09      	cmp	r3, #9
1000684c:	d94d      	bls.n	100068ea <_vfiprintf_r+0x1a6>
1000684e:	b1b0      	cbz	r0, 1000687e <_vfiprintf_r+0x13a>
10006850:	9207      	str	r2, [sp, #28]
10006852:	e014      	b.n	1000687e <_vfiprintf_r+0x13a>
10006854:	eba0 0308 	sub.w	r3, r0, r8
10006858:	fa09 f303 	lsl.w	r3, r9, r3
1000685c:	4313      	orrs	r3, r2
1000685e:	9304      	str	r3, [sp, #16]
10006860:	46a2      	mov	sl, r4
10006862:	e7d2      	b.n	1000680a <_vfiprintf_r+0xc6>
10006864:	9b03      	ldr	r3, [sp, #12]
10006866:	1d19      	adds	r1, r3, #4
10006868:	681b      	ldr	r3, [r3, #0]
1000686a:	9103      	str	r1, [sp, #12]
1000686c:	2b00      	cmp	r3, #0
1000686e:	bfbb      	ittet	lt
10006870:	425b      	neglt	r3, r3
10006872:	f042 0202 	orrlt.w	r2, r2, #2
10006876:	9307      	strge	r3, [sp, #28]
10006878:	9307      	strlt	r3, [sp, #28]
1000687a:	bfb8      	it	lt
1000687c:	9204      	strlt	r2, [sp, #16]
1000687e:	7823      	ldrb	r3, [r4, #0]
10006880:	2b2e      	cmp	r3, #46	; 0x2e
10006882:	d10c      	bne.n	1000689e <_vfiprintf_r+0x15a>
10006884:	7863      	ldrb	r3, [r4, #1]
10006886:	2b2a      	cmp	r3, #42	; 0x2a
10006888:	d134      	bne.n	100068f4 <_vfiprintf_r+0x1b0>
1000688a:	9b03      	ldr	r3, [sp, #12]
1000688c:	1d1a      	adds	r2, r3, #4
1000688e:	681b      	ldr	r3, [r3, #0]
10006890:	9203      	str	r2, [sp, #12]
10006892:	2b00      	cmp	r3, #0
10006894:	bfb8      	it	lt
10006896:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1000689a:	3402      	adds	r4, #2
1000689c:	9305      	str	r3, [sp, #20]
1000689e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 10006974 <_vfiprintf_r+0x230>
100068a2:	7821      	ldrb	r1, [r4, #0]
100068a4:	2203      	movs	r2, #3
100068a6:	4650      	mov	r0, sl
100068a8:	f7f9 fbe2 	bl	10000070 <memchr>
100068ac:	b138      	cbz	r0, 100068be <_vfiprintf_r+0x17a>
100068ae:	9b04      	ldr	r3, [sp, #16]
100068b0:	eba0 000a 	sub.w	r0, r0, sl
100068b4:	2240      	movs	r2, #64	; 0x40
100068b6:	4082      	lsls	r2, r0
100068b8:	4313      	orrs	r3, r2
100068ba:	3401      	adds	r4, #1
100068bc:	9304      	str	r3, [sp, #16]
100068be:	f814 1b01 	ldrb.w	r1, [r4], #1
100068c2:	4829      	ldr	r0, [pc, #164]	; (10006968 <_vfiprintf_r+0x224>)
100068c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
100068c8:	2206      	movs	r2, #6
100068ca:	f7f9 fbd1 	bl	10000070 <memchr>
100068ce:	2800      	cmp	r0, #0
100068d0:	d03f      	beq.n	10006952 <_vfiprintf_r+0x20e>
100068d2:	4b26      	ldr	r3, [pc, #152]	; (1000696c <_vfiprintf_r+0x228>)
100068d4:	bb1b      	cbnz	r3, 1000691e <_vfiprintf_r+0x1da>
100068d6:	9b03      	ldr	r3, [sp, #12]
100068d8:	3307      	adds	r3, #7
100068da:	f023 0307 	bic.w	r3, r3, #7
100068de:	3308      	adds	r3, #8
100068e0:	9303      	str	r3, [sp, #12]
100068e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
100068e4:	443b      	add	r3, r7
100068e6:	9309      	str	r3, [sp, #36]	; 0x24
100068e8:	e768      	b.n	100067bc <_vfiprintf_r+0x78>
100068ea:	fb0c 3202 	mla	r2, ip, r2, r3
100068ee:	460c      	mov	r4, r1
100068f0:	2001      	movs	r0, #1
100068f2:	e7a6      	b.n	10006842 <_vfiprintf_r+0xfe>
100068f4:	2300      	movs	r3, #0
100068f6:	3401      	adds	r4, #1
100068f8:	9305      	str	r3, [sp, #20]
100068fa:	4619      	mov	r1, r3
100068fc:	f04f 0c0a 	mov.w	ip, #10
10006900:	4620      	mov	r0, r4
10006902:	f810 2b01 	ldrb.w	r2, [r0], #1
10006906:	3a30      	subs	r2, #48	; 0x30
10006908:	2a09      	cmp	r2, #9
1000690a:	d903      	bls.n	10006914 <_vfiprintf_r+0x1d0>
1000690c:	2b00      	cmp	r3, #0
1000690e:	d0c6      	beq.n	1000689e <_vfiprintf_r+0x15a>
10006910:	9105      	str	r1, [sp, #20]
10006912:	e7c4      	b.n	1000689e <_vfiprintf_r+0x15a>
10006914:	fb0c 2101 	mla	r1, ip, r1, r2
10006918:	4604      	mov	r4, r0
1000691a:	2301      	movs	r3, #1
1000691c:	e7f0      	b.n	10006900 <_vfiprintf_r+0x1bc>
1000691e:	ab03      	add	r3, sp, #12
10006920:	9300      	str	r3, [sp, #0]
10006922:	462a      	mov	r2, r5
10006924:	4b12      	ldr	r3, [pc, #72]	; (10006970 <_vfiprintf_r+0x22c>)
10006926:	a904      	add	r1, sp, #16
10006928:	4630      	mov	r0, r6
1000692a:	f3af 8000 	nop.w
1000692e:	4607      	mov	r7, r0
10006930:	1c78      	adds	r0, r7, #1
10006932:	d1d6      	bne.n	100068e2 <_vfiprintf_r+0x19e>
10006934:	6e6b      	ldr	r3, [r5, #100]	; 0x64
10006936:	07d9      	lsls	r1, r3, #31
10006938:	d405      	bmi.n	10006946 <_vfiprintf_r+0x202>
1000693a:	89ab      	ldrh	r3, [r5, #12]
1000693c:	059a      	lsls	r2, r3, #22
1000693e:	d402      	bmi.n	10006946 <_vfiprintf_r+0x202>
10006940:	6da8      	ldr	r0, [r5, #88]	; 0x58
10006942:	f7ff fe72 	bl	1000662a <__retarget_lock_release_recursive>
10006946:	89ab      	ldrh	r3, [r5, #12]
10006948:	065b      	lsls	r3, r3, #25
1000694a:	f53f af1d 	bmi.w	10006788 <_vfiprintf_r+0x44>
1000694e:	9809      	ldr	r0, [sp, #36]	; 0x24
10006950:	e71c      	b.n	1000678c <_vfiprintf_r+0x48>
10006952:	ab03      	add	r3, sp, #12
10006954:	9300      	str	r3, [sp, #0]
10006956:	462a      	mov	r2, r5
10006958:	4b05      	ldr	r3, [pc, #20]	; (10006970 <_vfiprintf_r+0x22c>)
1000695a:	a904      	add	r1, sp, #16
1000695c:	4630      	mov	r0, r6
1000695e:	f000 f879 	bl	10006a54 <_printf_i>
10006962:	e7e4      	b.n	1000692e <_vfiprintf_r+0x1ea>
10006964:	10007739 	.word	0x10007739
10006968:	10007743 	.word	0x10007743
1000696c:	00000000 	.word	0x00000000
10006970:	1000671f 	.word	0x1000671f
10006974:	1000773f 	.word	0x1000773f

10006978 <_printf_common>:
10006978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000697c:	4616      	mov	r6, r2
1000697e:	4699      	mov	r9, r3
10006980:	688a      	ldr	r2, [r1, #8]
10006982:	690b      	ldr	r3, [r1, #16]
10006984:	f8dd 8020 	ldr.w	r8, [sp, #32]
10006988:	4293      	cmp	r3, r2
1000698a:	bfb8      	it	lt
1000698c:	4613      	movlt	r3, r2
1000698e:	6033      	str	r3, [r6, #0]
10006990:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
10006994:	4607      	mov	r7, r0
10006996:	460c      	mov	r4, r1
10006998:	b10a      	cbz	r2, 1000699e <_printf_common+0x26>
1000699a:	3301      	adds	r3, #1
1000699c:	6033      	str	r3, [r6, #0]
1000699e:	6823      	ldr	r3, [r4, #0]
100069a0:	0699      	lsls	r1, r3, #26
100069a2:	bf42      	ittt	mi
100069a4:	6833      	ldrmi	r3, [r6, #0]
100069a6:	3302      	addmi	r3, #2
100069a8:	6033      	strmi	r3, [r6, #0]
100069aa:	6825      	ldr	r5, [r4, #0]
100069ac:	f015 0506 	ands.w	r5, r5, #6
100069b0:	d106      	bne.n	100069c0 <_printf_common+0x48>
100069b2:	f104 0a19 	add.w	sl, r4, #25
100069b6:	68e3      	ldr	r3, [r4, #12]
100069b8:	6832      	ldr	r2, [r6, #0]
100069ba:	1a9b      	subs	r3, r3, r2
100069bc:	42ab      	cmp	r3, r5
100069be:	dc26      	bgt.n	10006a0e <_printf_common+0x96>
100069c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
100069c4:	1e13      	subs	r3, r2, #0
100069c6:	6822      	ldr	r2, [r4, #0]
100069c8:	bf18      	it	ne
100069ca:	2301      	movne	r3, #1
100069cc:	0692      	lsls	r2, r2, #26
100069ce:	d42b      	bmi.n	10006a28 <_printf_common+0xb0>
100069d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
100069d4:	4649      	mov	r1, r9
100069d6:	4638      	mov	r0, r7
100069d8:	47c0      	blx	r8
100069da:	3001      	adds	r0, #1
100069dc:	d01e      	beq.n	10006a1c <_printf_common+0xa4>
100069de:	6823      	ldr	r3, [r4, #0]
100069e0:	6922      	ldr	r2, [r4, #16]
100069e2:	f003 0306 	and.w	r3, r3, #6
100069e6:	2b04      	cmp	r3, #4
100069e8:	bf02      	ittt	eq
100069ea:	68e5      	ldreq	r5, [r4, #12]
100069ec:	6833      	ldreq	r3, [r6, #0]
100069ee:	1aed      	subeq	r5, r5, r3
100069f0:	68a3      	ldr	r3, [r4, #8]
100069f2:	bf0c      	ite	eq
100069f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
100069f8:	2500      	movne	r5, #0
100069fa:	4293      	cmp	r3, r2
100069fc:	bfc4      	itt	gt
100069fe:	1a9b      	subgt	r3, r3, r2
10006a00:	18ed      	addgt	r5, r5, r3
10006a02:	2600      	movs	r6, #0
10006a04:	341a      	adds	r4, #26
10006a06:	42b5      	cmp	r5, r6
10006a08:	d11a      	bne.n	10006a40 <_printf_common+0xc8>
10006a0a:	2000      	movs	r0, #0
10006a0c:	e008      	b.n	10006a20 <_printf_common+0xa8>
10006a0e:	2301      	movs	r3, #1
10006a10:	4652      	mov	r2, sl
10006a12:	4649      	mov	r1, r9
10006a14:	4638      	mov	r0, r7
10006a16:	47c0      	blx	r8
10006a18:	3001      	adds	r0, #1
10006a1a:	d103      	bne.n	10006a24 <_printf_common+0xac>
10006a1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
10006a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10006a24:	3501      	adds	r5, #1
10006a26:	e7c6      	b.n	100069b6 <_printf_common+0x3e>
10006a28:	18e1      	adds	r1, r4, r3
10006a2a:	1c5a      	adds	r2, r3, #1
10006a2c:	2030      	movs	r0, #48	; 0x30
10006a2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
10006a32:	4422      	add	r2, r4
10006a34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
10006a38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
10006a3c:	3302      	adds	r3, #2
10006a3e:	e7c7      	b.n	100069d0 <_printf_common+0x58>
10006a40:	2301      	movs	r3, #1
10006a42:	4622      	mov	r2, r4
10006a44:	4649      	mov	r1, r9
10006a46:	4638      	mov	r0, r7
10006a48:	47c0      	blx	r8
10006a4a:	3001      	adds	r0, #1
10006a4c:	d0e6      	beq.n	10006a1c <_printf_common+0xa4>
10006a4e:	3601      	adds	r6, #1
10006a50:	e7d9      	b.n	10006a06 <_printf_common+0x8e>
	...

10006a54 <_printf_i>:
10006a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
10006a58:	7e0f      	ldrb	r7, [r1, #24]
10006a5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
10006a5c:	2f78      	cmp	r7, #120	; 0x78
10006a5e:	4691      	mov	r9, r2
10006a60:	4680      	mov	r8, r0
10006a62:	460c      	mov	r4, r1
10006a64:	469a      	mov	sl, r3
10006a66:	f101 0243 	add.w	r2, r1, #67	; 0x43
10006a6a:	d807      	bhi.n	10006a7c <_printf_i+0x28>
10006a6c:	2f62      	cmp	r7, #98	; 0x62
10006a6e:	d80a      	bhi.n	10006a86 <_printf_i+0x32>
10006a70:	2f00      	cmp	r7, #0
10006a72:	f000 80d4 	beq.w	10006c1e <_printf_i+0x1ca>
10006a76:	2f58      	cmp	r7, #88	; 0x58
10006a78:	f000 80c0 	beq.w	10006bfc <_printf_i+0x1a8>
10006a7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
10006a80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
10006a84:	e03a      	b.n	10006afc <_printf_i+0xa8>
10006a86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
10006a8a:	2b15      	cmp	r3, #21
10006a8c:	d8f6      	bhi.n	10006a7c <_printf_i+0x28>
10006a8e:	a101      	add	r1, pc, #4	; (adr r1, 10006a94 <_printf_i+0x40>)
10006a90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
10006a94:	10006aed 	.word	0x10006aed
10006a98:	10006b01 	.word	0x10006b01
10006a9c:	10006a7d 	.word	0x10006a7d
10006aa0:	10006a7d 	.word	0x10006a7d
10006aa4:	10006a7d 	.word	0x10006a7d
10006aa8:	10006a7d 	.word	0x10006a7d
10006aac:	10006b01 	.word	0x10006b01
10006ab0:	10006a7d 	.word	0x10006a7d
10006ab4:	10006a7d 	.word	0x10006a7d
10006ab8:	10006a7d 	.word	0x10006a7d
10006abc:	10006a7d 	.word	0x10006a7d
10006ac0:	10006c05 	.word	0x10006c05
10006ac4:	10006b2d 	.word	0x10006b2d
10006ac8:	10006bbf 	.word	0x10006bbf
10006acc:	10006a7d 	.word	0x10006a7d
10006ad0:	10006a7d 	.word	0x10006a7d
10006ad4:	10006c27 	.word	0x10006c27
10006ad8:	10006a7d 	.word	0x10006a7d
10006adc:	10006b2d 	.word	0x10006b2d
10006ae0:	10006a7d 	.word	0x10006a7d
10006ae4:	10006a7d 	.word	0x10006a7d
10006ae8:	10006bc7 	.word	0x10006bc7
10006aec:	682b      	ldr	r3, [r5, #0]
10006aee:	1d1a      	adds	r2, r3, #4
10006af0:	681b      	ldr	r3, [r3, #0]
10006af2:	602a      	str	r2, [r5, #0]
10006af4:	f104 0542 	add.w	r5, r4, #66	; 0x42
10006af8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
10006afc:	2301      	movs	r3, #1
10006afe:	e09f      	b.n	10006c40 <_printf_i+0x1ec>
10006b00:	6820      	ldr	r0, [r4, #0]
10006b02:	682b      	ldr	r3, [r5, #0]
10006b04:	0607      	lsls	r7, r0, #24
10006b06:	f103 0104 	add.w	r1, r3, #4
10006b0a:	6029      	str	r1, [r5, #0]
10006b0c:	d501      	bpl.n	10006b12 <_printf_i+0xbe>
10006b0e:	681e      	ldr	r6, [r3, #0]
10006b10:	e003      	b.n	10006b1a <_printf_i+0xc6>
10006b12:	0646      	lsls	r6, r0, #25
10006b14:	d5fb      	bpl.n	10006b0e <_printf_i+0xba>
10006b16:	f9b3 6000 	ldrsh.w	r6, [r3]
10006b1a:	2e00      	cmp	r6, #0
10006b1c:	da03      	bge.n	10006b26 <_printf_i+0xd2>
10006b1e:	232d      	movs	r3, #45	; 0x2d
10006b20:	4276      	negs	r6, r6
10006b22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
10006b26:	485a      	ldr	r0, [pc, #360]	; (10006c90 <_printf_i+0x23c>)
10006b28:	230a      	movs	r3, #10
10006b2a:	e012      	b.n	10006b52 <_printf_i+0xfe>
10006b2c:	682b      	ldr	r3, [r5, #0]
10006b2e:	6820      	ldr	r0, [r4, #0]
10006b30:	1d19      	adds	r1, r3, #4
10006b32:	6029      	str	r1, [r5, #0]
10006b34:	0605      	lsls	r5, r0, #24
10006b36:	d501      	bpl.n	10006b3c <_printf_i+0xe8>
10006b38:	681e      	ldr	r6, [r3, #0]
10006b3a:	e002      	b.n	10006b42 <_printf_i+0xee>
10006b3c:	0641      	lsls	r1, r0, #25
10006b3e:	d5fb      	bpl.n	10006b38 <_printf_i+0xe4>
10006b40:	881e      	ldrh	r6, [r3, #0]
10006b42:	4853      	ldr	r0, [pc, #332]	; (10006c90 <_printf_i+0x23c>)
10006b44:	2f6f      	cmp	r7, #111	; 0x6f
10006b46:	bf0c      	ite	eq
10006b48:	2308      	moveq	r3, #8
10006b4a:	230a      	movne	r3, #10
10006b4c:	2100      	movs	r1, #0
10006b4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
10006b52:	6865      	ldr	r5, [r4, #4]
10006b54:	60a5      	str	r5, [r4, #8]
10006b56:	2d00      	cmp	r5, #0
10006b58:	bfa2      	ittt	ge
10006b5a:	6821      	ldrge	r1, [r4, #0]
10006b5c:	f021 0104 	bicge.w	r1, r1, #4
10006b60:	6021      	strge	r1, [r4, #0]
10006b62:	b90e      	cbnz	r6, 10006b68 <_printf_i+0x114>
10006b64:	2d00      	cmp	r5, #0
10006b66:	d04b      	beq.n	10006c00 <_printf_i+0x1ac>
10006b68:	4615      	mov	r5, r2
10006b6a:	fbb6 f1f3 	udiv	r1, r6, r3
10006b6e:	fb03 6711 	mls	r7, r3, r1, r6
10006b72:	5dc7      	ldrb	r7, [r0, r7]
10006b74:	f805 7d01 	strb.w	r7, [r5, #-1]!
10006b78:	4637      	mov	r7, r6
10006b7a:	42bb      	cmp	r3, r7
10006b7c:	460e      	mov	r6, r1
10006b7e:	d9f4      	bls.n	10006b6a <_printf_i+0x116>
10006b80:	2b08      	cmp	r3, #8
10006b82:	d10b      	bne.n	10006b9c <_printf_i+0x148>
10006b84:	6823      	ldr	r3, [r4, #0]
10006b86:	07de      	lsls	r6, r3, #31
10006b88:	d508      	bpl.n	10006b9c <_printf_i+0x148>
10006b8a:	6923      	ldr	r3, [r4, #16]
10006b8c:	6861      	ldr	r1, [r4, #4]
10006b8e:	4299      	cmp	r1, r3
10006b90:	bfde      	ittt	le
10006b92:	2330      	movle	r3, #48	; 0x30
10006b94:	f805 3c01 	strble.w	r3, [r5, #-1]
10006b98:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
10006b9c:	1b52      	subs	r2, r2, r5
10006b9e:	6122      	str	r2, [r4, #16]
10006ba0:	f8cd a000 	str.w	sl, [sp]
10006ba4:	464b      	mov	r3, r9
10006ba6:	aa03      	add	r2, sp, #12
10006ba8:	4621      	mov	r1, r4
10006baa:	4640      	mov	r0, r8
10006bac:	f7ff fee4 	bl	10006978 <_printf_common>
10006bb0:	3001      	adds	r0, #1
10006bb2:	d14a      	bne.n	10006c4a <_printf_i+0x1f6>
10006bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
10006bb8:	b004      	add	sp, #16
10006bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10006bbe:	6823      	ldr	r3, [r4, #0]
10006bc0:	f043 0320 	orr.w	r3, r3, #32
10006bc4:	6023      	str	r3, [r4, #0]
10006bc6:	4833      	ldr	r0, [pc, #204]	; (10006c94 <_printf_i+0x240>)
10006bc8:	2778      	movs	r7, #120	; 0x78
10006bca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
10006bce:	6823      	ldr	r3, [r4, #0]
10006bd0:	6829      	ldr	r1, [r5, #0]
10006bd2:	061f      	lsls	r7, r3, #24
10006bd4:	f851 6b04 	ldr.w	r6, [r1], #4
10006bd8:	d402      	bmi.n	10006be0 <_printf_i+0x18c>
10006bda:	065f      	lsls	r7, r3, #25
10006bdc:	bf48      	it	mi
10006bde:	b2b6      	uxthmi	r6, r6
10006be0:	07df      	lsls	r7, r3, #31
10006be2:	bf48      	it	mi
10006be4:	f043 0320 	orrmi.w	r3, r3, #32
10006be8:	6029      	str	r1, [r5, #0]
10006bea:	bf48      	it	mi
10006bec:	6023      	strmi	r3, [r4, #0]
10006bee:	b91e      	cbnz	r6, 10006bf8 <_printf_i+0x1a4>
10006bf0:	6823      	ldr	r3, [r4, #0]
10006bf2:	f023 0320 	bic.w	r3, r3, #32
10006bf6:	6023      	str	r3, [r4, #0]
10006bf8:	2310      	movs	r3, #16
10006bfa:	e7a7      	b.n	10006b4c <_printf_i+0xf8>
10006bfc:	4824      	ldr	r0, [pc, #144]	; (10006c90 <_printf_i+0x23c>)
10006bfe:	e7e4      	b.n	10006bca <_printf_i+0x176>
10006c00:	4615      	mov	r5, r2
10006c02:	e7bd      	b.n	10006b80 <_printf_i+0x12c>
10006c04:	682b      	ldr	r3, [r5, #0]
10006c06:	6826      	ldr	r6, [r4, #0]
10006c08:	6961      	ldr	r1, [r4, #20]
10006c0a:	1d18      	adds	r0, r3, #4
10006c0c:	6028      	str	r0, [r5, #0]
10006c0e:	0635      	lsls	r5, r6, #24
10006c10:	681b      	ldr	r3, [r3, #0]
10006c12:	d501      	bpl.n	10006c18 <_printf_i+0x1c4>
10006c14:	6019      	str	r1, [r3, #0]
10006c16:	e002      	b.n	10006c1e <_printf_i+0x1ca>
10006c18:	0670      	lsls	r0, r6, #25
10006c1a:	d5fb      	bpl.n	10006c14 <_printf_i+0x1c0>
10006c1c:	8019      	strh	r1, [r3, #0]
10006c1e:	2300      	movs	r3, #0
10006c20:	6123      	str	r3, [r4, #16]
10006c22:	4615      	mov	r5, r2
10006c24:	e7bc      	b.n	10006ba0 <_printf_i+0x14c>
10006c26:	682b      	ldr	r3, [r5, #0]
10006c28:	1d1a      	adds	r2, r3, #4
10006c2a:	602a      	str	r2, [r5, #0]
10006c2c:	681d      	ldr	r5, [r3, #0]
10006c2e:	6862      	ldr	r2, [r4, #4]
10006c30:	2100      	movs	r1, #0
10006c32:	4628      	mov	r0, r5
10006c34:	f7f9 fa1c 	bl	10000070 <memchr>
10006c38:	b108      	cbz	r0, 10006c3e <_printf_i+0x1ea>
10006c3a:	1b40      	subs	r0, r0, r5
10006c3c:	6060      	str	r0, [r4, #4]
10006c3e:	6863      	ldr	r3, [r4, #4]
10006c40:	6123      	str	r3, [r4, #16]
10006c42:	2300      	movs	r3, #0
10006c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
10006c48:	e7aa      	b.n	10006ba0 <_printf_i+0x14c>
10006c4a:	6923      	ldr	r3, [r4, #16]
10006c4c:	462a      	mov	r2, r5
10006c4e:	4649      	mov	r1, r9
10006c50:	4640      	mov	r0, r8
10006c52:	47d0      	blx	sl
10006c54:	3001      	adds	r0, #1
10006c56:	d0ad      	beq.n	10006bb4 <_printf_i+0x160>
10006c58:	6823      	ldr	r3, [r4, #0]
10006c5a:	079b      	lsls	r3, r3, #30
10006c5c:	d413      	bmi.n	10006c86 <_printf_i+0x232>
10006c5e:	68e0      	ldr	r0, [r4, #12]
10006c60:	9b03      	ldr	r3, [sp, #12]
10006c62:	4298      	cmp	r0, r3
10006c64:	bfb8      	it	lt
10006c66:	4618      	movlt	r0, r3
10006c68:	e7a6      	b.n	10006bb8 <_printf_i+0x164>
10006c6a:	2301      	movs	r3, #1
10006c6c:	4632      	mov	r2, r6
10006c6e:	4649      	mov	r1, r9
10006c70:	4640      	mov	r0, r8
10006c72:	47d0      	blx	sl
10006c74:	3001      	adds	r0, #1
10006c76:	d09d      	beq.n	10006bb4 <_printf_i+0x160>
10006c78:	3501      	adds	r5, #1
10006c7a:	68e3      	ldr	r3, [r4, #12]
10006c7c:	9903      	ldr	r1, [sp, #12]
10006c7e:	1a5b      	subs	r3, r3, r1
10006c80:	42ab      	cmp	r3, r5
10006c82:	dcf2      	bgt.n	10006c6a <_printf_i+0x216>
10006c84:	e7eb      	b.n	10006c5e <_printf_i+0x20a>
10006c86:	2500      	movs	r5, #0
10006c88:	f104 0619 	add.w	r6, r4, #25
10006c8c:	e7f5      	b.n	10006c7a <_printf_i+0x226>
10006c8e:	bf00      	nop
10006c90:	1000774a 	.word	0x1000774a
10006c94:	1000775b 	.word	0x1000775b

10006c98 <__sflush_r>:
10006c98:	898a      	ldrh	r2, [r1, #12]
10006c9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10006c9e:	4605      	mov	r5, r0
10006ca0:	0710      	lsls	r0, r2, #28
10006ca2:	460c      	mov	r4, r1
10006ca4:	d458      	bmi.n	10006d58 <__sflush_r+0xc0>
10006ca6:	684b      	ldr	r3, [r1, #4]
10006ca8:	2b00      	cmp	r3, #0
10006caa:	dc05      	bgt.n	10006cb8 <__sflush_r+0x20>
10006cac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
10006cae:	2b00      	cmp	r3, #0
10006cb0:	dc02      	bgt.n	10006cb8 <__sflush_r+0x20>
10006cb2:	2000      	movs	r0, #0
10006cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
10006cb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
10006cba:	2e00      	cmp	r6, #0
10006cbc:	d0f9      	beq.n	10006cb2 <__sflush_r+0x1a>
10006cbe:	2300      	movs	r3, #0
10006cc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
10006cc4:	682f      	ldr	r7, [r5, #0]
10006cc6:	6a21      	ldr	r1, [r4, #32]
10006cc8:	602b      	str	r3, [r5, #0]
10006cca:	d032      	beq.n	10006d32 <__sflush_r+0x9a>
10006ccc:	6d60      	ldr	r0, [r4, #84]	; 0x54
10006cce:	89a3      	ldrh	r3, [r4, #12]
10006cd0:	075a      	lsls	r2, r3, #29
10006cd2:	d505      	bpl.n	10006ce0 <__sflush_r+0x48>
10006cd4:	6863      	ldr	r3, [r4, #4]
10006cd6:	1ac0      	subs	r0, r0, r3
10006cd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
10006cda:	b10b      	cbz	r3, 10006ce0 <__sflush_r+0x48>
10006cdc:	6c23      	ldr	r3, [r4, #64]	; 0x40
10006cde:	1ac0      	subs	r0, r0, r3
10006ce0:	2300      	movs	r3, #0
10006ce2:	4602      	mov	r2, r0
10006ce4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
10006ce6:	6a21      	ldr	r1, [r4, #32]
10006ce8:	4628      	mov	r0, r5
10006cea:	47b0      	blx	r6
10006cec:	1c43      	adds	r3, r0, #1
10006cee:	89a3      	ldrh	r3, [r4, #12]
10006cf0:	d106      	bne.n	10006d00 <__sflush_r+0x68>
10006cf2:	6829      	ldr	r1, [r5, #0]
10006cf4:	291d      	cmp	r1, #29
10006cf6:	d82b      	bhi.n	10006d50 <__sflush_r+0xb8>
10006cf8:	4a29      	ldr	r2, [pc, #164]	; (10006da0 <__sflush_r+0x108>)
10006cfa:	410a      	asrs	r2, r1
10006cfc:	07d6      	lsls	r6, r2, #31
10006cfe:	d427      	bmi.n	10006d50 <__sflush_r+0xb8>
10006d00:	2200      	movs	r2, #0
10006d02:	6062      	str	r2, [r4, #4]
10006d04:	04d9      	lsls	r1, r3, #19
10006d06:	6922      	ldr	r2, [r4, #16]
10006d08:	6022      	str	r2, [r4, #0]
10006d0a:	d504      	bpl.n	10006d16 <__sflush_r+0x7e>
10006d0c:	1c42      	adds	r2, r0, #1
10006d0e:	d101      	bne.n	10006d14 <__sflush_r+0x7c>
10006d10:	682b      	ldr	r3, [r5, #0]
10006d12:	b903      	cbnz	r3, 10006d16 <__sflush_r+0x7e>
10006d14:	6560      	str	r0, [r4, #84]	; 0x54
10006d16:	6b61      	ldr	r1, [r4, #52]	; 0x34
10006d18:	602f      	str	r7, [r5, #0]
10006d1a:	2900      	cmp	r1, #0
10006d1c:	d0c9      	beq.n	10006cb2 <__sflush_r+0x1a>
10006d1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
10006d22:	4299      	cmp	r1, r3
10006d24:	d002      	beq.n	10006d2c <__sflush_r+0x94>
10006d26:	4628      	mov	r0, r5
10006d28:	f7ff fc96 	bl	10006658 <_free_r>
10006d2c:	2000      	movs	r0, #0
10006d2e:	6360      	str	r0, [r4, #52]	; 0x34
10006d30:	e7c0      	b.n	10006cb4 <__sflush_r+0x1c>
10006d32:	2301      	movs	r3, #1
10006d34:	4628      	mov	r0, r5
10006d36:	47b0      	blx	r6
10006d38:	1c41      	adds	r1, r0, #1
10006d3a:	d1c8      	bne.n	10006cce <__sflush_r+0x36>
10006d3c:	682b      	ldr	r3, [r5, #0]
10006d3e:	2b00      	cmp	r3, #0
10006d40:	d0c5      	beq.n	10006cce <__sflush_r+0x36>
10006d42:	2b1d      	cmp	r3, #29
10006d44:	d001      	beq.n	10006d4a <__sflush_r+0xb2>
10006d46:	2b16      	cmp	r3, #22
10006d48:	d101      	bne.n	10006d4e <__sflush_r+0xb6>
10006d4a:	602f      	str	r7, [r5, #0]
10006d4c:	e7b1      	b.n	10006cb2 <__sflush_r+0x1a>
10006d4e:	89a3      	ldrh	r3, [r4, #12]
10006d50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006d54:	81a3      	strh	r3, [r4, #12]
10006d56:	e7ad      	b.n	10006cb4 <__sflush_r+0x1c>
10006d58:	690f      	ldr	r7, [r1, #16]
10006d5a:	2f00      	cmp	r7, #0
10006d5c:	d0a9      	beq.n	10006cb2 <__sflush_r+0x1a>
10006d5e:	0793      	lsls	r3, r2, #30
10006d60:	680e      	ldr	r6, [r1, #0]
10006d62:	bf08      	it	eq
10006d64:	694b      	ldreq	r3, [r1, #20]
10006d66:	600f      	str	r7, [r1, #0]
10006d68:	bf18      	it	ne
10006d6a:	2300      	movne	r3, #0
10006d6c:	eba6 0807 	sub.w	r8, r6, r7
10006d70:	608b      	str	r3, [r1, #8]
10006d72:	f1b8 0f00 	cmp.w	r8, #0
10006d76:	dd9c      	ble.n	10006cb2 <__sflush_r+0x1a>
10006d78:	6a21      	ldr	r1, [r4, #32]
10006d7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
10006d7c:	4643      	mov	r3, r8
10006d7e:	463a      	mov	r2, r7
10006d80:	4628      	mov	r0, r5
10006d82:	47b0      	blx	r6
10006d84:	2800      	cmp	r0, #0
10006d86:	dc06      	bgt.n	10006d96 <__sflush_r+0xfe>
10006d88:	89a3      	ldrh	r3, [r4, #12]
10006d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
10006d8e:	81a3      	strh	r3, [r4, #12]
10006d90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
10006d94:	e78e      	b.n	10006cb4 <__sflush_r+0x1c>
10006d96:	4407      	add	r7, r0
10006d98:	eba8 0800 	sub.w	r8, r8, r0
10006d9c:	e7e9      	b.n	10006d72 <__sflush_r+0xda>
10006d9e:	bf00      	nop
10006da0:	dfbffffe 	.word	0xdfbffffe

10006da4 <_fflush_r>:
10006da4:	b538      	push	{r3, r4, r5, lr}
10006da6:	690b      	ldr	r3, [r1, #16]
10006da8:	4605      	mov	r5, r0
10006daa:	460c      	mov	r4, r1
10006dac:	b913      	cbnz	r3, 10006db4 <_fflush_r+0x10>
10006dae:	2500      	movs	r5, #0
10006db0:	4628      	mov	r0, r5
10006db2:	bd38      	pop	{r3, r4, r5, pc}
10006db4:	b118      	cbz	r0, 10006dbe <_fflush_r+0x1a>
10006db6:	6a03      	ldr	r3, [r0, #32]
10006db8:	b90b      	cbnz	r3, 10006dbe <_fflush_r+0x1a>
10006dba:	f7ff faeb 	bl	10006394 <__sinit>
10006dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10006dc2:	2b00      	cmp	r3, #0
10006dc4:	d0f3      	beq.n	10006dae <_fflush_r+0xa>
10006dc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
10006dc8:	07d0      	lsls	r0, r2, #31
10006dca:	d404      	bmi.n	10006dd6 <_fflush_r+0x32>
10006dcc:	0599      	lsls	r1, r3, #22
10006dce:	d402      	bmi.n	10006dd6 <_fflush_r+0x32>
10006dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
10006dd2:	f7ff fc29 	bl	10006628 <__retarget_lock_acquire_recursive>
10006dd6:	4628      	mov	r0, r5
10006dd8:	4621      	mov	r1, r4
10006dda:	f7ff ff5d 	bl	10006c98 <__sflush_r>
10006dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
10006de0:	07da      	lsls	r2, r3, #31
10006de2:	4605      	mov	r5, r0
10006de4:	d4e4      	bmi.n	10006db0 <_fflush_r+0xc>
10006de6:	89a3      	ldrh	r3, [r4, #12]
10006de8:	059b      	lsls	r3, r3, #22
10006dea:	d4e1      	bmi.n	10006db0 <_fflush_r+0xc>
10006dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
10006dee:	f7ff fc1c 	bl	1000662a <__retarget_lock_release_recursive>
10006df2:	e7dd      	b.n	10006db0 <_fflush_r+0xc>

10006df4 <__swbuf_r>:
10006df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10006df6:	460e      	mov	r6, r1
10006df8:	4614      	mov	r4, r2
10006dfa:	4605      	mov	r5, r0
10006dfc:	b118      	cbz	r0, 10006e06 <__swbuf_r+0x12>
10006dfe:	6a03      	ldr	r3, [r0, #32]
10006e00:	b90b      	cbnz	r3, 10006e06 <__swbuf_r+0x12>
10006e02:	f7ff fac7 	bl	10006394 <__sinit>
10006e06:	69a3      	ldr	r3, [r4, #24]
10006e08:	60a3      	str	r3, [r4, #8]
10006e0a:	89a3      	ldrh	r3, [r4, #12]
10006e0c:	071a      	lsls	r2, r3, #28
10006e0e:	d525      	bpl.n	10006e5c <__swbuf_r+0x68>
10006e10:	6923      	ldr	r3, [r4, #16]
10006e12:	b31b      	cbz	r3, 10006e5c <__swbuf_r+0x68>
10006e14:	6823      	ldr	r3, [r4, #0]
10006e16:	6922      	ldr	r2, [r4, #16]
10006e18:	1a98      	subs	r0, r3, r2
10006e1a:	6963      	ldr	r3, [r4, #20]
10006e1c:	b2f6      	uxtb	r6, r6
10006e1e:	4283      	cmp	r3, r0
10006e20:	4637      	mov	r7, r6
10006e22:	dc04      	bgt.n	10006e2e <__swbuf_r+0x3a>
10006e24:	4621      	mov	r1, r4
10006e26:	4628      	mov	r0, r5
10006e28:	f7ff ffbc 	bl	10006da4 <_fflush_r>
10006e2c:	b9e0      	cbnz	r0, 10006e68 <__swbuf_r+0x74>
10006e2e:	68a3      	ldr	r3, [r4, #8]
10006e30:	3b01      	subs	r3, #1
10006e32:	60a3      	str	r3, [r4, #8]
10006e34:	6823      	ldr	r3, [r4, #0]
10006e36:	1c5a      	adds	r2, r3, #1
10006e38:	6022      	str	r2, [r4, #0]
10006e3a:	701e      	strb	r6, [r3, #0]
10006e3c:	6962      	ldr	r2, [r4, #20]
10006e3e:	1c43      	adds	r3, r0, #1
10006e40:	429a      	cmp	r2, r3
10006e42:	d004      	beq.n	10006e4e <__swbuf_r+0x5a>
10006e44:	89a3      	ldrh	r3, [r4, #12]
10006e46:	07db      	lsls	r3, r3, #31
10006e48:	d506      	bpl.n	10006e58 <__swbuf_r+0x64>
10006e4a:	2e0a      	cmp	r6, #10
10006e4c:	d104      	bne.n	10006e58 <__swbuf_r+0x64>
10006e4e:	4621      	mov	r1, r4
10006e50:	4628      	mov	r0, r5
10006e52:	f7ff ffa7 	bl	10006da4 <_fflush_r>
10006e56:	b938      	cbnz	r0, 10006e68 <__swbuf_r+0x74>
10006e58:	4638      	mov	r0, r7
10006e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10006e5c:	4621      	mov	r1, r4
10006e5e:	4628      	mov	r0, r5
10006e60:	f000 f806 	bl	10006e70 <__swsetup_r>
10006e64:	2800      	cmp	r0, #0
10006e66:	d0d5      	beq.n	10006e14 <__swbuf_r+0x20>
10006e68:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
10006e6c:	e7f4      	b.n	10006e58 <__swbuf_r+0x64>
	...

10006e70 <__swsetup_r>:
10006e70:	b538      	push	{r3, r4, r5, lr}
10006e72:	4b2a      	ldr	r3, [pc, #168]	; (10006f1c <__swsetup_r+0xac>)
10006e74:	4605      	mov	r5, r0
10006e76:	6818      	ldr	r0, [r3, #0]
10006e78:	460c      	mov	r4, r1
10006e7a:	b118      	cbz	r0, 10006e84 <__swsetup_r+0x14>
10006e7c:	6a03      	ldr	r3, [r0, #32]
10006e7e:	b90b      	cbnz	r3, 10006e84 <__swsetup_r+0x14>
10006e80:	f7ff fa88 	bl	10006394 <__sinit>
10006e84:	89a3      	ldrh	r3, [r4, #12]
10006e86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
10006e8a:	0718      	lsls	r0, r3, #28
10006e8c:	d422      	bmi.n	10006ed4 <__swsetup_r+0x64>
10006e8e:	06d9      	lsls	r1, r3, #27
10006e90:	d407      	bmi.n	10006ea2 <__swsetup_r+0x32>
10006e92:	2309      	movs	r3, #9
10006e94:	602b      	str	r3, [r5, #0]
10006e96:	f042 0340 	orr.w	r3, r2, #64	; 0x40
10006e9a:	81a3      	strh	r3, [r4, #12]
10006e9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
10006ea0:	e034      	b.n	10006f0c <__swsetup_r+0x9c>
10006ea2:	0758      	lsls	r0, r3, #29
10006ea4:	d512      	bpl.n	10006ecc <__swsetup_r+0x5c>
10006ea6:	6b61      	ldr	r1, [r4, #52]	; 0x34
10006ea8:	b141      	cbz	r1, 10006ebc <__swsetup_r+0x4c>
10006eaa:	f104 0344 	add.w	r3, r4, #68	; 0x44
10006eae:	4299      	cmp	r1, r3
10006eb0:	d002      	beq.n	10006eb8 <__swsetup_r+0x48>
10006eb2:	4628      	mov	r0, r5
10006eb4:	f7ff fbd0 	bl	10006658 <_free_r>
10006eb8:	2300      	movs	r3, #0
10006eba:	6363      	str	r3, [r4, #52]	; 0x34
10006ebc:	89a3      	ldrh	r3, [r4, #12]
10006ebe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
10006ec2:	81a3      	strh	r3, [r4, #12]
10006ec4:	2300      	movs	r3, #0
10006ec6:	6063      	str	r3, [r4, #4]
10006ec8:	6923      	ldr	r3, [r4, #16]
10006eca:	6023      	str	r3, [r4, #0]
10006ecc:	89a3      	ldrh	r3, [r4, #12]
10006ece:	f043 0308 	orr.w	r3, r3, #8
10006ed2:	81a3      	strh	r3, [r4, #12]
10006ed4:	6923      	ldr	r3, [r4, #16]
10006ed6:	b94b      	cbnz	r3, 10006eec <__swsetup_r+0x7c>
10006ed8:	89a3      	ldrh	r3, [r4, #12]
10006eda:	f403 7320 	and.w	r3, r3, #640	; 0x280
10006ede:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
10006ee2:	d003      	beq.n	10006eec <__swsetup_r+0x7c>
10006ee4:	4621      	mov	r1, r4
10006ee6:	4628      	mov	r0, r5
10006ee8:	f000 f884 	bl	10006ff4 <__smakebuf_r>
10006eec:	89a0      	ldrh	r0, [r4, #12]
10006eee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
10006ef2:	f010 0301 	ands.w	r3, r0, #1
10006ef6:	d00a      	beq.n	10006f0e <__swsetup_r+0x9e>
10006ef8:	2300      	movs	r3, #0
10006efa:	60a3      	str	r3, [r4, #8]
10006efc:	6963      	ldr	r3, [r4, #20]
10006efe:	425b      	negs	r3, r3
10006f00:	61a3      	str	r3, [r4, #24]
10006f02:	6923      	ldr	r3, [r4, #16]
10006f04:	b943      	cbnz	r3, 10006f18 <__swsetup_r+0xa8>
10006f06:	f010 0080 	ands.w	r0, r0, #128	; 0x80
10006f0a:	d1c4      	bne.n	10006e96 <__swsetup_r+0x26>
10006f0c:	bd38      	pop	{r3, r4, r5, pc}
10006f0e:	0781      	lsls	r1, r0, #30
10006f10:	bf58      	it	pl
10006f12:	6963      	ldrpl	r3, [r4, #20]
10006f14:	60a3      	str	r3, [r4, #8]
10006f16:	e7f4      	b.n	10006f02 <__swsetup_r+0x92>
10006f18:	2000      	movs	r0, #0
10006f1a:	e7f7      	b.n	10006f0c <__swsetup_r+0x9c>
10006f1c:	1002012c 	.word	0x1002012c

10006f20 <_raise_r>:
10006f20:	291f      	cmp	r1, #31
10006f22:	b538      	push	{r3, r4, r5, lr}
10006f24:	4604      	mov	r4, r0
10006f26:	460d      	mov	r5, r1
10006f28:	d904      	bls.n	10006f34 <_raise_r+0x14>
10006f2a:	2316      	movs	r3, #22
10006f2c:	6003      	str	r3, [r0, #0]
10006f2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
10006f32:	bd38      	pop	{r3, r4, r5, pc}
10006f34:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
10006f36:	b112      	cbz	r2, 10006f3e <_raise_r+0x1e>
10006f38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
10006f3c:	b94b      	cbnz	r3, 10006f52 <_raise_r+0x32>
10006f3e:	4620      	mov	r0, r4
10006f40:	f000 f830 	bl	10006fa4 <_getpid_r>
10006f44:	462a      	mov	r2, r5
10006f46:	4601      	mov	r1, r0
10006f48:	4620      	mov	r0, r4
10006f4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
10006f4e:	f000 b817 	b.w	10006f80 <_kill_r>
10006f52:	2b01      	cmp	r3, #1
10006f54:	d00a      	beq.n	10006f6c <_raise_r+0x4c>
10006f56:	1c59      	adds	r1, r3, #1
10006f58:	d103      	bne.n	10006f62 <_raise_r+0x42>
10006f5a:	2316      	movs	r3, #22
10006f5c:	6003      	str	r3, [r0, #0]
10006f5e:	2001      	movs	r0, #1
10006f60:	e7e7      	b.n	10006f32 <_raise_r+0x12>
10006f62:	2400      	movs	r4, #0
10006f64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
10006f68:	4628      	mov	r0, r5
10006f6a:	4798      	blx	r3
10006f6c:	2000      	movs	r0, #0
10006f6e:	e7e0      	b.n	10006f32 <_raise_r+0x12>

10006f70 <raise>:
10006f70:	4b02      	ldr	r3, [pc, #8]	; (10006f7c <raise+0xc>)
10006f72:	4601      	mov	r1, r0
10006f74:	6818      	ldr	r0, [r3, #0]
10006f76:	f7ff bfd3 	b.w	10006f20 <_raise_r>
10006f7a:	bf00      	nop
10006f7c:	1002012c 	.word	0x1002012c

10006f80 <_kill_r>:
10006f80:	b538      	push	{r3, r4, r5, lr}
10006f82:	4d07      	ldr	r5, [pc, #28]	; (10006fa0 <_kill_r+0x20>)
10006f84:	2300      	movs	r3, #0
10006f86:	4604      	mov	r4, r0
10006f88:	4608      	mov	r0, r1
10006f8a:	4611      	mov	r1, r2
10006f8c:	602b      	str	r3, [r5, #0]
10006f8e:	f7fa f8d5 	bl	1000113c <_kill>
10006f92:	1c43      	adds	r3, r0, #1
10006f94:	d102      	bne.n	10006f9c <_kill_r+0x1c>
10006f96:	682b      	ldr	r3, [r5, #0]
10006f98:	b103      	cbz	r3, 10006f9c <_kill_r+0x1c>
10006f9a:	6023      	str	r3, [r4, #0]
10006f9c:	bd38      	pop	{r3, r4, r5, pc}
10006f9e:	bf00      	nop
10006fa0:	100210dc 	.word	0x100210dc

10006fa4 <_getpid_r>:
10006fa4:	f7fa b8c2 	b.w	1000112c <_getpid>

10006fa8 <__swhatbuf_r>:
10006fa8:	b570      	push	{r4, r5, r6, lr}
10006faa:	460c      	mov	r4, r1
10006fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10006fb0:	2900      	cmp	r1, #0
10006fb2:	b096      	sub	sp, #88	; 0x58
10006fb4:	4615      	mov	r5, r2
10006fb6:	461e      	mov	r6, r3
10006fb8:	da0d      	bge.n	10006fd6 <__swhatbuf_r+0x2e>
10006fba:	89a3      	ldrh	r3, [r4, #12]
10006fbc:	f013 0f80 	tst.w	r3, #128	; 0x80
10006fc0:	f04f 0100 	mov.w	r1, #0
10006fc4:	bf0c      	ite	eq
10006fc6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
10006fca:	2340      	movne	r3, #64	; 0x40
10006fcc:	2000      	movs	r0, #0
10006fce:	6031      	str	r1, [r6, #0]
10006fd0:	602b      	str	r3, [r5, #0]
10006fd2:	b016      	add	sp, #88	; 0x58
10006fd4:	bd70      	pop	{r4, r5, r6, pc}
10006fd6:	466a      	mov	r2, sp
10006fd8:	f000 f848 	bl	1000706c <_fstat_r>
10006fdc:	2800      	cmp	r0, #0
10006fde:	dbec      	blt.n	10006fba <__swhatbuf_r+0x12>
10006fe0:	9901      	ldr	r1, [sp, #4]
10006fe2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
10006fe6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
10006fea:	4259      	negs	r1, r3
10006fec:	4159      	adcs	r1, r3
10006fee:	f44f 6380 	mov.w	r3, #1024	; 0x400
10006ff2:	e7eb      	b.n	10006fcc <__swhatbuf_r+0x24>

10006ff4 <__smakebuf_r>:
10006ff4:	898b      	ldrh	r3, [r1, #12]
10006ff6:	b573      	push	{r0, r1, r4, r5, r6, lr}
10006ff8:	079d      	lsls	r5, r3, #30
10006ffa:	4606      	mov	r6, r0
10006ffc:	460c      	mov	r4, r1
10006ffe:	d507      	bpl.n	10007010 <__smakebuf_r+0x1c>
10007000:	f104 0347 	add.w	r3, r4, #71	; 0x47
10007004:	6023      	str	r3, [r4, #0]
10007006:	6123      	str	r3, [r4, #16]
10007008:	2301      	movs	r3, #1
1000700a:	6163      	str	r3, [r4, #20]
1000700c:	b002      	add	sp, #8
1000700e:	bd70      	pop	{r4, r5, r6, pc}
10007010:	ab01      	add	r3, sp, #4
10007012:	466a      	mov	r2, sp
10007014:	f7ff ffc8 	bl	10006fa8 <__swhatbuf_r>
10007018:	9900      	ldr	r1, [sp, #0]
1000701a:	4605      	mov	r5, r0
1000701c:	4630      	mov	r0, r6
1000701e:	f7ff f8b3 	bl	10006188 <_malloc_r>
10007022:	b948      	cbnz	r0, 10007038 <__smakebuf_r+0x44>
10007024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
10007028:	059a      	lsls	r2, r3, #22
1000702a:	d4ef      	bmi.n	1000700c <__smakebuf_r+0x18>
1000702c:	f023 0303 	bic.w	r3, r3, #3
10007030:	f043 0302 	orr.w	r3, r3, #2
10007034:	81a3      	strh	r3, [r4, #12]
10007036:	e7e3      	b.n	10007000 <__smakebuf_r+0xc>
10007038:	89a3      	ldrh	r3, [r4, #12]
1000703a:	6020      	str	r0, [r4, #0]
1000703c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
10007040:	81a3      	strh	r3, [r4, #12]
10007042:	9b00      	ldr	r3, [sp, #0]
10007044:	6163      	str	r3, [r4, #20]
10007046:	9b01      	ldr	r3, [sp, #4]
10007048:	6120      	str	r0, [r4, #16]
1000704a:	b15b      	cbz	r3, 10007064 <__smakebuf_r+0x70>
1000704c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
10007050:	4630      	mov	r0, r6
10007052:	f000 f81d 	bl	10007090 <_isatty_r>
10007056:	b128      	cbz	r0, 10007064 <__smakebuf_r+0x70>
10007058:	89a3      	ldrh	r3, [r4, #12]
1000705a:	f023 0303 	bic.w	r3, r3, #3
1000705e:	f043 0301 	orr.w	r3, r3, #1
10007062:	81a3      	strh	r3, [r4, #12]
10007064:	89a3      	ldrh	r3, [r4, #12]
10007066:	431d      	orrs	r5, r3
10007068:	81a5      	strh	r5, [r4, #12]
1000706a:	e7cf      	b.n	1000700c <__smakebuf_r+0x18>

1000706c <_fstat_r>:
1000706c:	b538      	push	{r3, r4, r5, lr}
1000706e:	4d07      	ldr	r5, [pc, #28]	; (1000708c <_fstat_r+0x20>)
10007070:	2300      	movs	r3, #0
10007072:	4604      	mov	r4, r0
10007074:	4608      	mov	r0, r1
10007076:	4611      	mov	r1, r2
10007078:	602b      	str	r3, [r5, #0]
1000707a:	f7fa f8be 	bl	100011fa <_fstat>
1000707e:	1c43      	adds	r3, r0, #1
10007080:	d102      	bne.n	10007088 <_fstat_r+0x1c>
10007082:	682b      	ldr	r3, [r5, #0]
10007084:	b103      	cbz	r3, 10007088 <_fstat_r+0x1c>
10007086:	6023      	str	r3, [r4, #0]
10007088:	bd38      	pop	{r3, r4, r5, pc}
1000708a:	bf00      	nop
1000708c:	100210dc 	.word	0x100210dc

10007090 <_isatty_r>:
10007090:	b538      	push	{r3, r4, r5, lr}
10007092:	4d06      	ldr	r5, [pc, #24]	; (100070ac <_isatty_r+0x1c>)
10007094:	2300      	movs	r3, #0
10007096:	4604      	mov	r4, r0
10007098:	4608      	mov	r0, r1
1000709a:	602b      	str	r3, [r5, #0]
1000709c:	f7fa f8bd 	bl	1000121a <_isatty>
100070a0:	1c43      	adds	r3, r0, #1
100070a2:	d102      	bne.n	100070aa <_isatty_r+0x1a>
100070a4:	682b      	ldr	r3, [r5, #0]
100070a6:	b103      	cbz	r3, 100070aa <_isatty_r+0x1a>
100070a8:	6023      	str	r3, [r4, #0]
100070aa:	bd38      	pop	{r3, r4, r5, pc}
100070ac:	100210dc 	.word	0x100210dc

100070b0 <_sbrk>:
100070b0:	4a04      	ldr	r2, [pc, #16]	; (100070c4 <_sbrk+0x14>)
100070b2:	6811      	ldr	r1, [r2, #0]
100070b4:	4603      	mov	r3, r0
100070b6:	b909      	cbnz	r1, 100070bc <_sbrk+0xc>
100070b8:	4903      	ldr	r1, [pc, #12]	; (100070c8 <_sbrk+0x18>)
100070ba:	6011      	str	r1, [r2, #0]
100070bc:	6810      	ldr	r0, [r2, #0]
100070be:	4403      	add	r3, r0
100070c0:	6013      	str	r3, [r2, #0]
100070c2:	4770      	bx	lr
100070c4:	100210e4 	.word	0x100210e4
100070c8:	100210e8 	.word	0x100210e8

100070cc <_init>:
100070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100070ce:	bf00      	nop
100070d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
100070d2:	bc08      	pop	{r3}
100070d4:	469e      	mov	lr, r3
100070d6:	4770      	bx	lr

100070d8 <_fini>:
100070d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100070da:	bf00      	nop
100070dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
100070de:	bc08      	pop	{r3}
100070e0:	469e      	mov	lr, r3
100070e2:	4770      	bx	lr

Disassembly of section .startup_copro_fw.Reset_Handler:

100070e4 <Reset_Handler>:
  ldr   sp, =_estack      /* set stack pointer */
100070e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 1000711c <LoopForever+0x2>
  movs  r1, #0
100070e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
100070ea:	e003      	b.n	100070f4 <LoopCopyDataInit>

100070ec <CopyDataInit>:
  ldr  r3, =_sidata
100070ec:	4b0c      	ldr	r3, [pc, #48]	; (10007120 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
100070ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
100070f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
100070f2:	3104      	adds	r1, #4

100070f4 <LoopCopyDataInit>:
  ldr  r0, =_sdata
100070f4:	480b      	ldr	r0, [pc, #44]	; (10007124 <LoopForever+0xa>)
  ldr  r3, =_edata
100070f6:	4b0c      	ldr	r3, [pc, #48]	; (10007128 <LoopForever+0xe>)
  adds  r2, r0, r1
100070f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
100070fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
100070fc:	d3f6      	bcc.n	100070ec <CopyDataInit>
  ldr  r2, =_sbss
100070fe:	4a0b      	ldr	r2, [pc, #44]	; (1000712c <LoopForever+0x12>)
  b  LoopFillZerobss
10007100:	e002      	b.n	10007108 <LoopFillZerobss>

10007102 <FillZerobss>:
  movs  r3, #0
10007102:	2300      	movs	r3, #0
  str  r3, [r2], #4
10007104:	f842 3b04 	str.w	r3, [r2], #4

10007108 <LoopFillZerobss>:
  ldr  r3, = _ebss
10007108:	4b09      	ldr	r3, [pc, #36]	; (10007130 <LoopForever+0x16>)
  cmp  r2, r3
1000710a:	429a      	cmp	r2, r3
  bcc  FillZerobss
1000710c:	d3f9      	bcc.n	10007102 <FillZerobss>
  bl  SystemInit
1000710e:	f7fa f987 	bl	10001420 <SystemInit>
 bl __libc_init_array
10007112:	f7ff fa65 	bl	100065e0 <__libc_init_array>
  bl main
10007116:	f7f9 f8ff 	bl	10000318 <main>

1000711a <LoopForever>:
    b LoopForever
1000711a:	e7fe      	b.n	1000711a <LoopForever>
  ldr   sp, =_estack      /* set stack pointer */
1000711c:	10040000 	.word	0x10040000
  ldr  r3, =_sidata
10007120:	10007774 	.word	0x10007774
  ldr  r0, =_sdata
10007124:	10020000 	.word	0x10020000
  ldr  r3, =_edata
10007128:	10020130 	.word	0x10020130
  ldr  r2, =_sbss
1000712c:	100201bc 	.word	0x100201bc
  ldr  r3, = _ebss
10007130:	100210e8 	.word	0x100210e8
