Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Jul 30 11:40:46 2024
| Host              : Zakk_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file MPSQ_timing_summary_routed.rpt -pb MPSQ_timing_summary_routed.pb -rpx MPSQ_timing_summary_routed.rpx -warn_on_violation
| Design            : MPSQ
| Device            : xcvu19p-fsvb3824
| Speed File        : -1  PRODUCTION 1.30 11-11-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (106)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (106)
---------------------------------
 There are 106 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.258      -61.729                    771                48158        0.001        0.000                      0                48158        0.927        0.000                       0                 19666  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.258      -61.729                    771                48158        0.001        0.000                      0                48158        0.927        0.000                       0                 19666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          771  Failing Endpoints,  Worst Slack       -0.258ns,  Total Violation      -61.729ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.538ns (56.009%)  route 1.208ns (43.991%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 5.724 - 3.000 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.444ns, distribution 1.866ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.405ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.310     3.614    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     4.601 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=19, routed)          0.462     5.063    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X257Y512       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.127 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8__1/O
                         net (fo=1, routed)           0.011     5.138    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X257Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.376 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.404    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X257Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.477 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.209     5.686    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X257Y513       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.725 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2/O
                         net (fo=2, routed)           0.216     5.941    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2_n_14
    SLICE_X255Y512       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     6.039 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_230__1/O
                         net (fo=1, routed)           0.104     6.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_43
    SLICE_X253Y512       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.182 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.178     6.360    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.984     5.724    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.847     6.571    
                         clock uncertainty           -0.035     6.536    
    RAMB36_X5Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.434     6.102    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 1.538ns (56.050%)  route 1.206ns (43.950%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 5.724 - 3.000 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.444ns, distribution 1.866ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.405ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.310     3.614    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     4.601 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=19, routed)          0.462     5.063    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X257Y512       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.127 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8__1/O
                         net (fo=1, routed)           0.011     5.138    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X257Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.376 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.404    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X257Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.477 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.209     5.686    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X257Y513       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.725 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2/O
                         net (fo=2, routed)           0.216     5.941    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2_n_14
    SLICE_X255Y512       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     6.039 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_230__1/O
                         net (fo=1, routed)           0.104     6.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_43
    SLICE_X253Y512       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.182 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.176     6.358    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.984     5.724    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.847     6.571    
                         clock uncertainty           -0.035     6.536    
    RAMB36_X5Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.434     6.102    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.254ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/reg_571_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.929ns (31.206%)  route 2.048ns (68.794%))
  Logic Levels:           7  (CARRY8=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 5.421 - 3.000 ) 
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.444ns, distribution 1.624ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.405ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.068     3.372    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X298Y524       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/reg_571_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y524       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     3.468 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/reg_571_reg[0]/Q
                         net (fo=1, routed)           0.293     3.761    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/reg_571[0]
    SLICE_X297Y522       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.002 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264_reg[0]_i_33/CO[7]
                         net (fo=1, routed)           0.028     4.030    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264_reg[0]_i_33_n_14
    SLICE_X297Y523       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.053 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264_reg[0]_i_12/CO[7]
                         net (fo=1, routed)           0.028     4.081    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264_reg[0]_i_12_n_14
    SLICE_X297Y524       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.185 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.301     4.486    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_fu_580_p2[19]
    SLICE_X297Y520       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     4.634 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264[0]_i_10/O
                         net (fo=1, routed)           0.072     4.706    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264[0]_i_10_n_14
    SLICE_X297Y520       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     4.884 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264[0]_i_5/O
                         net (fo=1, routed)           0.262     5.146    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264[0]_i_5_n_14
    SLICE_X300Y524       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.246 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_70_reg_264[0]_i_2/O
                         net (fo=4, routed)           1.006     6.252    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/phitmp4_fu_814_p2
    SLICE_X349Y525       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     6.291 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276[0]_i_1/O
                         net (fo=1, routed)           0.058     6.349    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276[0]_i_1_n_14
    SLICE_X349Y525       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.681     5.421    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X349Y525       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276_reg[0]/C
                         clock pessimism              0.682     6.103    
                         clock uncertainty           -0.035     6.068    
    SLICE_X349Y525       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.095    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/empty_71_reg_276_reg[0]
  -------------------------------------------------------------------
                         required time                          6.095    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.538ns (56.152%)  route 1.201ns (43.848%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 5.724 - 3.000 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.444ns, distribution 1.866ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.405ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.310     3.614    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     4.601 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=19, routed)          0.462     5.063    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X257Y512       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.127 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8__1/O
                         net (fo=1, routed)           0.011     5.138    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X257Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.376 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.404    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X257Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.477 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.209     5.686    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X257Y513       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.725 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2/O
                         net (fo=2, routed)           0.216     5.941    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2_n_14
    SLICE_X255Y512       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     6.039 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_230__1/O
                         net (fo=1, routed)           0.104     6.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_43
    SLICE_X253Y512       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.182 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.171     6.353    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.984     5.724    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.847     6.571    
                         clock uncertainty           -0.035     6.536    
    RAMB36_X5Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[0])
                                                     -0.434     6.102    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.249ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.538ns (56.193%)  route 1.199ns (43.807%))
  Logic Levels:           6  (CARRY8=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 5.724 - 3.000 ) 
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.444ns, distribution 1.866ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.405ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.310     3.614    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y102        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.987     4.601 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=19, routed)          0.462     5.063    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DOUTBDOUT[2]
    SLICE_X257Y512       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     5.127 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/icmp_ln874_1_fu_499_p2_carry_i_8__1/O
                         net (fo=1, routed)           0.011     5.138    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0_0[0]
    SLICE_X257Y512       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.376 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.404    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X257Y513       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.477 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.209     5.686    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X257Y513       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.725 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2/O
                         net (fo=2, routed)           0.216     5.941    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__2_n_14
    SLICE_X255Y512       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     6.039 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_230__1/O
                         net (fo=1, routed)           0.104     6.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_43
    SLICE_X253Y512       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.182 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ram_reg_bram_0_i_78__1/O
                         net (fo=4, routed)           0.169     6.351    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEBWE[0]
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.984     5.724    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X5Y102        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.847     6.571    
                         clock uncertainty           -0.035     6.536    
    RAMB36_X5Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[2])
                                                     -0.434     6.102    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                 -0.249    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__10/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.089ns (32.219%)  route 2.291ns (67.781%))
  Logic Levels:           8  (CARRY8=6 LUT1=1 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 5.585 - 3.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.444ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.405ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.748     3.052    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0/CLK
    DSP48E2_X6Y228       DSP_OUTPUT                                   r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y228       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.268     3.320 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           1.017     4.337    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/buff0_reg__0_n_119
    SLICE_X351Y537       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     4.377 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311[15]_fret__23_i_34/O
                         net (fo=1, routed)           0.010     4.387    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311[15]_fret__23_i_34_n_14
    SLICE_X351Y537       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.620 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_19/CO[7]
                         net (fo=1, routed)           0.028     4.648    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_19_n_14
    SLICE_X351Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.671 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_10/CO[7]
                         net (fo=1, routed)           0.028     4.699    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_10_n_14
    SLICE_X351Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.796 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_9/O[1]
                         net (fo=1, routed)           1.102     5.898    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/p_0_in[1]
    SLICE_X299Y530       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     5.961 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311[15]_fret__23_i_8/O
                         net (fo=1, routed)           0.018     5.979    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311[15]_fret__23_i_8_n_14
    SLICE_X299Y530       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.217 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.245    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__23_i_1_n_14
    SLICE_X299Y531       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.268 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__15_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.296    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__15_i_1_n_14
    SLICE_X299Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     6.400 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/mul_35ns_33s_64_3_1_U4/MPSQ_mul_35ns_33s_64_3_1_Multiplier_1_U/trunc_ln1_reg_311_reg[15]_fret__7_i_1/O[3]
                         net (fo=1, routed)           0.032     6.432    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/sub_ln69_fu_247_p2[19]
    SLICE_X299Y532       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.845     5.585    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X299Y532       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__10/C
                         clock pessimism              0.607     6.192    
                         clock uncertainty           -0.035     6.157    
    SLICE_X299Y532       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     6.184    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__10
  -------------------------------------------------------------------
                         required time                          6.184    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/trunc_ln69_reg_1314_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.160ns (6.377%)  route 2.349ns (93.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 5.417 - 3.000 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.220ns (routing 0.444ns, distribution 1.776ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.405ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.220     3.524    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/ap_clk_IBUF_BUFG
    SLICE_X265Y518       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/trunc_ln69_reg_1314_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X265Y518       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     3.621 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/trunc_ln69_reg_1314_reg[18]/Q
                         net (fo=6, routed)           1.770     5.391    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_2[7]
    SLICE_X396Y517       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.454 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_28__0/O
                         net (fo=1, routed)           0.579     6.033    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/DINADIN[18]
    RAMB36_X7Y103        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DINADIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.677     5.417    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y103        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.685     6.102    
                         clock uncertainty           -0.035     6.067    
    RAMB36_X7Y103        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[18])
                                                     -0.279     5.788    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.969ns (32.528%)  route 2.010ns (67.472%))
  Logic Levels:           8  (CARRY8=5 LUT2=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 5.514 - 3.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.444ns, distribution 1.645ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.405ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.089     3.393    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X299Y530       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y530       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.488 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/Q
                         net (fo=2, routed)           0.413     3.901    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24_n_14
    SLICE_X298Y524       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.941 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_8/O
                         net (fo=1, routed)           0.010     3.951    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_8_n_14
    SLICE_X298Y524       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.184 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.212    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_1_n_14
    SLICE_X298Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.235 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.263    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X298Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.079     4.342 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.375     4.717    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_return[16]
    SLICE_X298Y519       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.864 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/icmp_ln886_5_reg_1643[0]_i_18/O
                         net (fo=3, routed)           0.232     5.096    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/icmp_ln886_5_reg_1643_reg[0]_0[0]
    SLICE_X298Y518       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.293 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7/CO[7]
                         net (fo=1, routed)           0.028     5.321    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7_n_14
    SLICE_X298Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     5.437 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3/CO[4]
                         net (fo=2, routed)           0.155     5.592    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__5_0[0]
    SLICE_X300Y519       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.631 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_1/O
                         net (fo=64, routed)          0.741     6.372    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[31]_2[0]
    SLICE_X341Y522       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.774     5.514    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X341Y522       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[3]/C
                         clock pessimism              0.691     6.205    
                         clock uncertainty           -0.035     6.169    
    SLICE_X341Y522       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     6.127    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[3]
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.969ns (32.539%)  route 2.009ns (67.461%))
  Logic Levels:           8  (CARRY8=5 LUT2=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.514ns = ( 5.514 - 3.000 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.089ns (routing 0.444ns, distribution 1.645ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.405ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.089     3.393    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/ap_clk_IBUF_BUFG
    SLICE_X299Y530       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y530       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.488 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24/Q
                         net (fo=2, routed)           0.413     3.901    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__24_n_14
    SLICE_X298Y524       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     3.941 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_8/O
                         net (fo=1, routed)           0.010     3.951    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571[7]_i_8_n_14
    SLICE_X298Y524       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     4.184 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.212    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[7]_i_1_n_14
    SLICE_X298Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.235 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.263    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[15]_i_1_n_14
    SLICE_X298Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.079     4.342 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/reg_571_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.375     4.717    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_return[16]
    SLICE_X298Y519       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.864 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/icmp_ln886_5_reg_1643[0]_i_18/O
                         net (fo=3, routed)           0.232     5.096    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/icmp_ln886_5_reg_1643_reg[0]_0[0]
    SLICE_X298Y518       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.293 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7/CO[7]
                         net (fo=1, routed)           0.028     5.321    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_7_n_14
    SLICE_X298Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     5.437 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895_reg[31]_i_3/CO[4]
                         net (fo=2, routed)           0.155     5.592    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/trunc_ln1_reg_311_reg[15]_fret__5_0[0]
    SLICE_X300Y519       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.631 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/horizontalOverlapBottom_V_1_reg_1895[31]_i_1/O
                         net (fo=64, routed)          0.740     6.371    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapBottom_V_1_reg_1895_reg[31]_2[0]
    SLICE_X341Y522       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.774     5.514    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/ap_clk_IBUF_BUFG
    SLICE_X341Y522       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[2]/C
                         clock pessimism              0.691     6.205    
                         clock uncertainty           -0.035     6.169    
    SLICE_X341Y522       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     6.126    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/horizontalOverlapTop_V_1_reg_1890_reg[2]
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 1.433ns (53.691%)  route 1.236ns (46.309%))
  Logic Levels:           6  (CARRY8=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 5.417 - 3.000 ) 
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.444ns, distribution 1.535ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.405ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.979     3.283    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y103        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y103        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.961     4.244 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=11, routed)          0.509     4.753    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/DOUTBDOUT[11]
    SLICE_X415Y514       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     4.816 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_i_5__0/O
                         net (fo=1, routed)           0.010     4.826    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_i_5__0_n_14
    SLICE_X415Y514       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     5.021 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry/CO[7]
                         net (fo=1, routed)           0.028     5.049    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry_n_14
    SLICE_X415Y515       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.073     5.122 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2_carry__0/CO[2]
                         net (fo=1, routed)           0.261     5.383    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/icmp_ln874_1_fu_499_p2
    SLICE_X417Y517       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     5.447 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__0/O
                         net (fo=2, routed)           0.054     5.501    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_367__0_n_14
    SLICE_X417Y517       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     5.540 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_227__0/O
                         net (fo=1, routed)           0.045     5.585    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_227__0_n_14
    SLICE_X417Y517       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     5.623 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_wedgePatch_init_fu_404/grp_get_acceptanceCorners_fu_249/ram_reg_bram_0_i_77__1/O
                         net (fo=4, routed)           0.329     5.952    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/WEA[0]
    RAMB36_X7Y103        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
    BA18                                              0.000     3.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     3.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     3.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     3.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.677     5.417    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ap_clk_IBUF_BUFG
    RAMB36_X7Y103        RAMB36E2                                     r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.760     6.177    
                         clock uncertainty           -0.035     6.142    
    RAMB36_X7Y103        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.434     5.708    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/NPpatches_parameters_V_U/MPSQ_makePatch_alignedToLine_NPpatches_parameters_V_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 -0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/select_ln1502_reg_887_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.170ns (57.432%)  route 0.126ns (42.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.562ns (routing 0.405ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.444ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.562     2.302    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X378Y557       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/select_ln1502_reg_887_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y557       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.372 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/select_ln1502_reg_887_reg[2]/Q
                         net (fo=3, routed)           0.098     2.470    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903_reg[10][2]
    SLICE_X380Y556       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.570 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[2]_i_1/O
                         net (fo=1, routed)           0.028     2.598    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_fu_625_p3[2]
    SLICE_X380Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.914     3.218    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X380Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[2]/C
                         clock pessimism             -0.674     2.544    
    SLICE_X380Y556       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     2.597    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.134ns (59.821%)  route 0.090ns (40.179%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.559ns (routing 0.405ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.444ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.559     2.299    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X381Y542       FDSE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X381Y542       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     2.369 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[18]/Q
                         net (fo=3, routed)           0.078     2.447    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg_n_14_[18]
    SLICE_X380Y542       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.064     2.511 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.012     2.523    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[23]_i_1_n_26
    SLICE_X380Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.838     3.142    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X380Y542       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[19]/C
                         clock pessimism             -0.674     2.468    
    SLICE_X380Y542       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     2.521    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.889%)  route 0.097ns (43.111%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.564ns (routing 0.405ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.444ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.564     2.304    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X382Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y540       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.374 f  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/Q
                         net (fo=4, routed)           0.074     2.448    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/tmp_12_cast_fu_1130_p3[3]
    SLICE_X380Y540       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.027     2.475 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627[7]_i_7/O
                         net (fo=1, routed)           0.011     2.486    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627[7]_i_7_n_14
    SLICE_X380Y540       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.031     2.517 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.012     2.529    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[7]_i_1_n_27
    SLICE_X380Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.839     3.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X380Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[2]/C
                         clock pessimism             -0.674     2.469    
    SLICE_X380Y540       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     2.522    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_get_index_from_z_fu_698/index_reg_106_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/zext_ln1120_reg_1610_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.070ns (28.000%)  route 0.180ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.607ns (routing 0.405ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.444ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.607     2.347    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_get_index_from_z_fu_698/ap_clk_IBUF_BUFG
    SLICE_X351Y552       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_get_index_from_z_fu_698/index_reg_106_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X351Y552       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.417 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_get_index_from_z_fu_698/index_reg_106_reg[3]/Q
                         net (fo=2, routed)           0.180     2.597    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/zext_ln1120_fu_753_p1[3]
    SLICE_X349Y546       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/zext_ln1120_reg_1610_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.906     3.210    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X349Y546       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/zext_ln1120_reg_1610_reg[3]/C
                         clock pessimism             -0.674     2.536    
    SLICE_X349Y546       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.589    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/zext_ln1120_reg_1610_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/start_index_reg_859_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.131ns (55.042%)  route 0.107ns (44.958%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.557ns (routing 0.405ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.444ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.557     2.297    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X378Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/start_index_reg_859_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X378Y556       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.367 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/start_index_reg_859_reg[8]/Q
                         net (fo=7, routed)           0.079     2.446    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/start_index_reg_859_reg[29]_0[8]
    SLICE_X379Y557       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.027     2.473 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898[15]_i_8/O
                         net (fo=1, routed)           0.016     2.489    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898[15]_i_8_n_14
    SLICE_X379Y557       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.034     2.523 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.012     2.535    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_fu_547_p2[9]
    SLICE_X379Y557       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.843     3.147    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X379Y557       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898_reg[9]/C
                         clock pessimism             -0.674     2.473    
    SLICE_X379Y557       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.053     2.526    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/add_ln1568_reg_898_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.134ns (58.515%)  route 0.095ns (41.485%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.564ns (routing 0.405ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.444ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.564     2.304    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X382Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X382Y540       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     2.374 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/select_ln1162_reg_1736_reg[2]/Q
                         net (fo=4, routed)           0.083     2.457    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/tmp_12_cast_fu_1130_p3[3]
    SLICE_X380Y540       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.064     2.521 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.012     2.533    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[7]_i_1_n_26
    SLICE_X380Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.839     3.143    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X380Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[3]/C
                         clock pessimism             -0.674     2.469    
    SLICE_X380Y540       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     2.522    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/current_z_top_index_0_reg_627_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln46_reg_622_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.073ns (28.740%)  route 0.181ns (71.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.694ns
  Clock Net Delay (Source):      1.845ns (routing 0.405ns, distribution 1.440ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.444ns, distribution 1.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.845     2.585    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/ap_clk_IBUF_BUFG
    SLICE_X297Y498       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln46_reg_622_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y498       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.658 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/sext_ln46_reg_622_reg[9]/Q
                         net (fo=2, routed)           0.181     2.839    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/sext_ln46_reg_622[9]
    SLICE_X296Y496       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.159     3.463    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/ap_clk_IBUF_BUFG
    SLICE_X296Y496       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_reg[9]/C
                         clock pessimism             -0.694     2.769    
    SLICE_X296Y496       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     2.824    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_wedgePatch_init_fu_404/grp_getParallelograms_fu_239/grp_straightLineProjectorFromLayerIJtoK_fu_215/z_i_read_reg_263_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/lhs_2_reg_1941_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_reg_1957_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.168ns (64.865%)  route 0.091ns (35.135%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Net Delay (Source):      1.835ns (routing 0.405ns, distribution 1.430ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.444ns, distribution 1.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.835     2.575    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X310Y539       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/lhs_2_reg_1941_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X310Y539       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.645 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/lhs_2_reg_1941_reg[3]/Q
                         net (fo=3, routed)           0.080     2.725    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/lhs_2_reg_1941_reg[31]_0[3]
    SLICE_X308Y540       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.098     2.823 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_reg_1957_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.011     2.834    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_fu_1224_p2[4]
    SLICE_X308Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_reg_1957_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       2.069     3.373    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ap_clk_IBUF_BUFG
    SLICE_X308Y540       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_reg_1957_reg[4]/C
                         clock pessimism             -0.607     2.766    
    SLICE_X308Y540       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.819    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/ret_3_reg_1957_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/left_bound_write_assign_reg_88_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.126ns (38.650%)  route 0.200ns (61.350%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.547ns (routing 0.405ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.444ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.547     2.287    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X381Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/left_bound_write_assign_reg_88_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X381Y556       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     2.359 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/left_bound_write_assign_reg_88_reg[6]/Q
                         net (fo=3, routed)           0.074     2.433    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/grp_mSP_findLRBounds_fu_282_ap_return_0[6]
    SLICE_X380Y555       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.027     2.460 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[6]_i_2/O
                         net (fo=1, routed)           0.099     2.559    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/select_ln1589_fu_617_p3[6]
    SLICE_X380Y556       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.027     2.586 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/temp_start_reg_903[6]_i_1/O
                         net (fo=1, routed)           0.027     2.613    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_fu_625_p3[6]
    SLICE_X380Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.914     3.218    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/ap_clk_IBUF_BUFG
    SLICE_X380Y556       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]/C
                         clock pessimism             -0.674     2.544    
    SLICE_X380Y556       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     2.597    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makeThirdPatch_fu_481/grp_makePatch_alignedToLine_fu_494/grp_makeSuperPoint_alignedToLine11_fu_414/temp_start_reg_903_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_1_reg_315_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_reg_124_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.070ns (38.462%)  route 0.112ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Net Delay (Source):      1.594ns (routing 0.405ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.444ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.541     0.541 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.541 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.716    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.740 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.594     2.334    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X363Y559       FDRE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_1_reg_315_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X363Y559       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     2.404 r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_1_reg_315_reg[25]/Q
                         net (fo=3, routed)           0.112     2.516    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_1_reg_315[25]
    SLICE_X362Y557       FDSE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_reg_124_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BA18                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.065     1.065 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.065    ap_clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.065 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.276    ap_clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.304 r  ap_clk_IBUF_BUFG_inst/O
    X7Y9 (CLOCK_ROOT)    net (fo=20037, routed)       1.815     3.119    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/ap_clk_IBUF_BUFG
    SLICE_X362Y557       FDSE                                         r  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_reg_124_reg[25]/C
                         clock pessimism             -0.674     2.445    
    SLICE_X362Y557       FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.500    grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/grp_mSP_findLRBounds_fu_282/lbVal_reg_124_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y113   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y114   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y110   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y111   GDarrayDecoded_V_U/MPSQ_GDarrayDecoded_V_ram_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X5Y225   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X5Y225   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_makePatch_alignedToLine_fu_541/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y216   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB18_X7Y216   grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_solveComplmentaryPatch_fu_508/grp_makePatch_alignedToLine_fu_649/grp_makeSuperPoint_alignedToLine11_fu_414/row_list_V_U/MPSQ_makeSuperPoint_alignedToLine11_row_list_V_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y103   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         3.000       1.261      RAMB36_X5Y103   patches_parameters_V_U/MPSQ_patches_parameters_V_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[23]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y527  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         1.500       0.927      SLICE_X303Y522  grp_solveNextColumn_fu_336/grp_solveNextPatchPair_fu_190/grp_straightLineProjectorFromLayerIJtoK_fu_1464/z_i_read_reg_263_pp0_iter4_reg_reg[3]_srl3/CLK



