###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       119515   # Number of WRITE/WRITEP commands
num_reads_done                 =       454921   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       362587   # Number of read row buffer hits
num_read_cmds                  =       454921   # Number of READ/READP commands
num_writes_done                =       119515   # Number of read requests issued
num_write_row_hits             =        92539   # Number of write row buffer hits
num_act_cmds                   =       119694   # Number of ACT commands
num_pre_cmds                   =       119662   # Number of PRE commands
num_ondemand_pres              =        96673   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9366088   # Cyles of rank active rank.0
rank_active_cycles.1           =      9030292   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       633912   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       969708   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       532213   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4055   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2090   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3582   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1326   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          781   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1289   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2502   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          917   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23409   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          334   # Write cmd latency (cycles)
write_latency[40-59]           =          686   # Write cmd latency (cycles)
write_latency[60-79]           =         1431   # Write cmd latency (cycles)
write_latency[80-99]           =         2806   # Write cmd latency (cycles)
write_latency[100-119]         =         3979   # Write cmd latency (cycles)
write_latency[120-139]         =         5525   # Write cmd latency (cycles)
write_latency[140-159]         =         7236   # Write cmd latency (cycles)
write_latency[160-179]         =         7496   # Write cmd latency (cycles)
write_latency[180-199]         =         7688   # Write cmd latency (cycles)
write_latency[200-]            =        82319   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       212534   # Read request latency (cycles)
read_latency[40-59]            =        66545   # Read request latency (cycles)
read_latency[60-79]            =        63998   # Read request latency (cycles)
read_latency[80-99]            =        20903   # Read request latency (cycles)
read_latency[100-119]          =        15002   # Read request latency (cycles)
read_latency[120-139]          =        12824   # Read request latency (cycles)
read_latency[140-159]          =         6930   # Read request latency (cycles)
read_latency[160-179]          =         5279   # Read request latency (cycles)
read_latency[180-199]          =         4320   # Read request latency (cycles)
read_latency[200-]             =        46586   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.96619e+08   # Write energy
read_energy                    =  1.83424e+09   # Read energy
act_energy                     =  3.27483e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04278e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.6546e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84444e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6349e+09   # Active standby energy rank.1
average_read_latency           =      93.9811   # Average read request latency (cycles)
average_interarrival           =      17.4079   # Average request interarrival latency (cycles)
total_energy                   =  1.57121e+10   # Total energy (pJ)
average_power                  =      1571.21   # Average power (mW)
average_bandwidth              =      4.90185   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       121656   # Number of WRITE/WRITEP commands
num_reads_done                 =       451243   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       351903   # Number of read row buffer hits
num_read_cmds                  =       451245   # Number of READ/READP commands
num_writes_done                =       121656   # Number of read requests issued
num_write_row_hits             =        94091   # Number of write row buffer hits
num_act_cmds                   =       127337   # Number of ACT commands
num_pre_cmds                   =       127309   # Number of PRE commands
num_ondemand_pres              =       105573   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9218162   # Cyles of rank active rank.0
rank_active_cycles.1           =      9156597   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       781838   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       843403   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       530517   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4327   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1995   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3627   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1316   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          774   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1273   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2524   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2286   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          943   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23319   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          298   # Write cmd latency (cycles)
write_latency[40-59]           =          603   # Write cmd latency (cycles)
write_latency[60-79]           =         1173   # Write cmd latency (cycles)
write_latency[80-99]           =         2495   # Write cmd latency (cycles)
write_latency[100-119]         =         3754   # Write cmd latency (cycles)
write_latency[120-139]         =         5386   # Write cmd latency (cycles)
write_latency[140-159]         =         6804   # Write cmd latency (cycles)
write_latency[160-179]         =         7354   # Write cmd latency (cycles)
write_latency[180-199]         =         7577   # Write cmd latency (cycles)
write_latency[200-]            =        86203   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       207874   # Read request latency (cycles)
read_latency[40-59]            =        63708   # Read request latency (cycles)
read_latency[60-79]            =        68446   # Read request latency (cycles)
read_latency[80-99]            =        21252   # Read request latency (cycles)
read_latency[100-119]          =        16066   # Read request latency (cycles)
read_latency[120-139]          =        13550   # Read request latency (cycles)
read_latency[140-159]          =         6756   # Read request latency (cycles)
read_latency[160-179]          =         5292   # Read request latency (cycles)
read_latency[180-199]          =         4410   # Read request latency (cycles)
read_latency[200-]             =        43889   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.07307e+08   # Write energy
read_energy                    =  1.81942e+09   # Read energy
act_energy                     =  3.48394e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.75282e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04833e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75213e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71372e+09   # Active standby energy rank.1
average_read_latency           =      91.0086   # Average read request latency (cycles)
average_interarrival           =      17.4546   # Average request interarrival latency (cycles)
total_energy                   =  1.57257e+10   # Total energy (pJ)
average_power                  =      1572.57   # Average power (mW)
average_bandwidth              =      4.88874   # Average bandwidth
