
stepMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e24  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c70  08012028  08012028  00013028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012c98  08012c98  000144b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012c98  08012c98  00013c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012ca0  08012ca0  000144b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012ca0  08012ca0  00013ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012ca4  08012ca4  00013ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004b0  20000000  08012ca8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010cc  200004b0  08013158  000144b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000157c  08013158  0001457c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000144b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000205dd  00000000  00000000  000144de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005074  00000000  00000000  00034abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa8  00000000  00000000  00039b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ee  00000000  00000000  0003b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002de11  00000000  00000000  0003cac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025b3c  00000000  00000000  0006a8d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a33a  00000000  00000000  00090413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019a74d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082bc  00000000  00000000  0019a790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001a2a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200004b0 	.word	0x200004b0
 800021c:	00000000 	.word	0x00000000
 8000220:	0801200c 	.word	0x0801200c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200004b4 	.word	0x200004b4
 800023c:	0801200c 	.word	0x0801200c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9c0 	b.w	8000a20 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	468e      	mov	lr, r1
 8000730:	4604      	mov	r4, r0
 8000732:	4688      	mov	r8, r1
 8000734:	2b00      	cmp	r3, #0
 8000736:	d14a      	bne.n	80007ce <__udivmoddi4+0xa6>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d962      	bls.n	8000804 <__udivmoddi4+0xdc>
 800073e:	fab2 f682 	clz	r6, r2
 8000742:	b14e      	cbz	r6, 8000758 <__udivmoddi4+0x30>
 8000744:	f1c6 0320 	rsb	r3, r6, #32
 8000748:	fa01 f806 	lsl.w	r8, r1, r6
 800074c:	fa20 f303 	lsr.w	r3, r0, r3
 8000750:	40b7      	lsls	r7, r6
 8000752:	ea43 0808 	orr.w	r8, r3, r8
 8000756:	40b4      	lsls	r4, r6
 8000758:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800075c:	fa1f fc87 	uxth.w	ip, r7
 8000760:	fbb8 f1fe 	udiv	r1, r8, lr
 8000764:	0c23      	lsrs	r3, r4, #16
 8000766:	fb0e 8811 	mls	r8, lr, r1, r8
 800076a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800076e:	fb01 f20c 	mul.w	r2, r1, ip
 8000772:	429a      	cmp	r2, r3
 8000774:	d909      	bls.n	800078a <__udivmoddi4+0x62>
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	f101 30ff 	add.w	r0, r1, #4294967295
 800077c:	f080 80ea 	bcs.w	8000954 <__udivmoddi4+0x22c>
 8000780:	429a      	cmp	r2, r3
 8000782:	f240 80e7 	bls.w	8000954 <__udivmoddi4+0x22c>
 8000786:	3902      	subs	r1, #2
 8000788:	443b      	add	r3, r7
 800078a:	1a9a      	subs	r2, r3, r2
 800078c:	b2a3      	uxth	r3, r4
 800078e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000792:	fb0e 2210 	mls	r2, lr, r0, r2
 8000796:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800079a:	fb00 fc0c 	mul.w	ip, r0, ip
 800079e:	459c      	cmp	ip, r3
 80007a0:	d909      	bls.n	80007b6 <__udivmoddi4+0x8e>
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007a8:	f080 80d6 	bcs.w	8000958 <__udivmoddi4+0x230>
 80007ac:	459c      	cmp	ip, r3
 80007ae:	f240 80d3 	bls.w	8000958 <__udivmoddi4+0x230>
 80007b2:	443b      	add	r3, r7
 80007b4:	3802      	subs	r0, #2
 80007b6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ba:	eba3 030c 	sub.w	r3, r3, ip
 80007be:	2100      	movs	r1, #0
 80007c0:	b11d      	cbz	r5, 80007ca <__udivmoddi4+0xa2>
 80007c2:	40f3      	lsrs	r3, r6
 80007c4:	2200      	movs	r2, #0
 80007c6:	e9c5 3200 	strd	r3, r2, [r5]
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	428b      	cmp	r3, r1
 80007d0:	d905      	bls.n	80007de <__udivmoddi4+0xb6>
 80007d2:	b10d      	cbz	r5, 80007d8 <__udivmoddi4+0xb0>
 80007d4:	e9c5 0100 	strd	r0, r1, [r5]
 80007d8:	2100      	movs	r1, #0
 80007da:	4608      	mov	r0, r1
 80007dc:	e7f5      	b.n	80007ca <__udivmoddi4+0xa2>
 80007de:	fab3 f183 	clz	r1, r3
 80007e2:	2900      	cmp	r1, #0
 80007e4:	d146      	bne.n	8000874 <__udivmoddi4+0x14c>
 80007e6:	4573      	cmp	r3, lr
 80007e8:	d302      	bcc.n	80007f0 <__udivmoddi4+0xc8>
 80007ea:	4282      	cmp	r2, r0
 80007ec:	f200 8105 	bhi.w	80009fa <__udivmoddi4+0x2d2>
 80007f0:	1a84      	subs	r4, r0, r2
 80007f2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007f6:	2001      	movs	r0, #1
 80007f8:	4690      	mov	r8, r2
 80007fa:	2d00      	cmp	r5, #0
 80007fc:	d0e5      	beq.n	80007ca <__udivmoddi4+0xa2>
 80007fe:	e9c5 4800 	strd	r4, r8, [r5]
 8000802:	e7e2      	b.n	80007ca <__udivmoddi4+0xa2>
 8000804:	2a00      	cmp	r2, #0
 8000806:	f000 8090 	beq.w	800092a <__udivmoddi4+0x202>
 800080a:	fab2 f682 	clz	r6, r2
 800080e:	2e00      	cmp	r6, #0
 8000810:	f040 80a4 	bne.w	800095c <__udivmoddi4+0x234>
 8000814:	1a8a      	subs	r2, r1, r2
 8000816:	0c03      	lsrs	r3, r0, #16
 8000818:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800081c:	b280      	uxth	r0, r0
 800081e:	b2bc      	uxth	r4, r7
 8000820:	2101      	movs	r1, #1
 8000822:	fbb2 fcfe 	udiv	ip, r2, lr
 8000826:	fb0e 221c 	mls	r2, lr, ip, r2
 800082a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800082e:	fb04 f20c 	mul.w	r2, r4, ip
 8000832:	429a      	cmp	r2, r3
 8000834:	d907      	bls.n	8000846 <__udivmoddi4+0x11e>
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	f10c 38ff 	add.w	r8, ip, #4294967295
 800083c:	d202      	bcs.n	8000844 <__udivmoddi4+0x11c>
 800083e:	429a      	cmp	r2, r3
 8000840:	f200 80e0 	bhi.w	8000a04 <__udivmoddi4+0x2dc>
 8000844:	46c4      	mov	ip, r8
 8000846:	1a9b      	subs	r3, r3, r2
 8000848:	fbb3 f2fe 	udiv	r2, r3, lr
 800084c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000850:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000854:	fb02 f404 	mul.w	r4, r2, r4
 8000858:	429c      	cmp	r4, r3
 800085a:	d907      	bls.n	800086c <__udivmoddi4+0x144>
 800085c:	18fb      	adds	r3, r7, r3
 800085e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000862:	d202      	bcs.n	800086a <__udivmoddi4+0x142>
 8000864:	429c      	cmp	r4, r3
 8000866:	f200 80ca 	bhi.w	80009fe <__udivmoddi4+0x2d6>
 800086a:	4602      	mov	r2, r0
 800086c:	1b1b      	subs	r3, r3, r4
 800086e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000872:	e7a5      	b.n	80007c0 <__udivmoddi4+0x98>
 8000874:	f1c1 0620 	rsb	r6, r1, #32
 8000878:	408b      	lsls	r3, r1
 800087a:	fa22 f706 	lsr.w	r7, r2, r6
 800087e:	431f      	orrs	r7, r3
 8000880:	fa0e f401 	lsl.w	r4, lr, r1
 8000884:	fa20 f306 	lsr.w	r3, r0, r6
 8000888:	fa2e fe06 	lsr.w	lr, lr, r6
 800088c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000890:	4323      	orrs	r3, r4
 8000892:	fa00 f801 	lsl.w	r8, r0, r1
 8000896:	fa1f fc87 	uxth.w	ip, r7
 800089a:	fbbe f0f9 	udiv	r0, lr, r9
 800089e:	0c1c      	lsrs	r4, r3, #16
 80008a0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008a4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008a8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008ac:	45a6      	cmp	lr, r4
 80008ae:	fa02 f201 	lsl.w	r2, r2, r1
 80008b2:	d909      	bls.n	80008c8 <__udivmoddi4+0x1a0>
 80008b4:	193c      	adds	r4, r7, r4
 80008b6:	f100 3aff 	add.w	sl, r0, #4294967295
 80008ba:	f080 809c 	bcs.w	80009f6 <__udivmoddi4+0x2ce>
 80008be:	45a6      	cmp	lr, r4
 80008c0:	f240 8099 	bls.w	80009f6 <__udivmoddi4+0x2ce>
 80008c4:	3802      	subs	r0, #2
 80008c6:	443c      	add	r4, r7
 80008c8:	eba4 040e 	sub.w	r4, r4, lr
 80008cc:	fa1f fe83 	uxth.w	lr, r3
 80008d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008d4:	fb09 4413 	mls	r4, r9, r3, r4
 80008d8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008dc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008e0:	45a4      	cmp	ip, r4
 80008e2:	d908      	bls.n	80008f6 <__udivmoddi4+0x1ce>
 80008e4:	193c      	adds	r4, r7, r4
 80008e6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ea:	f080 8082 	bcs.w	80009f2 <__udivmoddi4+0x2ca>
 80008ee:	45a4      	cmp	ip, r4
 80008f0:	d97f      	bls.n	80009f2 <__udivmoddi4+0x2ca>
 80008f2:	3b02      	subs	r3, #2
 80008f4:	443c      	add	r4, r7
 80008f6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008fa:	eba4 040c 	sub.w	r4, r4, ip
 80008fe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000902:	4564      	cmp	r4, ip
 8000904:	4673      	mov	r3, lr
 8000906:	46e1      	mov	r9, ip
 8000908:	d362      	bcc.n	80009d0 <__udivmoddi4+0x2a8>
 800090a:	d05f      	beq.n	80009cc <__udivmoddi4+0x2a4>
 800090c:	b15d      	cbz	r5, 8000926 <__udivmoddi4+0x1fe>
 800090e:	ebb8 0203 	subs.w	r2, r8, r3
 8000912:	eb64 0409 	sbc.w	r4, r4, r9
 8000916:	fa04 f606 	lsl.w	r6, r4, r6
 800091a:	fa22 f301 	lsr.w	r3, r2, r1
 800091e:	431e      	orrs	r6, r3
 8000920:	40cc      	lsrs	r4, r1
 8000922:	e9c5 6400 	strd	r6, r4, [r5]
 8000926:	2100      	movs	r1, #0
 8000928:	e74f      	b.n	80007ca <__udivmoddi4+0xa2>
 800092a:	fbb1 fcf2 	udiv	ip, r1, r2
 800092e:	0c01      	lsrs	r1, r0, #16
 8000930:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000934:	b280      	uxth	r0, r0
 8000936:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800093a:	463b      	mov	r3, r7
 800093c:	4638      	mov	r0, r7
 800093e:	463c      	mov	r4, r7
 8000940:	46b8      	mov	r8, r7
 8000942:	46be      	mov	lr, r7
 8000944:	2620      	movs	r6, #32
 8000946:	fbb1 f1f7 	udiv	r1, r1, r7
 800094a:	eba2 0208 	sub.w	r2, r2, r8
 800094e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000952:	e766      	b.n	8000822 <__udivmoddi4+0xfa>
 8000954:	4601      	mov	r1, r0
 8000956:	e718      	b.n	800078a <__udivmoddi4+0x62>
 8000958:	4610      	mov	r0, r2
 800095a:	e72c      	b.n	80007b6 <__udivmoddi4+0x8e>
 800095c:	f1c6 0220 	rsb	r2, r6, #32
 8000960:	fa2e f302 	lsr.w	r3, lr, r2
 8000964:	40b7      	lsls	r7, r6
 8000966:	40b1      	lsls	r1, r6
 8000968:	fa20 f202 	lsr.w	r2, r0, r2
 800096c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000970:	430a      	orrs	r2, r1
 8000972:	fbb3 f8fe 	udiv	r8, r3, lr
 8000976:	b2bc      	uxth	r4, r7
 8000978:	fb0e 3318 	mls	r3, lr, r8, r3
 800097c:	0c11      	lsrs	r1, r2, #16
 800097e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000982:	fb08 f904 	mul.w	r9, r8, r4
 8000986:	40b0      	lsls	r0, r6
 8000988:	4589      	cmp	r9, r1
 800098a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800098e:	b280      	uxth	r0, r0
 8000990:	d93e      	bls.n	8000a10 <__udivmoddi4+0x2e8>
 8000992:	1879      	adds	r1, r7, r1
 8000994:	f108 3cff 	add.w	ip, r8, #4294967295
 8000998:	d201      	bcs.n	800099e <__udivmoddi4+0x276>
 800099a:	4589      	cmp	r9, r1
 800099c:	d81f      	bhi.n	80009de <__udivmoddi4+0x2b6>
 800099e:	eba1 0109 	sub.w	r1, r1, r9
 80009a2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009a6:	fb09 f804 	mul.w	r8, r9, r4
 80009aa:	fb0e 1119 	mls	r1, lr, r9, r1
 80009ae:	b292      	uxth	r2, r2
 80009b0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009b4:	4542      	cmp	r2, r8
 80009b6:	d229      	bcs.n	8000a0c <__udivmoddi4+0x2e4>
 80009b8:	18ba      	adds	r2, r7, r2
 80009ba:	f109 31ff 	add.w	r1, r9, #4294967295
 80009be:	d2c4      	bcs.n	800094a <__udivmoddi4+0x222>
 80009c0:	4542      	cmp	r2, r8
 80009c2:	d2c2      	bcs.n	800094a <__udivmoddi4+0x222>
 80009c4:	f1a9 0102 	sub.w	r1, r9, #2
 80009c8:	443a      	add	r2, r7
 80009ca:	e7be      	b.n	800094a <__udivmoddi4+0x222>
 80009cc:	45f0      	cmp	r8, lr
 80009ce:	d29d      	bcs.n	800090c <__udivmoddi4+0x1e4>
 80009d0:	ebbe 0302 	subs.w	r3, lr, r2
 80009d4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009d8:	3801      	subs	r0, #1
 80009da:	46e1      	mov	r9, ip
 80009dc:	e796      	b.n	800090c <__udivmoddi4+0x1e4>
 80009de:	eba7 0909 	sub.w	r9, r7, r9
 80009e2:	4449      	add	r1, r9
 80009e4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009e8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ec:	fb09 f804 	mul.w	r8, r9, r4
 80009f0:	e7db      	b.n	80009aa <__udivmoddi4+0x282>
 80009f2:	4673      	mov	r3, lr
 80009f4:	e77f      	b.n	80008f6 <__udivmoddi4+0x1ce>
 80009f6:	4650      	mov	r0, sl
 80009f8:	e766      	b.n	80008c8 <__udivmoddi4+0x1a0>
 80009fa:	4608      	mov	r0, r1
 80009fc:	e6fd      	b.n	80007fa <__udivmoddi4+0xd2>
 80009fe:	443b      	add	r3, r7
 8000a00:	3a02      	subs	r2, #2
 8000a02:	e733      	b.n	800086c <__udivmoddi4+0x144>
 8000a04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a08:	443b      	add	r3, r7
 8000a0a:	e71c      	b.n	8000846 <__udivmoddi4+0x11e>
 8000a0c:	4649      	mov	r1, r9
 8000a0e:	e79c      	b.n	800094a <__udivmoddi4+0x222>
 8000a10:	eba1 0109 	sub.w	r1, r1, r9
 8000a14:	46c4      	mov	ip, r8
 8000a16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a1a:	fb09 f804 	mul.w	r8, r9, r4
 8000a1e:	e7c4      	b.n	80009aa <__udivmoddi4+0x282>

08000a20 <__aeabi_idiv0>:
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <uartPrint_raw>:
/* ====== ใช้ UART3 ตามตัวอย่าง; ปรับเป็น UART ของคุณได้ ====== */
extern UART_HandleTypeDef huart3;

extern UART_HandleTypeDef huart2;
/* ====== พิมพ์ออก UART: แปลง \n -> \r\n ตามที่ผู้ใช้กำหนด ====== */
void uartPrint_raw(const char *msg) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  while (*msg) {
 8000a2c:	e019      	b.n	8000a62 <uartPrint_raw+0x3e>
    if (*msg == '\n') {
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b0a      	cmp	r3, #10
 8000a34:	d10b      	bne.n	8000a4e <uartPrint_raw+0x2a>
      const uint8_t crlf[2] = {'\r','\n'};
 8000a36:	f640 230d 	movw	r3, #2573	@ 0xa0d
 8000a3a:	81bb      	strh	r3, [r7, #12]
      HAL_UART_Transmit(&huart3, (uint8_t*)crlf, 2, HAL_MAX_DELAY);
 8000a3c:	f107 010c 	add.w	r1, r7, #12
 8000a40:	f04f 33ff 	mov.w	r3, #4294967295
 8000a44:	2202      	movs	r2, #2
 8000a46:	480b      	ldr	r0, [pc, #44]	@ (8000a74 <uartPrint_raw+0x50>)
 8000a48:	f00b fc12 	bl	800c270 <HAL_UART_Transmit>
 8000a4c:	e006      	b.n	8000a5c <uartPrint_raw+0x38>
    } else {
      HAL_UART_Transmit(&huart3, (uint8_t*)msg, 1, HAL_MAX_DELAY);
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	2201      	movs	r2, #1
 8000a54:	6879      	ldr	r1, [r7, #4]
 8000a56:	4807      	ldr	r0, [pc, #28]	@ (8000a74 <uartPrint_raw+0x50>)
 8000a58:	f00b fc0a 	bl	800c270 <HAL_UART_Transmit>
    }
    msg++;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	607b      	str	r3, [r7, #4]
  while (*msg) {
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1e1      	bne.n	8000a2e <uartPrint_raw+0xa>
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000ec4 	.word	0x20000ec4

08000a78 <uartPrintf>:
    msg++;
  }
}

/* helper เล็ก ๆ สำหรับ printf-style */
void uartPrintf(const char *fmt, ...) {
 8000a78:	b40f      	push	{r0, r1, r2, r3}
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b0c2      	sub	sp, #264	@ 0x108
 8000a7e:	af00      	add	r7, sp, #0
  char buf[256];
  va_list ap;
  va_start(ap, fmt);
 8000a80:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000a88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000a8c:	601a      	str	r2, [r3, #0]
  vsnprintf(buf, sizeof(buf), fmt, ap);
 8000a8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000a92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000a96:	f107 0008 	add.w	r0, r7, #8
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000aa0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000aa4:	f00d ff3c 	bl	800e920 <vsniprintf>
  va_end(ap);
//  uartPrint_raw(buf);
}
 8000aa8:	bf00      	nop
 8000aaa:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <myrand>:
extern char mov[5];

int r;

/* ===== RNG เดิม ===== */
unsigned short myrand(void) {
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
  unsigned short rr = (unsigned short)(seed % MYRAND_MAX);
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <myrand+0x40>)
 8000ac0:	6819      	ldr	r1, [r3, #0]
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <myrand+0x44>)
 8000ac4:	fba3 2301 	umull	r2, r3, r3, r1
 8000ac8:	0bda      	lsrs	r2, r3, #15
 8000aca:	4613      	mov	r3, r2
 8000acc:	041b      	lsls	r3, r3, #16
 8000ace:	1a9b      	subs	r3, r3, r2
 8000ad0:	1aca      	subs	r2, r1, r3
 8000ad2:	4613      	mov	r3, r2
 8000ad4:	80fb      	strh	r3, [r7, #6]
  return rr = ((rr << 11) + (rr << 7) + rr) >> 1;
 8000ad6:	88fb      	ldrh	r3, [r7, #6]
 8000ad8:	02da      	lsls	r2, r3, #11
 8000ada:	88fb      	ldrh	r3, [r7, #6]
 8000adc:	01db      	lsls	r3, r3, #7
 8000ade:	441a      	add	r2, r3
 8000ae0:	88fb      	ldrh	r3, [r7, #6]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	105b      	asrs	r3, r3, #1
 8000ae6:	80fb      	strh	r3, [r7, #6]
 8000ae8:	88fb      	ldrh	r3, [r7, #6]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000568 	.word	0x20000568
 8000afc:	80008001 	.word	0x80008001

08000b00 <D>:
void bkp(void);
void serialBoard(void);
short D(short q, short l, short e, unsigned char E, unsigned char z, unsigned char n);

/* ===== Recursive minimax (คงโค้ด/ตรรกะเดิมทุกบรรทัด) ===== */
short D(short q, short l, short e, unsigned char E, unsigned char z, unsigned char n) {
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b08d      	sub	sp, #52	@ 0x34
 8000b04:	af02      	add	r7, sp, #8
 8000b06:	4604      	mov	r4, r0
 8000b08:	4608      	mov	r0, r1
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4623      	mov	r3, r4
 8000b10:	80fb      	strh	r3, [r7, #6]
 8000b12:	4603      	mov	r3, r0
 8000b14:	80bb      	strh	r3, [r7, #4]
 8000b16:	460b      	mov	r3, r1
 8000b18:	807b      	strh	r3, [r7, #2]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	707b      	strb	r3, [r7, #1]
  short m, v, i, P, V, s;
  unsigned char t, p, u, x, y, X, Y, H, B, j, d, h, F, G, C;
  signed char r_;
  if (++Z > 30) {                                   /* stack underrun check */
 8000b1e:	4b9d      	ldr	r3, [pc, #628]	@ (8000d94 <D+0x294>)
 8000b20:	f993 3000 	ldrsb.w	r3, [r3]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	3301      	adds	r3, #1
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	b25a      	sxtb	r2, r3
 8000b2c:	4b99      	ldr	r3, [pc, #612]	@ (8000d94 <D+0x294>)
 8000b2e:	701a      	strb	r2, [r3, #0]
 8000b30:	4b98      	ldr	r3, [pc, #608]	@ (8000d94 <D+0x294>)
 8000b32:	f993 3000 	ldrsb.w	r3, [r3]
 8000b36:	2b1e      	cmp	r3, #30
 8000b38:	dd0c      	ble.n	8000b54 <D+0x54>
    --Z; return e;
 8000b3a:	4b96      	ldr	r3, [pc, #600]	@ (8000d94 <D+0x294>)
 8000b3c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	3b01      	subs	r3, #1
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	b25a      	sxtb	r2, r3
 8000b48:	4b92      	ldr	r3, [pc, #584]	@ (8000d94 <D+0x294>)
 8000b4a:	701a      	strb	r2, [r3, #0]
 8000b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b50:	f000 bcb6 	b.w	80014c0 <D+0x9c0>
  }
  q--;                                          /* adj. window: delay bonus */
 8000b54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	80fb      	strh	r3, [r7, #6]
  k ^= 24;                                      /* change sides             */
 8000b60:	4b8d      	ldr	r3, [pc, #564]	@ (8000d98 <D+0x298>)
 8000b62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b66:	f083 0318 	eor.w	r3, r3, #24
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	4b8a      	ldr	r3, [pc, #552]	@ (8000d98 <D+0x298>)
 8000b6e:	801a      	strh	r2, [r3, #0]
  d = Y = 0;                                    /* start iter. from scratch */
 8000b70:	2300      	movs	r3, #0
 8000b72:	777b      	strb	r3, [r7, #29]
 8000b74:	7f7b      	ldrb	r3, [r7, #29]
 8000b76:	76bb      	strb	r3, [r7, #26]
  X = myrand() & ~M;                            /* start at random field    */
 8000b78:	f7ff ff9e 	bl	8000ab8 <myrand>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	f003 0377 	and.w	r3, r3, #119	@ 0x77
 8000b84:	77bb      	strb	r3, [r7, #30]
  W(d++ < n || d < 3 ||                         /* iterative deepening loop */
 8000b86:	f000 bc3e 	b.w	8001406 <D+0x906>
    z & (K == I) && ((N < T) & (d < 98) ||      /* root: deepen upto time   */
                   (K = X, L = Y & ~M, d = 3)))                /* time's up: go do best    */
  { x = B = X;                                   /* start scan at prev. best */
 8000b8a:	7fbb      	ldrb	r3, [r7, #30]
 8000b8c:	753b      	strb	r3, [r7, #20]
 8000b8e:	7d3b      	ldrb	r3, [r7, #20]
 8000b90:	f887 3020 	strb.w	r3, [r7, #32]
    h = Y & S;                                   /* request try noncastl. 1st*/
 8000b94:	7f7b      	ldrb	r3, [r7, #29]
 8000b96:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b9a:	767b      	strb	r3, [r7, #25]
    P = d < 3 ? I : D(-l, 1 - l, -e, S, 0, d - 3); /* Search null move         */
 8000b9c:	7ebb      	ldrb	r3, [r7, #26]
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d917      	bls.n	8000bd2 <D+0xd2>
 8000ba2:	88bb      	ldrh	r3, [r7, #4]
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	b218      	sxth	r0, r3
 8000baa:	88bb      	ldrh	r3, [r7, #4]
 8000bac:	f1c3 0301 	rsb	r3, r3, #1
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	b219      	sxth	r1, r3
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	425b      	negs	r3, r3
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	b21a      	sxth	r2, r3
 8000bbc:	7ebb      	ldrb	r3, [r7, #26]
 8000bbe:	3b03      	subs	r3, #3
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	9300      	str	r3, [sp, #0]
 8000bc8:	2380      	movs	r3, #128	@ 0x80
 8000bca:	f7ff ff99 	bl	8000b00 <D>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	e001      	b.n	8000bd6 <D+0xd6>
 8000bd2:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000bd6:	827b      	strh	r3, [r7, #18]
    m = (-P < l) | (R > 35) ? (d > 2 ? -I : e) : -P;   /* Prune or stand-pat   */
 8000bd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000bdc:	425a      	negs	r2, r3
 8000bde:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	bfb4      	ite	lt
 8000be6:	2301      	movlt	r3, #1
 8000be8:	2300      	movge	r3, #0
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	4b6b      	ldr	r3, [pc, #428]	@ (8000d9c <D+0x29c>)
 8000bee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bf2:	2b23      	cmp	r3, #35	@ 0x23
 8000bf4:	bfcc      	ite	gt
 8000bf6:	2301      	movgt	r3, #1
 8000bf8:	2300      	movle	r3, #0
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d007      	beq.n	8000c14 <D+0x114>
 8000c04:	7ebb      	ldrb	r3, [r7, #26]
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d802      	bhi.n	8000c10 <D+0x110>
 8000c0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c0e:	e005      	b.n	8000c1c <D+0x11c>
 8000c10:	4b63      	ldr	r3, [pc, #396]	@ (8000da0 <D+0x2a0>)
 8000c12:	e003      	b.n	8000c1c <D+0x11c>
 8000c14:	8a7b      	ldrh	r3, [r7, #18]
 8000c16:	425b      	negs	r3, r3
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	b21b      	sxth	r3, r3
 8000c1c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ++N;                                         /* node count (for timing)  */
 8000c1e:	4b61      	ldr	r3, [pc, #388]	@ (8000da4 <D+0x2a4>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	3301      	adds	r3, #1
 8000c24:	4a5f      	ldr	r2, [pc, #380]	@ (8000da4 <D+0x2a4>)
 8000c26:	6013      	str	r3, [r2, #0]
    do {
      u = b[x];                                   /* scan board looking for   */
 8000c28:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c2c:	4a5e      	ldr	r2, [pc, #376]	@ (8000da8 <D+0x2a8>)
 8000c2e:	56d3      	ldrsb	r3, [r2, r3]
 8000c30:	747b      	strb	r3, [r7, #17]
      if (u & k) {                                /*  own piece (inefficient!)*/
 8000c32:	7c7b      	ldrb	r3, [r7, #17]
 8000c34:	4a58      	ldr	r2, [pc, #352]	@ (8000d98 <D+0x298>)
 8000c36:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	f000 8365 	beq.w	800130c <D+0x80c>
        r_ = p = u & 7;                           /* p = piece type (set r>0) */
 8000c42:	7c7b      	ldrb	r3, [r7, #17]
 8000c44:	f003 0307 	and.w	r3, r3, #7
 8000c48:	743b      	strb	r3, [r7, #16]
 8000c4a:	7c3b      	ldrb	r3, [r7, #16]
 8000c4c:	757b      	strb	r3, [r7, #21]
        j = o[p + 16];                             /* first step vector f.piece*/
 8000c4e:	7c3b      	ldrb	r3, [r7, #16]
 8000c50:	3310      	adds	r3, #16
 8000c52:	4a56      	ldr	r2, [pc, #344]	@ (8000dac <D+0x2ac>)
 8000c54:	56d3      	ldrsb	r3, [r2, r3]
 8000c56:	76fb      	strb	r3, [r7, #27]
        W(r_ = p > 2 & r_ < 0 ? -r_ : -o[++j])    /* loop over directions o[] */
 8000c58:	e335      	b.n	80012c6 <D+0x7c6>
        { A:                                        /* resume normal after best */
          y = x; F = G = S;                         /* (x,y)=move, (F,G)=castl.R*/
 8000c5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000c5e:	77fb      	strb	r3, [r7, #31]
 8000c60:	2380      	movs	r3, #128	@ 0x80
 8000c62:	75fb      	strb	r3, [r7, #23]
 8000c64:	7dfb      	ldrb	r3, [r7, #23]
 8000c66:	763b      	strb	r3, [r7, #24]
          do {                                      /* y traverses ray, or:     */
            H = y = h ? (Y ^ h) : (y + r_);          /* sneak in prev. best move */
 8000c68:	7e7b      	ldrb	r3, [r7, #25]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d004      	beq.n	8000c78 <D+0x178>
 8000c6e:	7f7a      	ldrb	r2, [r7, #29]
 8000c70:	7e7b      	ldrb	r3, [r7, #25]
 8000c72:	4053      	eors	r3, r2
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	e003      	b.n	8000c80 <D+0x180>
 8000c78:	7d7a      	ldrb	r2, [r7, #21]
 8000c7a:	7ffb      	ldrb	r3, [r7, #31]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	77fb      	strb	r3, [r7, #31]
 8000c82:	7ffb      	ldrb	r3, [r7, #31]
 8000c84:	773b      	strb	r3, [r7, #28]
            if (y & M)break;                         /* board edge hit           */
 8000c86:	7ffb      	ldrb	r3, [r7, #31]
 8000c88:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	f040 8317 	bne.w	80012c0 <D+0x7c0>
            m = (E - S & b[E] && y - E < 2 & E - y < 2) ? I : m; /* bad castling */
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	3b80      	subs	r3, #128	@ 0x80
 8000c96:	787a      	ldrb	r2, [r7, #1]
 8000c98:	4943      	ldr	r1, [pc, #268]	@ (8000da8 <D+0x2a8>)
 8000c9a:	568a      	ldrsb	r2, [r1, r2]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d013      	beq.n	8000cca <D+0x1ca>
 8000ca2:	7ffa      	ldrb	r2, [r7, #31]
 8000ca4:	787b      	ldrb	r3, [r7, #1]
 8000ca6:	1ad3      	subs	r3, r2, r3
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	bfd4      	ite	le
 8000cac:	2301      	movle	r3, #1
 8000cae:	2300      	movgt	r3, #0
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	7879      	ldrb	r1, [r7, #1]
 8000cb4:	7ffb      	ldrb	r3, [r7, #31]
 8000cb6:	1acb      	subs	r3, r1, r3
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	bfd4      	ite	le
 8000cbc:	2301      	movle	r3, #1
 8000cbe:	2300      	movgt	r3, #0
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d102      	bne.n	8000cd0 <D+0x1d0>
 8000cca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000cce:	e001      	b.n	8000cd4 <D+0x1d4>
 8000cd0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000cd4:	84fb      	strh	r3, [r7, #38]	@ 0x26
            if (p < 3 & y == E)H ^= 16;              /* shift capt.sqr. H if e.p.*/
 8000cd6:	7c3b      	ldrb	r3, [r7, #16]
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	bf94      	ite	ls
 8000cdc:	2301      	movls	r3, #1
 8000cde:	2300      	movhi	r3, #0
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	7ff9      	ldrb	r1, [r7, #31]
 8000ce4:	787b      	ldrb	r3, [r7, #1]
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	bf0c      	ite	eq
 8000cea:	2301      	moveq	r3, #1
 8000cec:	2300      	movne	r3, #0
 8000cee:	b2db      	uxtb	r3, r3
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d003      	beq.n	8000d00 <D+0x200>
 8000cf8:	7f3b      	ldrb	r3, [r7, #28]
 8000cfa:	f083 0310 	eor.w	r3, r3, #16
 8000cfe:	773b      	strb	r3, [r7, #28]
            t = b[H]; if (t & k | p < 3 & !(y - x & 7) - !t)break; /* capt. own, bad pawn mode */
 8000d00:	7f3b      	ldrb	r3, [r7, #28]
 8000d02:	4a29      	ldr	r2, [pc, #164]	@ (8000da8 <D+0x2a8>)
 8000d04:	56d3      	ldrsb	r3, [r2, r3]
 8000d06:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8000d0a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000d0e:	4a22      	ldr	r2, [pc, #136]	@ (8000d98 <D+0x298>)
 8000d10:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d14:	401a      	ands	r2, r3
 8000d16:	7c3b      	ldrb	r3, [r7, #16]
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	bf94      	ite	ls
 8000d1c:	2301      	movls	r3, #1
 8000d1e:	2300      	movhi	r3, #0
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	7ff9      	ldrb	r1, [r7, #31]
 8000d26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d2a:	1acb      	subs	r3, r1, r3
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	bf0c      	ite	eq
 8000d36:	2301      	moveq	r3, #1
 8000d38:	2300      	movne	r3, #0
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	bf0c      	ite	eq
 8000d46:	2301      	moveq	r3, #1
 8000d48:	2300      	movne	r3, #0
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	1acb      	subs	r3, r1, r3
 8000d4e:	4003      	ands	r3, r0
 8000d50:	4313      	orrs	r3, r2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f040 82b6 	bne.w	80012c4 <D+0x7c4>
            i = 37 * w[t & 7] + (t & 192);           /* value of capt. piece t   */
 8000d58:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000d5c:	f003 0307 	and.w	r3, r3, #7
 8000d60:	4a13      	ldr	r2, [pc, #76]	@ (8000db0 <D+0x2b0>)
 8000d62:	56d3      	ldrsb	r3, [r2, r3]
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	461a      	mov	r2, r3
 8000d68:	00d2      	lsls	r2, r2, #3
 8000d6a:	441a      	add	r2, r3
 8000d6c:	0092      	lsls	r2, r2, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	4413      	add	r3, r2
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	847b      	strh	r3, [r7, #34]	@ 0x22
            m = i < 0 ? I : m;                       /* K capture                */
 8000d84:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	db13      	blt.n	8000db4 <D+0x2b4>
 8000d8c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000d90:	e012      	b.n	8000db8 <D+0x2b8>
 8000d92:	bf00      	nop
 8000d94:	200004e1 	.word	0x200004e1
 8000d98:	20000000 	.word	0x20000000
 8000d9c:	200004da 	.word	0x200004da
 8000da0:	ffffe0c0 	.word	0xffffe0c0
 8000da4:	200004cc 	.word	0x200004cc
 8000da8:	20000004 	.word	0x20000004
 8000dac:	080125b8 	.word	0x080125b8
 8000db0:	080125b0 	.word	0x080125b0
 8000db4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000db8:	84fb      	strh	r3, [r7, #38]	@ 0x26
            if (m >= l & d > 1)goto C;               /* abort on fail high       */
 8000dba:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8000dbe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	bfac      	ite	ge
 8000dc6:	2301      	movge	r3, #1
 8000dc8:	2300      	movlt	r3, #0
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	7ebb      	ldrb	r3, [r7, #26]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	bf8c      	ite	hi
 8000dd2:	2301      	movhi	r3, #1
 8000dd4:	2300      	movls	r3, #0
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	4013      	ands	r3, r2
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	f040 82a4 	bne.w	800132a <D+0x82a>
            v = d - 1 ? e : i - p;                   /* MVV/LVA scoring          */
 8000de2:	7ebb      	ldrb	r3, [r7, #26]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d106      	bne.n	8000df6 <D+0x2f6>
 8000de8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000dea:	7c3b      	ldrb	r3, [r7, #16]
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	e001      	b.n	8000dfa <D+0x2fa>
 8000df6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000dfa:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if (d - !t > 1)                          /* remaining depth          */
 8000dfc:	7ebb      	ldrb	r3, [r7, #26]
 8000dfe:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	bf0c      	ite	eq
 8000e06:	2201      	moveq	r2, #1
 8000e08:	2200      	movne	r2, #0
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	1a9b      	subs	r3, r3, r2
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	f340 81db 	ble.w	80011ca <D+0x6ca>
            { v = p < 6 ? b[x + 8] - b[y + 8] : 0;    /* center positional pts.   */
 8000e14:	7c3b      	ldrb	r3, [r7, #16]
 8000e16:	2b05      	cmp	r3, #5
 8000e18:	d80c      	bhi.n	8000e34 <D+0x334>
 8000e1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e1e:	3308      	adds	r3, #8
 8000e20:	4a8c      	ldr	r2, [pc, #560]	@ (8001054 <D+0x554>)
 8000e22:	56d3      	ldrsb	r3, [r2, r3]
 8000e24:	4619      	mov	r1, r3
 8000e26:	7ffb      	ldrb	r3, [r7, #31]
 8000e28:	3308      	adds	r3, #8
 8000e2a:	4a8a      	ldr	r2, [pc, #552]	@ (8001054 <D+0x554>)
 8000e2c:	56d3      	ldrsb	r3, [r2, r3]
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b21b      	sxth	r3, r3
 8000e32:	e000      	b.n	8000e36 <D+0x336>
 8000e34:	2300      	movs	r3, #0
 8000e36:	84bb      	strh	r3, [r7, #36]	@ 0x24
              b[G] = b[H] = b[x] = 0; b[y] = u | 32;  /* do move, set non-virgin  */
 8000e38:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e3c:	4b85      	ldr	r3, [pc, #532]	@ (8001054 <D+0x554>)
 8000e3e:	2100      	movs	r1, #0
 8000e40:	5499      	strb	r1, [r3, r2]
 8000e42:	7f3b      	ldrb	r3, [r7, #28]
 8000e44:	4983      	ldr	r1, [pc, #524]	@ (8001054 <D+0x554>)
 8000e46:	5689      	ldrsb	r1, [r1, r2]
 8000e48:	4a82      	ldr	r2, [pc, #520]	@ (8001054 <D+0x554>)
 8000e4a:	54d1      	strb	r1, [r2, r3]
 8000e4c:	7dfa      	ldrb	r2, [r7, #23]
 8000e4e:	4981      	ldr	r1, [pc, #516]	@ (8001054 <D+0x554>)
 8000e50:	56c9      	ldrsb	r1, [r1, r3]
 8000e52:	4b80      	ldr	r3, [pc, #512]	@ (8001054 <D+0x554>)
 8000e54:	5499      	strb	r1, [r3, r2]
 8000e56:	7c7b      	ldrb	r3, [r7, #17]
 8000e58:	f043 0320 	orr.w	r3, r3, #32
 8000e5c:	b2da      	uxtb	r2, r3
 8000e5e:	7ffb      	ldrb	r3, [r7, #31]
 8000e60:	b251      	sxtb	r1, r2
 8000e62:	4a7c      	ldr	r2, [pc, #496]	@ (8001054 <D+0x554>)
 8000e64:	54d1      	strb	r1, [r2, r3]
              if (!(G & M))b[F] = k + 6, v += 50;     /* castling: put R & score  */
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
 8000e68:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d10d      	bne.n	8000e8c <D+0x38c>
 8000e70:	4b79      	ldr	r3, [pc, #484]	@ (8001058 <D+0x558>)
 8000e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	3306      	adds	r3, #6
 8000e7a:	b2da      	uxtb	r2, r3
 8000e7c:	7e3b      	ldrb	r3, [r7, #24]
 8000e7e:	b251      	sxtb	r1, r2
 8000e80:	4a74      	ldr	r2, [pc, #464]	@ (8001054 <D+0x554>)
 8000e82:	54d1      	strb	r1, [r2, r3]
 8000e84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e86:	3332      	adds	r3, #50	@ 0x32
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	84bb      	strh	r3, [r7, #36]	@ 0x24
              v -= p - 4 | R > 29 ? 0 : 20;           /* penalize mid-game K move */
 8000e8c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000e8e:	7c3b      	ldrb	r3, [r7, #16]
 8000e90:	3b04      	subs	r3, #4
 8000e92:	4972      	ldr	r1, [pc, #456]	@ (800105c <D+0x55c>)
 8000e94:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000e98:	291d      	cmp	r1, #29
 8000e9a:	bfcc      	ite	gt
 8000e9c:	2101      	movgt	r1, #1
 8000e9e:	2100      	movle	r1, #0
 8000ea0:	b2c9      	uxtb	r1, r1
 8000ea2:	430b      	orrs	r3, r1
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <D+0x3ac>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	e000      	b.n	8000eae <D+0x3ae>
 8000eac:	2314      	movs	r3, #20
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	84bb      	strh	r3, [r7, #36]	@ 0x24
              if (p < 3)                              /* pawns:                   */
 8000eb4:	7c3b      	ldrb	r3, [r7, #16]
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d879      	bhi.n	8000fae <D+0x4ae>
              { v -= 9 * ((x - 2 & M || b[x - 2] - u) + /* structure, undefended    */
 8000eba:	4b68      	ldr	r3, [pc, #416]	@ (800105c <D+0x55c>)
 8000ebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec0:	109b      	asrs	r3, r3, #2
 8000ec2:	b21b      	sxth	r3, r3
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000eca:	3b02      	subs	r3, #2
 8000ecc:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d108      	bne.n	8000ee6 <D+0x3e6>
 8000ed4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	495e      	ldr	r1, [pc, #376]	@ (8001054 <D+0x554>)
 8000edc:	56cb      	ldrsb	r3, [r1, r3]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	7c7b      	ldrb	r3, [r7, #17]
 8000ee2:	4299      	cmp	r1, r3
 8000ee4:	d001      	beq.n	8000eea <D+0x3ea>
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	e000      	b.n	8000eec <D+0x3ec>
 8000eea:	2100      	movs	r1, #0
                          (x + 2 & M || b[x + 2] - u) - 1
 8000eec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000ef0:	3302      	adds	r3, #2
 8000ef2:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d108      	bne.n	8000f0c <D+0x40c>
 8000efa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000efe:	3302      	adds	r3, #2
 8000f00:	4854      	ldr	r0, [pc, #336]	@ (8001054 <D+0x554>)
 8000f02:	56c3      	ldrsb	r3, [r0, r3]
 8000f04:	4618      	mov	r0, r3
 8000f06:	7c7b      	ldrb	r3, [r7, #17]
 8000f08:	4298      	cmp	r0, r3
 8000f0a:	d001      	beq.n	8000f10 <D+0x410>
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e000      	b.n	8000f12 <D+0x412>
 8000f10:	2300      	movs	r3, #0
              { v -= 9 * ((x - 2 & M || b[x - 2] - u) + /* structure, undefended    */
 8000f12:	440b      	add	r3, r1
                          (x + 2 & M || b[x + 2] - u) - 1
 8000f14:	3b01      	subs	r3, #1
                          + (b[x ^ 16] == k + 36))
 8000f16:	f897 1020 	ldrb.w	r1, [r7, #32]
 8000f1a:	f081 0110 	eor.w	r1, r1, #16
 8000f1e:	b2c9      	uxtb	r1, r1
 8000f20:	4608      	mov	r0, r1
 8000f22:	494c      	ldr	r1, [pc, #304]	@ (8001054 <D+0x554>)
 8000f24:	5609      	ldrsb	r1, [r1, r0]
 8000f26:	4608      	mov	r0, r1
 8000f28:	494b      	ldr	r1, [pc, #300]	@ (8001058 <D+0x558>)
 8000f2a:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000f2e:	3124      	adds	r1, #36	@ 0x24
 8000f30:	4288      	cmp	r0, r1
 8000f32:	bf0c      	ite	eq
 8000f34:	2101      	moveq	r1, #1
 8000f36:	2100      	movne	r1, #0
 8000f38:	b2c9      	uxtb	r1, r1
 8000f3a:	440b      	add	r3, r1
              { v -= 9 * ((x - 2 & M || b[x - 2] - u) + /* structure, undefended    */
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	4619      	mov	r1, r3
 8000f40:	00c9      	lsls	r1, r1, #3
 8000f42:	440b      	add	r3, r1
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	b29a      	uxth	r2, r3
 8000f4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f4c:	4413      	add	r3, r2
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	84bb      	strh	r3, [r7, #36]	@ 0x24
                     - (R >> 2);                       /* end-game push bonus      */
                V = y + r_ + 1 & S ? 647 - p : 2 * (u & y + 16 & 32); /* promo/bonus */
 8000f52:	7ffa      	ldrb	r2, [r7, #31]
 8000f54:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f58:	4413      	add	r3, r2
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d007      	beq.n	8000f74 <D+0x474>
 8000f64:	7c3b      	ldrb	r3, [r7, #16]
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	f240 2387 	movw	r3, #647	@ 0x287
 8000f6c:	1a9b      	subs	r3, r3, r2
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	b21b      	sxth	r3, r3
 8000f72:	e00a      	b.n	8000f8a <D+0x48a>
 8000f74:	7c7a      	ldrb	r2, [r7, #17]
 8000f76:	7ffb      	ldrb	r3, [r7, #31]
 8000f78:	3310      	adds	r3, #16
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	f003 0320 	and.w	r3, r3, #32
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	b21b      	sxth	r3, r3
 8000f8a:	81fb      	strh	r3, [r7, #14]
                b[y] += V; i += V;                     /* change piece, add score  */
 8000f8c:	7ffb      	ldrb	r3, [r7, #31]
 8000f8e:	4a31      	ldr	r2, [pc, #196]	@ (8001054 <D+0x554>)
 8000f90:	56d3      	ldrsb	r3, [r2, r3]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	89fb      	ldrh	r3, [r7, #14]
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	4413      	add	r3, r2
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	7ffb      	ldrb	r3, [r7, #31]
 8000f9e:	b251      	sxtb	r1, r2
 8000fa0:	4a2c      	ldr	r2, [pc, #176]	@ (8001054 <D+0x554>)
 8000fa2:	54d1      	strb	r1, [r2, r3]
 8000fa4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000fa6:	89fb      	ldrh	r3, [r7, #14]
 8000fa8:	4413      	add	r3, r2
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	847b      	strh	r3, [r7, #34]	@ 0x22
              }
              v += e + i; V = m > q ? m : q;          /* new eval and alpha       */
 8000fae:	887a      	ldrh	r2, [r7, #2]
 8000fb0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000fb2:	4413      	add	r3, r2
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fb8:	4413      	add	r3, r2
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000fbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000fc2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	bfb8      	it	lt
 8000fca:	4613      	movlt	r3, r2
 8000fcc:	81fb      	strh	r3, [r7, #14]
              C = d - 1 - (d > 5 & p > 2 & !t & !h);
 8000fce:	7ebb      	ldrb	r3, [r7, #26]
 8000fd0:	2b05      	cmp	r3, #5
 8000fd2:	bf8c      	ite	hi
 8000fd4:	2301      	movhi	r3, #1
 8000fd6:	2300      	movls	r3, #0
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	7c3b      	ldrb	r3, [r7, #16]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	bf8c      	ite	hi
 8000fe0:	2301      	movhi	r3, #1
 8000fe2:	2300      	movls	r3, #0
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	b25a      	sxtb	r2, r3
 8000fec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf0c      	ite	eq
 8000ff4:	2301      	moveq	r3, #1
 8000ff6:	2300      	movne	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	b25b      	sxtb	r3, r3
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	b25a      	sxtb	r2, r3
 8001000:	7e7b      	ldrb	r3, [r7, #25]
 8001002:	2b00      	cmp	r3, #0
 8001004:	bf0c      	ite	eq
 8001006:	2301      	moveq	r3, #1
 8001008:	2300      	movne	r3, #0
 800100a:	b2db      	uxtb	r3, r3
 800100c:	b25b      	sxtb	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	b25b      	sxtb	r3, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	7eba      	ldrb	r2, [r7, #26]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	3b01      	subs	r3, #1
 800101c:	75bb      	strb	r3, [r7, #22]
              C = R > 29 | d < 3 | P - I ? C : d;     /* extend 1 ply if in check */
 800101e:	4b0f      	ldr	r3, [pc, #60]	@ (800105c <D+0x55c>)
 8001020:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001024:	2b1d      	cmp	r3, #29
 8001026:	bfcc      	ite	gt
 8001028:	2301      	movgt	r3, #1
 800102a:	2300      	movle	r3, #0
 800102c:	b2da      	uxtb	r2, r3
 800102e:	7ebb      	ldrb	r3, [r7, #26]
 8001030:	2b02      	cmp	r3, #2
 8001032:	bf94      	ite	ls
 8001034:	2301      	movls	r3, #1
 8001036:	2300      	movhi	r3, #0
 8001038:	b2db      	uxtb	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b2db      	uxtb	r3, r3
 800103e:	461a      	mov	r2, r3
 8001040:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001044:	f5a3 53fa 	sub.w	r3, r3, #8000	@ 0x1f40
 8001048:	4313      	orrs	r3, r2
 800104a:	2b00      	cmp	r3, #0
 800104c:	d008      	beq.n	8001060 <D+0x560>
 800104e:	7dbb      	ldrb	r3, [r7, #22]
 8001050:	e007      	b.n	8001062 <D+0x562>
 8001052:	bf00      	nop
 8001054:	20000004 	.word	0x20000004
 8001058:	20000000 	.word	0x20000000
 800105c:	200004da 	.word	0x200004da
 8001060:	7ebb      	ldrb	r3, [r7, #26]
 8001062:	75bb      	strb	r3, [r7, #22]
              do
                s = C > 2 | v > V ? -D(-l, -V, -v,     /* recursive eval. reply */
 8001064:	7dbb      	ldrb	r3, [r7, #22]
 8001066:	2b02      	cmp	r3, #2
 8001068:	bf8c      	ite	hi
 800106a:	2301      	movhi	r3, #1
 800106c:	2300      	movls	r3, #0
 800106e:	b2da      	uxtb	r2, r3
 8001070:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	@ 0x24
 8001074:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001078:	4299      	cmp	r1, r3
 800107a:	bfcc      	ite	gt
 800107c:	2301      	movgt	r3, #1
 800107e:	2300      	movle	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b2db      	uxtb	r3, r3
 8001086:	2b00      	cmp	r3, #0
 8001088:	d019      	beq.n	80010be <D+0x5be>
 800108a:	88bb      	ldrh	r3, [r7, #4]
 800108c:	425b      	negs	r3, r3
 800108e:	b29b      	uxth	r3, r3
 8001090:	b218      	sxth	r0, r3
 8001092:	89fb      	ldrh	r3, [r7, #14]
 8001094:	425b      	negs	r3, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	b219      	sxth	r1, r3
 800109a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800109c:	425b      	negs	r3, r3
 800109e:	b29b      	uxth	r3, r3
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	7e3c      	ldrb	r4, [r7, #24]
 80010a4:	7dbb      	ldrb	r3, [r7, #22]
 80010a6:	9301      	str	r3, [sp, #4]
 80010a8:	2300      	movs	r3, #0
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	4623      	mov	r3, r4
 80010ae:	f7ff fd27 	bl	8000b00 <D>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	425b      	negs	r3, r3
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	e001      	b.n	80010c2 <D+0x5c2>
 80010be:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80010c2:	81bb      	strh	r3, [r7, #12]
                                       F, 0, C) : v;    /* or fail low if futile */
              W(s > q & ++C < d); v = s;
 80010c4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80010c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	bfcc      	ite	gt
 80010d0:	2301      	movgt	r3, #1
 80010d2:	2300      	movle	r3, #0
 80010d4:	b2da      	uxtb	r2, r3
 80010d6:	7dbb      	ldrb	r3, [r7, #22]
 80010d8:	3301      	adds	r3, #1
 80010da:	75bb      	strb	r3, [r7, #22]
 80010dc:	7db9      	ldrb	r1, [r7, #22]
 80010de:	7ebb      	ldrb	r3, [r7, #26]
 80010e0:	4299      	cmp	r1, r3
 80010e2:	bf34      	ite	cc
 80010e4:	2301      	movcc	r3, #1
 80010e6:	2300      	movcs	r3, #0
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4013      	ands	r3, r2
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d1b8      	bne.n	8001064 <D+0x564>
 80010f2:	89bb      	ldrh	r3, [r7, #12]
 80010f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
              if (z && K - I && v + I && x == K & y == L) /* move pending & in root */
 80010f6:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d047      	beq.n	800118e <D+0x68e>
 80010fe:	4ba0      	ldr	r3, [pc, #640]	@ (8001380 <D+0x880>)
 8001100:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001104:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001108:	d041      	beq.n	800118e <D+0x68e>
 800110a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800110e:	f513 5ffa 	cmn.w	r3, #8000	@ 0x1f40
 8001112:	d03c      	beq.n	800118e <D+0x68e>
 8001114:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001118:	4a99      	ldr	r2, [pc, #612]	@ (8001380 <D+0x880>)
 800111a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800111e:	4293      	cmp	r3, r2
 8001120:	bf0c      	ite	eq
 8001122:	2301      	moveq	r3, #1
 8001124:	2300      	movne	r3, #0
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b96      	ldr	r3, [pc, #600]	@ (8001384 <D+0x884>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	7ff9      	ldrb	r1, [r7, #31]
 800112e:	4299      	cmp	r1, r3
 8001130:	bf0c      	ite	eq
 8001132:	2301      	moveq	r3, #1
 8001134:	2300      	movne	r3, #0
 8001136:	b2db      	uxtb	r3, r3
 8001138:	4013      	ands	r3, r2
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	d026      	beq.n	800118e <D+0x68e>
              { Q = -e - i; O = F;                     /* exit if legal & found  */
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	425b      	negs	r3, r3
 8001144:	b29a      	uxth	r2, r3
 8001146:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	b21a      	sxth	r2, r3
 800114e:	4b8e      	ldr	r3, [pc, #568]	@ (8001388 <D+0x888>)
 8001150:	801a      	strh	r2, [r3, #0]
 8001152:	7e3b      	ldrb	r3, [r7, #24]
 8001154:	b21a      	sxth	r2, r3
 8001156:	4b8d      	ldr	r3, [pc, #564]	@ (800138c <D+0x88c>)
 8001158:	801a      	strh	r2, [r3, #0]
                R += i >> 7; --Z; return l;            /* captured non-P material*/
 800115a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800115e:	11db      	asrs	r3, r3, #7
 8001160:	b21b      	sxth	r3, r3
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b8a      	ldr	r3, [pc, #552]	@ (8001390 <D+0x890>)
 8001166:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116a:	b29b      	uxth	r3, r3
 800116c:	4413      	add	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	b21a      	sxth	r2, r3
 8001172:	4b87      	ldr	r3, [pc, #540]	@ (8001390 <D+0x890>)
 8001174:	801a      	strh	r2, [r3, #0]
 8001176:	4b87      	ldr	r3, [pc, #540]	@ (8001394 <D+0x894>)
 8001178:	f993 3000 	ldrsb.w	r3, [r3]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	3b01      	subs	r3, #1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	b25a      	sxtb	r2, r3
 8001184:	4b83      	ldr	r3, [pc, #524]	@ (8001394 <D+0x894>)
 8001186:	701a      	strb	r2, [r3, #0]
 8001188:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800118c:	e198      	b.n	80014c0 <D+0x9c0>
              }
              b[G] = k + 6; b[F] = b[y] = 0; b[x] = u; b[H] = t; /* undo move */
 800118e:	4b82      	ldr	r3, [pc, #520]	@ (8001398 <D+0x898>)
 8001190:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	3306      	adds	r3, #6
 8001198:	b2da      	uxtb	r2, r3
 800119a:	7dfb      	ldrb	r3, [r7, #23]
 800119c:	b251      	sxtb	r1, r2
 800119e:	4a7f      	ldr	r2, [pc, #508]	@ (800139c <D+0x89c>)
 80011a0:	54d1      	strb	r1, [r2, r3]
 80011a2:	7ffb      	ldrb	r3, [r7, #31]
 80011a4:	4a7d      	ldr	r2, [pc, #500]	@ (800139c <D+0x89c>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	54d1      	strb	r1, [r2, r3]
 80011aa:	7e3a      	ldrb	r2, [r7, #24]
 80011ac:	497b      	ldr	r1, [pc, #492]	@ (800139c <D+0x89c>)
 80011ae:	56c9      	ldrsb	r1, [r1, r3]
 80011b0:	4b7a      	ldr	r3, [pc, #488]	@ (800139c <D+0x89c>)
 80011b2:	5499      	strb	r1, [r3, r2]
 80011b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011b8:	f997 1011 	ldrsb.w	r1, [r7, #17]
 80011bc:	4a77      	ldr	r2, [pc, #476]	@ (800139c <D+0x89c>)
 80011be:	54d1      	strb	r1, [r2, r3]
 80011c0:	7f3b      	ldrb	r3, [r7, #28]
 80011c2:	f997 1021 	ldrsb.w	r1, [r7, #33]	@ 0x21
 80011c6:	4a75      	ldr	r2, [pc, #468]	@ (800139c <D+0x89c>)
 80011c8:	54d1      	strb	r1, [r2, r3]
            }
            if (v > m)                               /* new best, update max,best*/
 80011ca:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80011ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80011d2:	429a      	cmp	r2, r3
 80011d4:	dd0b      	ble.n	80011ee <D+0x6ee>
              m = v, X = x, Y = y | S & F;            /* mark double move with S  */
 80011d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80011da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011de:	77bb      	strb	r3, [r7, #30]
 80011e0:	7e3b      	ldrb	r3, [r7, #24]
 80011e2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	7ffb      	ldrb	r3, [r7, #31]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	777b      	strb	r3, [r7, #29]
            if (h) { h = 0; goto A; }                 /* redo after old best      */
 80011ee:	7e7b      	ldrb	r3, [r7, #25]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <D+0x6fa>
 80011f4:	2300      	movs	r3, #0
 80011f6:	767b      	strb	r3, [r7, #25]
 80011f8:	e52f      	b.n	8000c5a <D+0x15a>
            if (x + r_ - y | u & 32 |
 80011fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011fe:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001202:	441a      	add	r2, r3
 8001204:	7ffb      	ldrb	r3, [r7, #31]
 8001206:	1ad2      	subs	r2, r2, r3
 8001208:	7c7b      	ldrb	r3, [r7, #17]
 800120a:	f003 0320 	and.w	r3, r3, #32
 800120e:	4313      	orrs	r3, r2
                p > 2 & (p - 4 | j - 7 ||
 8001210:	7c3a      	ldrb	r2, [r7, #16]
 8001212:	2a02      	cmp	r2, #2
 8001214:	bf8c      	ite	hi
 8001216:	2201      	movhi	r2, #1
 8001218:	2200      	movls	r2, #0
 800121a:	b2d1      	uxtb	r1, r2
 800121c:	7c3a      	ldrb	r2, [r7, #16]
 800121e:	1f10      	subs	r0, r2, #4
 8001220:	7efa      	ldrb	r2, [r7, #27]
 8001222:	3a07      	subs	r2, #7
 8001224:	4302      	orrs	r2, r0
                         b[G = x + 3 ^ r_ >> 1 & 7] - k - 6 ||
 8001226:	2a00      	cmp	r2, #0
 8001228:	d12a      	bne.n	8001280 <D+0x780>
 800122a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800122e:	3203      	adds	r2, #3
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	b250      	sxtb	r0, r2
 8001234:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001238:	1052      	asrs	r2, r2, #1
 800123a:	b252      	sxtb	r2, r2
 800123c:	f002 0207 	and.w	r2, r2, #7
 8001240:	b252      	sxtb	r2, r2
 8001242:	4042      	eors	r2, r0
 8001244:	b252      	sxtb	r2, r2
 8001246:	75fa      	strb	r2, [r7, #23]
 8001248:	7dfa      	ldrb	r2, [r7, #23]
 800124a:	4854      	ldr	r0, [pc, #336]	@ (800139c <D+0x89c>)
 800124c:	5682      	ldrsb	r2, [r0, r2]
 800124e:	4610      	mov	r0, r2
 8001250:	4a51      	ldr	r2, [pc, #324]	@ (8001398 <D+0x898>)
 8001252:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001256:	1a82      	subs	r2, r0, r2
                p > 2 & (p - 4 | j - 7 ||
 8001258:	2a06      	cmp	r2, #6
 800125a:	d111      	bne.n	8001280 <D+0x780>
                         b[G ^ 1] | b[G ^ 2])) t += p < 5; /* fake capt for nonslide */
 800125c:	7dfa      	ldrb	r2, [r7, #23]
 800125e:	f082 0201 	eor.w	r2, r2, #1
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	4610      	mov	r0, r2
 8001266:	4a4d      	ldr	r2, [pc, #308]	@ (800139c <D+0x89c>)
 8001268:	5610      	ldrsb	r0, [r2, r0]
 800126a:	7dfa      	ldrb	r2, [r7, #23]
 800126c:	f082 0202 	eor.w	r2, r2, #2
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	4614      	mov	r4, r2
 8001274:	4a49      	ldr	r2, [pc, #292]	@ (800139c <D+0x89c>)
 8001276:	5712      	ldrsb	r2, [r2, r4]
                         b[G = x + 3 ^ r_ >> 1 & 7] - k - 6 ||
 8001278:	4302      	orrs	r2, r0
 800127a:	b252      	sxtb	r2, r2
 800127c:	2a00      	cmp	r2, #0
 800127e:	d001      	beq.n	8001284 <D+0x784>
 8001280:	2201      	movs	r2, #1
 8001282:	e000      	b.n	8001286 <D+0x786>
 8001284:	2200      	movs	r2, #0
                p > 2 & (p - 4 | j - 7 ||
 8001286:	f002 0201 	and.w	r2, r2, #1
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	400a      	ands	r2, r1
 800128e:	b2d2      	uxtb	r2, r2
            if (x + r_ - y | u & 32 |
 8001290:	4313      	orrs	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00c      	beq.n	80012b0 <D+0x7b0>
                         b[G ^ 1] | b[G ^ 2])) t += p < 5; /* fake capt for nonslide */
 8001296:	7c3b      	ldrb	r3, [r7, #16]
 8001298:	2b04      	cmp	r3, #4
 800129a:	bf94      	ite	ls
 800129c:	2301      	movls	r3, #1
 800129e:	2300      	movhi	r3, #0
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	461a      	mov	r2, r3
 80012a4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80012a8:	4413      	add	r3, r2
 80012aa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80012ae:	e001      	b.n	80012b4 <D+0x7b4>
            else F = y;                              /* enable e.p.              */
 80012b0:	7ffb      	ldrb	r3, [r7, #31]
 80012b2:	763b      	strb	r3, [r7, #24]
          } W(!t);
 80012b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f43f acd5 	beq.w	8000c68 <D+0x168>
 80012be:	e002      	b.n	80012c6 <D+0x7c6>
            if (y & M)break;                         /* board edge hit           */
 80012c0:	bf00      	nop
 80012c2:	e000      	b.n	80012c6 <D+0x7c6>
            t = b[H]; if (t & k | p < 3 & !(y - x & 7) - !t)break; /* capt. own, bad pawn mode */
 80012c4:	bf00      	nop
        W(r_ = p > 2 & r_ < 0 ? -r_ : -o[++j])    /* loop over directions o[] */
 80012c6:	7c3b      	ldrb	r3, [r7, #16]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	bf8c      	ite	hi
 80012cc:	2301      	movhi	r3, #1
 80012ce:	2300      	movls	r3, #0
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	7d7b      	ldrb	r3, [r7, #21]
 80012d4:	09db      	lsrs	r3, r3, #7
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	4013      	ands	r3, r2
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d004      	beq.n	80012ea <D+0x7ea>
 80012e0:	7d7b      	ldrb	r3, [r7, #21]
 80012e2:	425b      	negs	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	e009      	b.n	80012fe <D+0x7fe>
 80012ea:	7efb      	ldrb	r3, [r7, #27]
 80012ec:	3301      	adds	r3, #1
 80012ee:	76fb      	strb	r3, [r7, #27]
 80012f0:	7efb      	ldrb	r3, [r7, #27]
 80012f2:	4a2b      	ldr	r2, [pc, #172]	@ (80013a0 <D+0x8a0>)
 80012f4:	56d3      	ldrsb	r3, [r2, r3]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	425b      	negs	r3, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	757b      	strb	r3, [r7, #21]
 8001300:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <D+0x80c>
        { A:                                        /* resume normal after best */
 8001308:	bf00      	nop
 800130a:	e4a6      	b.n	8000c5a <D+0x15a>
        }
      }
    } W((x = x + 9 & ~M) - B);
 800130c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001310:	3309      	adds	r3, #9
 8001312:	b2db      	uxtb	r3, r3
 8001314:	f003 0377 	and.w	r3, r3, #119	@ 0x77
 8001318:	f887 3020 	strb.w	r3, [r7, #32]
 800131c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001320:	7d3b      	ldrb	r3, [r7, #20]
 8001322:	429a      	cmp	r2, r3
 8001324:	f47f ac80 	bne.w	8000c28 <D+0x128>
C:  if (m > I - M | m < M - I) d = 98;           /* mate holds to any depth  */
 8001328:	e000      	b.n	800132c <D+0x82c>
            if (m >= l & d > 1)goto C;               /* abort on fail high       */
 800132a:	bf00      	nop
C:  if (m > I - M | m < M - I) d = 98;           /* mate holds to any depth  */
 800132c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001330:	f641 62b8 	movw	r2, #7864	@ 0x1eb8
 8001334:	4293      	cmp	r3, r2
 8001336:	bfcc      	ite	gt
 8001338:	2301      	movgt	r3, #1
 800133a:	2300      	movle	r3, #0
 800133c:	b2da      	uxtb	r2, r3
 800133e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001342:	4918      	ldr	r1, [pc, #96]	@ (80013a4 <D+0x8a4>)
 8001344:	428b      	cmp	r3, r1
 8001346:	bfb4      	ite	lt
 8001348:	2301      	movlt	r3, #1
 800134a:	2300      	movge	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4313      	orrs	r3, r2
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <D+0x85a>
 8001356:	2362      	movs	r3, #98	@ 0x62
 8001358:	76bb      	strb	r3, [r7, #26]
    m = (m + I) | (P == I) ? m : 0;              /* best loses K: (stale)mate*/
 800135a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800135e:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 8001362:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001366:	f5b2 5ffa 	cmp.w	r2, #8000	@ 0x1f40
 800136a:	bf0c      	ite	eq
 800136c:	2201      	moveq	r2, #1
 800136e:	2200      	movne	r2, #0
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	4313      	orrs	r3, r2
 8001374:	2b00      	cmp	r3, #0
 8001376:	d017      	beq.n	80013a8 <D+0x8a8>
 8001378:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800137c:	e015      	b.n	80013aa <D+0x8aa>
 800137e:	bf00      	nop
 8001380:	200004d8 	.word	0x200004d8
 8001384:	200004e2 	.word	0x200004e2
 8001388:	200004d4 	.word	0x200004d4
 800138c:	200004d6 	.word	0x200004d6
 8001390:	200004da 	.word	0x200004da
 8001394:	200004e1 	.word	0x200004e1
 8001398:	20000000 	.word	0x20000000
 800139c:	20000004 	.word	0x20000004
 80013a0:	080125b8 	.word	0x080125b8
 80013a4:	ffffe148 	.word	0xffffe148
 80013a8:	2300      	movs	r3, #0
 80013aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (z && d > 2)
 80013ac:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d028      	beq.n	8001406 <D+0x906>
 80013b4:	7ebb      	ldrb	r3, [r7, #26]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d925      	bls.n	8001406 <D+0x906>
    { *c = 'a' + (X & 7); c[1] = '8' - (X >> 4); c[2] = 'a' + (Y & 7); c[3] = '8' - ((Y >> 4) & 7); c[4] = 0;
 80013ba:	7fbb      	ldrb	r3, [r7, #30]
 80013bc:	f003 0307 	and.w	r3, r3, #7
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	3361      	adds	r3, #97	@ 0x61
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4b40      	ldr	r3, [pc, #256]	@ (80014c8 <D+0x9c8>)
 80013c8:	701a      	strb	r2, [r3, #0]
 80013ca:	7fbb      	ldrb	r3, [r7, #30]
 80013cc:	091b      	lsrs	r3, r3, #4
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b3c      	ldr	r3, [pc, #240]	@ (80014c8 <D+0x9c8>)
 80013d8:	705a      	strb	r2, [r3, #1]
 80013da:	7f7b      	ldrb	r3, [r7, #29]
 80013dc:	f003 0307 	and.w	r3, r3, #7
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	3361      	adds	r3, #97	@ 0x61
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4b38      	ldr	r3, [pc, #224]	@ (80014c8 <D+0x9c8>)
 80013e8:	709a      	strb	r2, [r3, #2]
 80013ea:	7f7b      	ldrb	r3, [r7, #29]
 80013ec:	091b      	lsrs	r3, r3, #4
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	4b32      	ldr	r3, [pc, #200]	@ (80014c8 <D+0x9c8>)
 80013fe:	70da      	strb	r2, [r3, #3]
 8001400:	4b31      	ldr	r3, [pc, #196]	@ (80014c8 <D+0x9c8>)
 8001402:	2200      	movs	r2, #0
 8001404:	711a      	strb	r2, [r3, #4]
  W(d++ < n || d < 3 ||                         /* iterative deepening loop */
 8001406:	7ebb      	ldrb	r3, [r7, #26]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	76ba      	strb	r2, [r7, #26]
 800140c:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001410:	429a      	cmp	r2, r3
 8001412:	f63f abba 	bhi.w	8000b8a <D+0x8a>
 8001416:	7ebb      	ldrb	r3, [r7, #26]
 8001418:	2b02      	cmp	r3, #2
 800141a:	f67f abb6 	bls.w	8000b8a <D+0x8a>
    z & (K == I) && ((N < T) & (d < 98) ||      /* root: deepen upto time   */
 800141e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001422:	4a2a      	ldr	r2, [pc, #168]	@ (80014cc <D+0x9cc>)
 8001424:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001428:	f5b2 5ffa 	cmp.w	r2, #8000	@ 0x1f40
 800142c:	bf0c      	ite	eq
 800142e:	2201      	moveq	r2, #1
 8001430:	2200      	movne	r2, #0
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	4013      	ands	r3, r2
  W(d++ < n || d < 3 ||                         /* iterative deepening loop */
 8001436:	2b00      	cmp	r3, #0
 8001438:	d021      	beq.n	800147e <D+0x97e>
    z & (K == I) && ((N < T) & (d < 98) ||      /* root: deepen upto time   */
 800143a:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <D+0x9d0>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	4b25      	ldr	r3, [pc, #148]	@ (80014d4 <D+0x9d4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	429a      	cmp	r2, r3
 8001444:	bfb4      	ite	lt
 8001446:	2301      	movlt	r3, #1
 8001448:	2300      	movge	r3, #0
 800144a:	b2da      	uxtb	r2, r3
 800144c:	7ebb      	ldrb	r3, [r7, #26]
 800144e:	2b61      	cmp	r3, #97	@ 0x61
 8001450:	bf94      	ite	ls
 8001452:	2301      	movls	r3, #1
 8001454:	2300      	movhi	r3, #0
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4013      	ands	r3, r2
 800145a:	b2db      	uxtb	r3, r3
 800145c:	2b00      	cmp	r3, #0
 800145e:	f47f ab94 	bne.w	8000b8a <D+0x8a>
                   (K = X, L = Y & ~M, d = 3)))                /* time's up: go do best    */
 8001462:	7fbb      	ldrb	r3, [r7, #30]
 8001464:	b21a      	sxth	r2, r3
 8001466:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <D+0x9cc>)
 8001468:	801a      	strh	r2, [r3, #0]
 800146a:	7f7b      	ldrb	r3, [r7, #29]
 800146c:	f003 0377 	and.w	r3, r3, #119	@ 0x77
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <D+0x9d8>)
 8001474:	701a      	strb	r2, [r3, #0]
 8001476:	2303      	movs	r3, #3
 8001478:	76bb      	strb	r3, [r7, #26]
 800147a:	f7ff bb86 	b.w	8000b8a <D+0x8a>
      /* เดิมมีบัฟเฟอร์ทิ้งไว้; ไม่พิมพ์อะไรตรงนี้เพื่อคงพฤติกรรม */
    }
  }
  k ^= 24;                                      /* change sides back        */
 800147e:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <D+0x9dc>)
 8001480:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001484:	f083 0318 	eor.w	r3, r3, #24
 8001488:	b21a      	sxth	r2, r3
 800148a:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <D+0x9dc>)
 800148c:	801a      	strh	r2, [r3, #0]
  --Z; return m += m < e;                       /* delayed-loss bonus       */
 800148e:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <D+0x9e0>)
 8001490:	f993 3000 	ldrsb.w	r3, [r3]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	3b01      	subs	r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	b25a      	sxtb	r2, r3
 800149c:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <D+0x9e0>)
 800149e:	701a      	strb	r2, [r3, #0]
 80014a0:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 80014a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	bfb4      	ite	lt
 80014ac:	2301      	movlt	r3, #1
 80014ae:	2300      	movge	r3, #0
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014b6:	4413      	add	r3, r2
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80014bc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	372c      	adds	r7, #44	@ 0x2c
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd90      	pop	{r4, r7, pc}
 80014c8:	200004dc 	.word	0x200004dc
 80014cc:	200004d8 	.word	0x200004d8
 80014d0:	200004cc 	.word	0x200004cc
 80014d4:	200004d0 	.word	0x200004d0
 80014d8:	200004e2 	.word	0x200004e2
 80014dc:	20000000 	.word	0x20000000
 80014e0:	200004e1 	.word	0x200004e1

080014e4 <bkp>:
void gameOver(void) {
  for (;;) { /* hang */ }
}

/* ===== Backup board ===== */
void bkp(void) {
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
  for (int i = 0; i < 16 * 8 + 1; i++) {
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	e00d      	b.n	800150c <bkp+0x28>
    bk[i] = b[i];
 80014f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001520 <bkp+0x3c>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	f993 3000 	ldrsb.w	r3, [r3]
 80014fa:	b2d9      	uxtb	r1, r3
 80014fc:	4a09      	ldr	r2, [pc, #36]	@ (8001524 <bkp+0x40>)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	460a      	mov	r2, r1
 8001504:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 16 * 8 + 1; i++) {
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3301      	adds	r3, #1
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b80      	cmp	r3, #128	@ 0x80
 8001510:	ddee      	ble.n	80014f0 <bkp+0xc>
  }
}
 8001512:	bf00      	nop
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	20000004 	.word	0x20000004
 8001524:	200004e4 	.word	0x200004e4

08001528 <board_to_matrix_chars>:

void board_to_matrix_chars(const signed char *b,
                           const char *sym,
                           char out[8][8],
                           bool rank8_on_row0)
{
 8001528:	b480      	push	{r7}
 800152a:	b08b      	sub	sp, #44	@ 0x2c
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < 8; ++i) {          /* i = 0..7 คือแถวในบอร์ดภายใน (rank 8..1) */
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
 800153a:	e030      	b.n	800159e <board_to_matrix_chars+0x76>
        for (int j = 0; j < 8; ++j) {      /* j = 0..7 คือไฟล์ a..h */
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
 8001540:	e027      	b.n	8001592 <board_to_matrix_chars+0x6a>
            unsigned code = (unsigned)(b[16 * i + j]) & 0x0F;  /* ตัดมาเฉพาะชนิดชิ้นหมาก */
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	011a      	lsls	r2, r3, #4
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	4413      	add	r3, r2
 800154a:	461a      	mov	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	f993 3000 	ldrsb.w	r3, [r3]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	61fb      	str	r3, [r7, #28]
            char ch = sym[code];
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	4413      	add	r3, r2
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	76fb      	strb	r3, [r7, #27]

            int row = rank8_on_row0 ? i : (7 - i); /* กลับมุมมองตามต้องการ */
 8001566:	78fb      	ldrb	r3, [r7, #3]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <board_to_matrix_chars+0x48>
 800156c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156e:	e002      	b.n	8001576 <board_to_matrix_chars+0x4e>
 8001570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	617b      	str	r3, [r7, #20]
            int col = j;                           /* a..h = 0..7 */
 8001578:	6a3b      	ldr	r3, [r7, #32]
 800157a:	613b      	str	r3, [r7, #16]

            out[row][col] = ch;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	441a      	add	r2, r3
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	4413      	add	r3, r2
 8001588:	7efa      	ldrb	r2, [r7, #27]
 800158a:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 8; ++j) {      /* j = 0..7 คือไฟล์ a..h */
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	3301      	adds	r3, #1
 8001590:	623b      	str	r3, [r7, #32]
 8001592:	6a3b      	ldr	r3, [r7, #32]
 8001594:	2b07      	cmp	r3, #7
 8001596:	ddd4      	ble.n	8001542 <board_to_matrix_chars+0x1a>
    for (int i = 0; i < 8; ++i) {          /* i = 0..7 คือแถวในบอร์ดภายใน (rank 8..1) */
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	3301      	adds	r3, #1
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	2b07      	cmp	r3, #7
 80015a2:	ddcb      	ble.n	800153c <board_to_matrix_chars+0x14>
        }
    }
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	372c      	adds	r7, #44	@ 0x2c
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
	...

080015b4 <printBoardCharsAsCArray>:
/* พิมพ์ board_chars เป็น C literal: char board[8][8] = {{'r','n',...}, ...}; */
void printBoardCharsAsCArray(const char board[8][8], const char *name) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	f5ad 6d84 	sub.w	sp, sp, #1056	@ 0x420
 80015ba:	af02      	add	r7, sp, #8
 80015bc:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80015c0:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 80015c4:	6018      	str	r0, [r3, #0]
 80015c6:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80015ca:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 80015ce:	6019      	str	r1, [r3, #0]
  char buf[1024];
  int pos = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414

  if (!name) name = "board_chars";
 80015d6:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80015da:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d105      	bne.n	80015f0 <printBoardCharsAsCArray+0x3c>
 80015e4:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80015e8:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 80015ec:	4a7f      	ldr	r2, [pc, #508]	@ (80017ec <printBoardCharsAsCArray+0x238>)
 80015ee:	601a      	str	r2, [r3, #0]

  pos += snprintf(buf + pos, sizeof(buf) - pos, "char %s[8][8] = {\n", name);
 80015f0:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80015f4:	f107 0208 	add.w	r2, r7, #8
 80015f8:	18d0      	adds	r0, r2, r3
 80015fa:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80015fe:	f5c3 6180 	rsb	r1, r3, #1024	@ 0x400
 8001602:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8001606:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a78      	ldr	r2, [pc, #480]	@ (80017f0 <printBoardCharsAsCArray+0x23c>)
 800160e:	f00d f8bd 	bl	800e78c <sniprintf>
 8001612:	4602      	mov	r2, r0
 8001614:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001618:	4413      	add	r3, r2
 800161a:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
  for (int i = 0; i < 8; ++i) {
 800161e:	2300      	movs	r3, #0
 8001620:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
 8001624:	e0bf      	b.n	80017a6 <printBoardCharsAsCArray+0x1f2>
    pos += snprintf(buf + pos, sizeof(buf) - pos, "  {");
 8001626:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 800162a:	f107 0208 	add.w	r2, r7, #8
 800162e:	18d0      	adds	r0, r2, r3
 8001630:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001634:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001638:	4a6e      	ldr	r2, [pc, #440]	@ (80017f4 <printBoardCharsAsCArray+0x240>)
 800163a:	4619      	mov	r1, r3
 800163c:	f00d f8a6 	bl	800e78c <sniprintf>
 8001640:	4602      	mov	r2, r0
 8001642:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001646:	4413      	add	r3, r2
 8001648:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
    for (int j = 0; j < 8; ++j) {
 800164c:	2300      	movs	r3, #0
 800164e:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
 8001652:	e085      	b.n	8001760 <printBoardCharsAsCArray+0x1ac>
      char c = board[i][j] ? board[i][j] : ' ';
 8001654:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	f507 6283 	add.w	r2, r7, #1048	@ 0x418
 800165e:	f2a2 4214 	subw	r2, r2, #1044	@ 0x414
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	441a      	add	r2, r3
 8001666:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800166a:	4413      	add	r3, r2
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00d      	beq.n	800168e <printBoardCharsAsCArray+0xda>
 8001672:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	f507 6283 	add.w	r2, r7, #1048	@ 0x418
 800167c:	f2a2 4214 	subw	r2, r2, #1044	@ 0x414
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	441a      	add	r2, r3
 8001684:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8001688:	4413      	add	r3, r2
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	e000      	b.n	8001690 <printBoardCharsAsCArray+0xdc>
 800168e:	2320      	movs	r3, #32
 8001690:	f887 340b 	strb.w	r3, [r7, #1035]	@ 0x40b
      /* รองรับการแสดง quote/backslash */
      if (c == '\\' || c == '\'') {
 8001694:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 8001698:	2b5c      	cmp	r3, #92	@ 0x5c
 800169a:	d003      	beq.n	80016a4 <printBoardCharsAsCArray+0xf0>
 800169c:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80016a0:	2b27      	cmp	r3, #39	@ 0x27
 80016a2:	d11d      	bne.n	80016e0 <printBoardCharsAsCArray+0x12c>
        pos += snprintf(buf + pos, sizeof(buf) - pos, "'\\%c'%s", c, (j<7)?", ":"");
 80016a4:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80016a8:	f107 0208 	add.w	r2, r7, #8
 80016ac:	18d0      	adds	r0, r2, r3
 80016ae:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80016b2:	f5c3 6180 	rsb	r1, r3, #1024	@ 0x400
 80016b6:	f897 240b 	ldrb.w	r2, [r7, #1035]	@ 0x40b
 80016ba:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 80016be:	2b06      	cmp	r3, #6
 80016c0:	dc01      	bgt.n	80016c6 <printBoardCharsAsCArray+0x112>
 80016c2:	4b4d      	ldr	r3, [pc, #308]	@ (80017f8 <printBoardCharsAsCArray+0x244>)
 80016c4:	e000      	b.n	80016c8 <printBoardCharsAsCArray+0x114>
 80016c6:	4b4d      	ldr	r3, [pc, #308]	@ (80017fc <printBoardCharsAsCArray+0x248>)
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	4613      	mov	r3, r2
 80016cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001800 <printBoardCharsAsCArray+0x24c>)
 80016ce:	f00d f85d 	bl	800e78c <sniprintf>
 80016d2:	4602      	mov	r2, r0
 80016d4:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80016d8:	4413      	add	r3, r2
 80016da:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
 80016de:	e03a      	b.n	8001756 <printBoardCharsAsCArray+0x1a2>
      } else if (c == '\0') {
 80016e0:	f897 340b 	ldrb.w	r3, [r7, #1035]	@ 0x40b
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d119      	bne.n	800171c <printBoardCharsAsCArray+0x168>
        pos += snprintf(buf + pos, sizeof(buf) - pos, "'\\0'%s", (j<7)?", ":"");
 80016e8:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80016ec:	f107 0208 	add.w	r2, r7, #8
 80016f0:	18d0      	adds	r0, r2, r3
 80016f2:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80016f6:	f5c3 6180 	rsb	r1, r3, #1024	@ 0x400
 80016fa:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 80016fe:	2b06      	cmp	r3, #6
 8001700:	dc01      	bgt.n	8001706 <printBoardCharsAsCArray+0x152>
 8001702:	4b3d      	ldr	r3, [pc, #244]	@ (80017f8 <printBoardCharsAsCArray+0x244>)
 8001704:	e000      	b.n	8001708 <printBoardCharsAsCArray+0x154>
 8001706:	4b3d      	ldr	r3, [pc, #244]	@ (80017fc <printBoardCharsAsCArray+0x248>)
 8001708:	4a3e      	ldr	r2, [pc, #248]	@ (8001804 <printBoardCharsAsCArray+0x250>)
 800170a:	f00d f83f 	bl	800e78c <sniprintf>
 800170e:	4602      	mov	r2, r0
 8001710:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001714:	4413      	add	r3, r2
 8001716:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
 800171a:	e01c      	b.n	8001756 <printBoardCharsAsCArray+0x1a2>
      } else {
        pos += snprintf(buf + pos, sizeof(buf) - pos, "'%c'%s", c, (j<7)?", ":"");
 800171c:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001720:	f107 0208 	add.w	r2, r7, #8
 8001724:	18d0      	adds	r0, r2, r3
 8001726:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 800172a:	f5c3 6180 	rsb	r1, r3, #1024	@ 0x400
 800172e:	f897 240b 	ldrb.w	r2, [r7, #1035]	@ 0x40b
 8001732:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8001736:	2b06      	cmp	r3, #6
 8001738:	dc01      	bgt.n	800173e <printBoardCharsAsCArray+0x18a>
 800173a:	4b2f      	ldr	r3, [pc, #188]	@ (80017f8 <printBoardCharsAsCArray+0x244>)
 800173c:	e000      	b.n	8001740 <printBoardCharsAsCArray+0x18c>
 800173e:	4b2f      	ldr	r3, [pc, #188]	@ (80017fc <printBoardCharsAsCArray+0x248>)
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	4613      	mov	r3, r2
 8001744:	4a30      	ldr	r2, [pc, #192]	@ (8001808 <printBoardCharsAsCArray+0x254>)
 8001746:	f00d f821 	bl	800e78c <sniprintf>
 800174a:	4602      	mov	r2, r0
 800174c:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001750:	4413      	add	r3, r2
 8001752:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
    for (int j = 0; j < 8; ++j) {
 8001756:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800175a:	3301      	adds	r3, #1
 800175c:	f8c7 340c 	str.w	r3, [r7, #1036]	@ 0x40c
 8001760:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8001764:	2b07      	cmp	r3, #7
 8001766:	f77f af75 	ble.w	8001654 <printBoardCharsAsCArray+0xa0>
      }
    }
    pos += snprintf(buf + pos, sizeof(buf) - pos, "}%s\n", (i<7)?",":"");
 800176a:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 800176e:	f107 0208 	add.w	r2, r7, #8
 8001772:	18d0      	adds	r0, r2, r3
 8001774:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001778:	f5c3 6180 	rsb	r1, r3, #1024	@ 0x400
 800177c:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001780:	2b06      	cmp	r3, #6
 8001782:	dc01      	bgt.n	8001788 <printBoardCharsAsCArray+0x1d4>
 8001784:	4b21      	ldr	r3, [pc, #132]	@ (800180c <printBoardCharsAsCArray+0x258>)
 8001786:	e000      	b.n	800178a <printBoardCharsAsCArray+0x1d6>
 8001788:	4b1c      	ldr	r3, [pc, #112]	@ (80017fc <printBoardCharsAsCArray+0x248>)
 800178a:	4a21      	ldr	r2, [pc, #132]	@ (8001810 <printBoardCharsAsCArray+0x25c>)
 800178c:	f00c fffe 	bl	800e78c <sniprintf>
 8001790:	4602      	mov	r2, r0
 8001792:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 8001796:	4413      	add	r3, r2
 8001798:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414
  for (int i = 0; i < 8; ++i) {
 800179c:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 80017a0:	3301      	adds	r3, #1
 80017a2:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
 80017a6:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	f77f af3b 	ble.w	8001626 <printBoardCharsAsCArray+0x72>
  }
  pos += snprintf(buf + pos, sizeof(buf) - pos, "};\n");
 80017b0:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80017b4:	f107 0208 	add.w	r2, r7, #8
 80017b8:	18d0      	adds	r0, r2, r3
 80017ba:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80017be:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80017c2:	4a14      	ldr	r2, [pc, #80]	@ (8001814 <printBoardCharsAsCArray+0x260>)
 80017c4:	4619      	mov	r1, r3
 80017c6:	f00c ffe1 	bl	800e78c <sniprintf>
 80017ca:	4602      	mov	r2, r0
 80017cc:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80017d0:	4413      	add	r3, r2
 80017d2:	f8c7 3414 	str.w	r3, [r7, #1044]	@ 0x414

  uartPrint_raw(buf);
 80017d6:	f107 0308 	add.w	r3, r7, #8
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff f922 	bl	8000a24 <uartPrint_raw>
}
 80017e0:	bf00      	nop
 80017e2:	f507 6783 	add.w	r7, r7, #1048	@ 0x418
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	08012064 	.word	0x08012064
 80017f0:	08012070 	.word	0x08012070
 80017f4:	08012084 	.word	0x08012084
 80017f8:	08012088 	.word	0x08012088
 80017fc:	0801208c 	.word	0x0801208c
 8001800:	08012090 	.word	0x08012090
 8001804:	08012098 	.word	0x08012098
 8001808:	080120a0 	.word	0x080120a0
 800180c:	080120a8 	.word	0x080120a8
 8001810:	080120ac 	.word	0x080120ac
 8001814:	080120b4 	.word	0x080120b4

08001818 <in_bounds>:
/* ===== โหมด Human vs Computer (คงโครงเดิม, เปลี่ยน I/O เป็น UART) ===== */
/* One turn: Human vs Computer (micro_max style) */
#include <stdlib.h>   // abs
#include <ctype.h>    // isupper, islower

static int in_bounds(int x, int y) {
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
    return x >= 0 && x < 8 && y >= 0 && y < 8;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	db0a      	blt.n	800183e <in_bounds+0x26>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b07      	cmp	r3, #7
 800182c:	dc07      	bgt.n	800183e <in_bounds+0x26>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	db04      	blt.n	800183e <in_bounds+0x26>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	2b07      	cmp	r3, #7
 8001838:	dc01      	bgt.n	800183e <in_bounds+0x26>
 800183a:	2301      	movs	r3, #1
 800183c:	e000      	b.n	8001840 <in_bounds+0x28>
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <clear_path>:

/* ตรวจว่าทิศทาง (dx,dy) จาก (x,y) ไป (tx,ty) ว่างตลอดทางหรือไม่
   (ไม่นับปลายทาง) — ใช้กับ R/B/Q */
static int clear_path(int x, int y, int tx, int ty, const char board[8][8]) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
 8001858:	603b      	str	r3, [r7, #0]
    int dx = (tx > x) - (tx < x);  // -1, 0, หรือ +1
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	429a      	cmp	r2, r3
 8001860:	bfcc      	ite	gt
 8001862:	2301      	movgt	r3, #1
 8001864:	2300      	movle	r3, #0
 8001866:	b2db      	uxtb	r3, r3
 8001868:	4619      	mov	r1, r3
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	429a      	cmp	r2, r3
 8001870:	bfb4      	ite	lt
 8001872:	2301      	movlt	r3, #1
 8001874:	2300      	movge	r3, #0
 8001876:	b2db      	uxtb	r3, r3
 8001878:	1acb      	subs	r3, r1, r3
 800187a:	617b      	str	r3, [r7, #20]
    int dy = (ty > y) - (ty < y);  // -1, 0, หรือ +1
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	429a      	cmp	r2, r3
 8001882:	bfcc      	ite	gt
 8001884:	2301      	movgt	r3, #1
 8001886:	2300      	movle	r3, #0
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4619      	mov	r1, r3
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	429a      	cmp	r2, r3
 8001892:	bfb4      	ite	lt
 8001894:	2301      	movlt	r3, #1
 8001896:	2300      	movge	r3, #0
 8001898:	b2db      	uxtb	r3, r3
 800189a:	1acb      	subs	r3, r1, r3
 800189c:	613b      	str	r3, [r7, #16]

    x += dx; y += dy;
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	4413      	add	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	4413      	add	r3, r2
 80018ac:	60bb      	str	r3, [r7, #8]
    while (x != tx || y != ty) {
 80018ae:	e01b      	b.n	80018e8 <clear_path+0x9c>
        if (!in_bounds(x,y)) return 0;
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7ff ffb0 	bl	8001818 <in_bounds>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <clear_path+0x76>
 80018be:	2300      	movs	r3, #0
 80018c0:	e01b      	b.n	80018fa <clear_path+0xae>
        if (board[y][x] != '.') return 0;  // มีตัวขวาง
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	6a3a      	ldr	r2, [r7, #32]
 80018c8:	441a      	add	r2, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4413      	add	r3, r2
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80018d2:	d001      	beq.n	80018d8 <clear_path+0x8c>
 80018d4:	2300      	movs	r3, #0
 80018d6:	e010      	b.n	80018fa <clear_path+0xae>
        x += dx; y += dy;
 80018d8:	68fa      	ldr	r2, [r7, #12]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	4413      	add	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4413      	add	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
    while (x != tx || y != ty) {
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d1df      	bne.n	80018b0 <clear_path+0x64>
 80018f0:	68ba      	ldr	r2, [r7, #8]
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d1db      	bne.n	80018b0 <clear_path+0x64>
    }
    return 1;
 80018f8:	2301      	movs	r3, #1
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3718      	adds	r7, #24
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <attacking>:

/* คืน 1 ถ้าหมาก piece ที่อยู่ (x,y) โจมตีช่องกษัตริย์ (kx,ky) ได้ โดยคำนึงถึงตัวขวาง */
int attacking(int x, int y, char piece, int kx, int ky, const char board[8][8]) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	@ 0x28
 8001908:	af02      	add	r7, sp, #8
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	603b      	str	r3, [r7, #0]
 8001910:	4613      	mov	r3, r2
 8001912:	71fb      	strb	r3, [r7, #7]
    if (!in_bounds(x,y) || !in_bounds(kx,ky)) return 0;
 8001914:	68b9      	ldr	r1, [r7, #8]
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f7ff ff7e 	bl	8001818 <in_bounds>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <attacking+0x2c>
 8001922:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001924:	6838      	ldr	r0, [r7, #0]
 8001926:	f7ff ff77 	bl	8001818 <in_bounds>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <attacking+0x30>
 8001930:	2300      	movs	r3, #0
 8001932:	e108      	b.n	8001b46 <attacking+0x242>

    int dx = kx - x;
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	61fb      	str	r3, [r7, #28]
    int dy = ky - y;
 800193c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	61bb      	str	r3, [r7, #24]
    int ax = dx < 0 ? -dx : dx;
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	2b00      	cmp	r3, #0
 8001948:	bfb8      	it	lt
 800194a:	425b      	neglt	r3, r3
 800194c:	617b      	str	r3, [r7, #20]
    int ay = dy < 0 ? -dy : dy;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	2b00      	cmp	r3, #0
 8001952:	bfb8      	it	lt
 8001954:	425b      	neglt	r3, r3
 8001956:	613b      	str	r3, [r7, #16]

    switch (piece) {
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	3b42      	subs	r3, #66	@ 0x42
 800195c:	2b30      	cmp	r3, #48	@ 0x30
 800195e:	f200 80f1 	bhi.w	8001b44 <attacking+0x240>
 8001962:	a201      	add	r2, pc, #4	@ (adr r2, 8001968 <attacking+0x64>)
 8001964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001968:	08001af5 	.word	0x08001af5
 800196c:	08001b45 	.word	0x08001b45
 8001970:	08001b45 	.word	0x08001b45
 8001974:	08001b45 	.word	0x08001b45
 8001978:	08001b45 	.word	0x08001b45
 800197c:	08001b45 	.word	0x08001b45
 8001980:	08001b45 	.word	0x08001b45
 8001984:	08001b45 	.word	0x08001b45
 8001988:	08001b45 	.word	0x08001b45
 800198c:	08001aad 	.word	0x08001aad
 8001990:	08001b45 	.word	0x08001b45
 8001994:	08001b45 	.word	0x08001b45
 8001998:	08001a8d 	.word	0x08001a8d
 800199c:	08001b45 	.word	0x08001b45
 80019a0:	08001a2d 	.word	0x08001a2d
 80019a4:	08001b15 	.word	0x08001b15
 80019a8:	08001acd 	.word	0x08001acd
 80019ac:	08001b45 	.word	0x08001b45
 80019b0:	08001b45 	.word	0x08001b45
 80019b4:	08001b45 	.word	0x08001b45
 80019b8:	08001b45 	.word	0x08001b45
 80019bc:	08001b45 	.word	0x08001b45
 80019c0:	08001b45 	.word	0x08001b45
 80019c4:	08001b45 	.word	0x08001b45
 80019c8:	08001b45 	.word	0x08001b45
 80019cc:	08001b45 	.word	0x08001b45
 80019d0:	08001b45 	.word	0x08001b45
 80019d4:	08001b45 	.word	0x08001b45
 80019d8:	08001b45 	.word	0x08001b45
 80019dc:	08001b45 	.word	0x08001b45
 80019e0:	08001b45 	.word	0x08001b45
 80019e4:	08001b45 	.word	0x08001b45
 80019e8:	08001af5 	.word	0x08001af5
 80019ec:	08001b45 	.word	0x08001b45
 80019f0:	08001b45 	.word	0x08001b45
 80019f4:	08001b45 	.word	0x08001b45
 80019f8:	08001b45 	.word	0x08001b45
 80019fc:	08001b45 	.word	0x08001b45
 8001a00:	08001b45 	.word	0x08001b45
 8001a04:	08001b45 	.word	0x08001b45
 8001a08:	08001b45 	.word	0x08001b45
 8001a0c:	08001aad 	.word	0x08001aad
 8001a10:	08001b45 	.word	0x08001b45
 8001a14:	08001b45 	.word	0x08001b45
 8001a18:	08001a8d 	.word	0x08001a8d
 8001a1c:	08001b45 	.word	0x08001b45
 8001a20:	08001a5d 	.word	0x08001a5d
 8001a24:	08001b15 	.word	0x08001b15
 8001a28:	08001acd 	.word	0x08001acd
        case 'P':   // เบี้ยขาว โจมตีเฉียงขึ้น
            return ( (kx == x+1 && ky == y+1) || (kx == x-1 && ky == y+1) );
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d104      	bne.n	8001a40 <attacking+0x13c>
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d009      	beq.n	8001a54 <attacking+0x150>
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d106      	bne.n	8001a58 <attacking+0x154>
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d101      	bne.n	8001a58 <attacking+0x154>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e076      	b.n	8001b46 <attacking+0x242>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e074      	b.n	8001b46 <attacking+0x242>

        case 'p':   // เบี้ยดำ โจมตีเฉียงลง
            return ( (kx == x+1 && ky == y-1) || (kx == x-1 && ky == y-1) );
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d104      	bne.n	8001a70 <attacking+0x16c>
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d009      	beq.n	8001a84 <attacking+0x180>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d106      	bne.n	8001a88 <attacking+0x184>
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d101      	bne.n	8001a88 <attacking+0x184>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e05e      	b.n	8001b46 <attacking+0x242>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e05c      	b.n	8001b46 <attacking+0x242>

        case 'N':   // ม้า ไม่โดนตัวขวาง
        case 'n':
            return (ax == 1 && ay == 2) || (ax == 2 && ay == 1);
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d102      	bne.n	8001a98 <attacking+0x194>
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d005      	beq.n	8001aa4 <attacking+0x1a0>
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d104      	bne.n	8001aa8 <attacking+0x1a4>
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d101      	bne.n	8001aa8 <attacking+0x1a4>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e04e      	b.n	8001b46 <attacking+0x242>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	e04c      	b.n	8001b46 <attacking+0x242>

        case 'K':   // คิง 1 ช่องรอบตัว ไม่โดนตัวขวาง
        case 'k':
            return (ax <= 1 && ay <= 1) && (ax || ay);
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	dc0a      	bgt.n	8001ac8 <attacking+0x1c4>
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	dc07      	bgt.n	8001ac8 <attacking+0x1c4>
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d102      	bne.n	8001ac4 <attacking+0x1c0>
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <attacking+0x1c4>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e03e      	b.n	8001b46 <attacking+0x242>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	e03c      	b.n	8001b46 <attacking+0x242>

        case 'R':   // เรือ: แนวนอน/แนวตั้ง + เส้นทางต้องโล่ง
        case 'r':
            if (kx == x || ky == y) {
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d003      	beq.n	8001adc <attacking+0x1d8>
 8001ad4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d109      	bne.n	8001af0 <attacking+0x1ec>
                return clear_path(x, y, kx, ky, board);
 8001adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f7ff feb0 	bl	800184c <clear_path>
 8001aec:	4603      	mov	r3, r0
 8001aee:	e02a      	b.n	8001b46 <attacking+0x242>
            }
            return 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	e028      	b.n	8001b46 <attacking+0x242>

        case 'B':   // โคน: แนวทแยง + เส้นทางต้องโล่ง
        case 'b':
            if (ax == ay) {
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d109      	bne.n	8001b10 <attacking+0x20c>
                return clear_path(x, y, kx, ky, board);
 8001afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	68f8      	ldr	r0, [r7, #12]
 8001b08:	f7ff fea0 	bl	800184c <clear_path>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	e01a      	b.n	8001b46 <attacking+0x242>
            }
            return 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	e018      	b.n	8001b46 <attacking+0x242>

        case 'Q':   // ควีน = เรือ หรือ โคน
        case 'q':
            if (kx == x || ky == y || ax == ay) {
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d007      	beq.n	8001b2c <attacking+0x228>
 8001b1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d003      	beq.n	8001b2c <attacking+0x228>
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d109      	bne.n	8001b40 <attacking+0x23c>
                return clear_path(x, y, kx, ky, board);
 8001b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	68b9      	ldr	r1, [r7, #8]
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f7ff fe88 	bl	800184c <clear_path>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	e002      	b.n	8001b46 <attacking+0x242>
            }
            return 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	e000      	b.n	8001b46 <attacking+0x242>
    }
    return 0;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop

08001b50 <isKingCheck>:

int isKingCheck(char board_chars[8][8])
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	@ 0x28
 8001b54:	af02      	add	r7, sp, #8
 8001b56:	6078      	str	r0, [r7, #4]
    for (int y = 0; y < 8; y++) {
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61fb      	str	r3, [r7, #28]
 8001b5c:	e05b      	b.n	8001c16 <isKingCheck+0xc6>
        for (int x = 0; x < 8; x++) {
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	e052      	b.n	8001c0a <isKingCheck+0xba>
            char piece = board_chars[y][x];
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	441a      	add	r2, r3
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	4413      	add	r3, r2
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	73fb      	strb	r3, [r7, #15]
            if (piece == '.') continue;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	2b2e      	cmp	r3, #46	@ 0x2e
 8001b78:	d043      	beq.n	8001c02 <isKingCheck+0xb2>

            char king = isupper(piece) ? 'k' : 'K';
 8001b7a:	7bfb      	ldrb	r3, [r7, #15]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8001c28 <isKingCheck+0xd8>)
 8001b80:	4413      	add	r3, r2
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d101      	bne.n	8001b90 <isKingCheck+0x40>
 8001b8c:	236b      	movs	r3, #107	@ 0x6b
 8001b8e:	e000      	b.n	8001b92 <isKingCheck+0x42>
 8001b90:	234b      	movs	r3, #75	@ 0x4b
 8001b92:	73bb      	strb	r3, [r7, #14]
            for (int ky = 0; ky < 8; ky++) {
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
 8001b98:	e02f      	b.n	8001bfa <isKingCheck+0xaa>
                for (int kx = 0; kx < 8; kx++) {
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	e026      	b.n	8001bee <isKingCheck+0x9e>
                    if (board_chars[ky][kx] == king) {
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	441a      	add	r2, r3
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	4413      	add	r3, r2
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	7bba      	ldrb	r2, [r7, #14]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d119      	bne.n	8001be8 <isKingCheck+0x98>
                        if (attacking(x, y, piece, kx, ky, board_chars)) {
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	69f9      	ldr	r1, [r7, #28]
 8001bc2:	69b8      	ldr	r0, [r7, #24]
 8001bc4:	f7ff fe9e 	bl	8001904 <attacking>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00c      	beq.n	8001be8 <isKingCheck+0x98>
                            if (isupper(piece)) {
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	4a15      	ldr	r2, [pc, #84]	@ (8001c28 <isKingCheck+0xd8>)
 8001bd4:	4413      	add	r3, r2
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	f003 0303 	and.w	r3, r3, #3
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <isKingCheck+0x94>
                                return 1; // White piece checking Black king
 8001be0:	2301      	movs	r3, #1
 8001be2:	e01c      	b.n	8001c1e <isKingCheck+0xce>
                            } else {
                                return 2; // Black piece checking White king
 8001be4:	2302      	movs	r3, #2
 8001be6:	e01a      	b.n	8001c1e <isKingCheck+0xce>
                for (int kx = 0; kx < 8; kx++) {
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	3301      	adds	r3, #1
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	2b07      	cmp	r3, #7
 8001bf2:	ddd5      	ble.n	8001ba0 <isKingCheck+0x50>
            for (int ky = 0; ky < 8; ky++) {
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2b07      	cmp	r3, #7
 8001bfe:	ddcc      	ble.n	8001b9a <isKingCheck+0x4a>
 8001c00:	e000      	b.n	8001c04 <isKingCheck+0xb4>
            if (piece == '.') continue;
 8001c02:	bf00      	nop
        for (int x = 0; x < 8; x++) {
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	3301      	adds	r3, #1
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	2b07      	cmp	r3, #7
 8001c0e:	dda9      	ble.n	8001b64 <isKingCheck+0x14>
    for (int y = 0; y < 8; y++) {
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	3301      	adds	r3, #1
 8001c14:	61fb      	str	r3, [r7, #28]
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	2b07      	cmp	r3, #7
 8001c1a:	dda0      	ble.n	8001b5e <isKingCheck+0xe>
                    }
                }
            }
        }
    }
    return 0;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3720      	adds	r7, #32
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	08012870 	.word	0x08012870

08001c2c <isTaken>:

bool isTaken(const char board[8][8], int fromX, int fromY, int toX, int toY)
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	f2ad 4d04 	subw	sp, sp, #1028	@ 0x404
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	f507 6480 	add.w	r4, r7, #1024	@ 0x400
 8001c38:	f5a4 747d 	sub.w	r4, r4, #1012	@ 0x3f4
 8001c3c:	6020      	str	r0, [r4, #0]
 8001c3e:	f507 6080 	add.w	r0, r7, #1024	@ 0x400
 8001c42:	f5a0 707e 	sub.w	r0, r0, #1016	@ 0x3f8
 8001c46:	6001      	str	r1, [r0, #0]
 8001c48:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 8001c4c:	f5a1 717f 	sub.w	r1, r1, #1020	@ 0x3fc
 8001c50:	600a      	str	r2, [r1, #0]
 8001c52:	f507 6280 	add.w	r2, r7, #1024	@ 0x400
 8001c56:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8001c5a:	6013      	str	r3, [r2, #0]
    if (fromX < 0 || fromX >= 8 || fromY < 0 || fromY >= 8 ||
 8001c5c:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001c60:	f5a3 737e 	sub.w	r3, r3, #1016	@ 0x3f8
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	db2a      	blt.n	8001cc0 <isTaken+0x94>
 8001c6a:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001c6e:	f5a3 737e 	sub.w	r3, r3, #1016	@ 0x3f8
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b07      	cmp	r3, #7
 8001c76:	dc23      	bgt.n	8001cc0 <isTaken+0x94>
 8001c78:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001c7c:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	db1c      	blt.n	8001cc0 <isTaken+0x94>
 8001c86:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001c8a:	f5a3 737f 	sub.w	r3, r3, #1020	@ 0x3fc
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b07      	cmp	r3, #7
 8001c92:	dc15      	bgt.n	8001cc0 <isTaken+0x94>
 8001c94:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001c98:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	db0e      	blt.n	8001cc0 <isTaken+0x94>
        toX < 0 || toX >= 8 || toY < 0 || toY >= 8) {
 8001ca2:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001ca6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b07      	cmp	r3, #7
 8001cae:	dc07      	bgt.n	8001cc0 <isTaken+0x94>
 8001cb0:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	db03      	blt.n	8001cc0 <isTaken+0x94>
 8001cb8:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001cbc:	2b07      	cmp	r3, #7
 8001cbe:	dd01      	ble.n	8001cc4 <isTaken+0x98>
        return false;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e03f      	b.n	8001d44 <isTaken+0x118>
    }

    char dst = board[toX][toY];
 8001cc4:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001cc8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	f507 6280 	add.w	r2, r7, #1024	@ 0x400
 8001cd4:	f5a2 727d 	sub.w	r2, r2, #1012	@ 0x3f4
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	441a      	add	r2, r3
 8001cdc:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	f887 33ff 	strb.w	r3, [r7, #1023]	@ 0x3ff
    char test[1000] = "";
 8001ce8:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001cec:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	f00c fe1f 	bl	800e93c <memset>

    sprintf(test, "%s\r\n", dst);
 8001cfe:	f897 23ff 	ldrb.w	r2, [r7, #1023]	@ 0x3ff
 8001d02:	f107 0314 	add.w	r3, r7, #20
 8001d06:	4912      	ldr	r1, [pc, #72]	@ (8001d50 <isTaken+0x124>)
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f00c fd75 	bl	800e7f8 <siprintf>

    if(board[toY][toX] != '.'){
 8001d0e:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	f507 6280 	add.w	r2, r7, #1024	@ 0x400
 8001d18:	f5a2 727d 	sub.w	r2, r2, #1012	@ 0x3f4
 8001d1c:	6812      	ldr	r2, [r2, #0]
 8001d1e:	441a      	add	r2, r3
 8001d20:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8001d24:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d30:	d004      	beq.n	8001d3c <isTaken+0x110>
    	uartPrint_raw("take\r\n");
 8001d32:	4808      	ldr	r0, [pc, #32]	@ (8001d54 <isTaken+0x128>)
 8001d34:	f7fe fe76 	bl	8000a24 <uartPrint_raw>
    	return true;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e003      	b.n	8001d44 <isTaken+0x118>
    }

    uartPrint_raw("no-take 2\r\n");
 8001d3c:	4806      	ldr	r0, [pc, #24]	@ (8001d58 <isTaken+0x12c>)
 8001d3e:	f7fe fe71 	bl	8000a24 <uartPrint_raw>
//    uartPrint_raw(test);
    return false;
 8001d42:	2300      	movs	r3, #0
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	f207 4704 	addw	r7, r7, #1028	@ 0x404
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd90      	pop	{r4, r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	080120b8 	.word	0x080120b8
 8001d54:	080120c0 	.word	0x080120c0
 8001d58:	080120c8 	.word	0x080120c8

08001d5c <isTakenFromMov>:

bool isTakenFromMov(const char board[8][8], const char mov[5]) {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
    int fromX = mov[0] - 'a';
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	3b61      	subs	r3, #97	@ 0x61
 8001d6c:	617b      	str	r3, [r7, #20]
    int fromY = 8 - (mov[1] - '0');
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8001d78:	613b      	str	r3, [r7, #16]
    int toX   = mov[2] - 'a';
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	3b61      	subs	r3, #97	@ 0x61
 8001d82:	60fb      	str	r3, [r7, #12]
    int toY   = 8 - (mov[3] - '0');
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	3303      	adds	r3, #3
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8001d8e:	60bb      	str	r3, [r7, #8]

    return isTaken(board, fromX, fromY, toX, toY);
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	6979      	ldr	r1, [r7, #20]
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff ff46 	bl	8001c2c <isTaken>
 8001da0:	4603      	mov	r3, r0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <isCastleMoveType>:

int isCastleMoveType(const char mov[5], const char board[8][8])
{
 8001daa:	b480      	push	{r7}
 8001dac:	b089      	sub	sp, #36	@ 0x24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	6039      	str	r1, [r7, #0]
    int fromX = mov[0] - 'a';
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	3b61      	subs	r3, #97	@ 0x61
 8001dba:	61fb      	str	r3, [r7, #28]
    int fromY = 8 - (mov[1] - '0');
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8001dc6:	61bb      	str	r3, [r7, #24]
    int toX   = mov[2] - 'a';
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3302      	adds	r3, #2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	3b61      	subs	r3, #97	@ 0x61
 8001dd0:	617b      	str	r3, [r7, #20]
    int toY   = 8 - (mov[3] - '0');
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3303      	adds	r3, #3
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8001ddc:	613b      	str	r3, [r7, #16]

    char piece = board[fromY][fromX];
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	441a      	add	r2, r3
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	4413      	add	r3, r2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	73fb      	strb	r3, [r7, #15]
    if (piece != 'K' && piece != 'k') {
 8001dee:	7bfb      	ldrb	r3, [r7, #15]
 8001df0:	2b4b      	cmp	r3, #75	@ 0x4b
 8001df2:	d004      	beq.n	8001dfe <isCastleMoveType+0x54>
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
 8001df6:	2b6b      	cmp	r3, #107	@ 0x6b
 8001df8:	d001      	beq.n	8001dfe <isCastleMoveType+0x54>
        return 0; // ไม่ใช่กษัตริย์
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e015      	b.n	8001e2a <isCastleMoveType+0x80>
    }

    // ต้องอยู่ใน rank เดิม
    if (fromY != toY) return 0;
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d001      	beq.n	8001e0a <isCastleMoveType+0x60>
 8001e06:	2300      	movs	r3, #0
 8001e08:	e00f      	b.n	8001e2a <isCastleMoveType+0x80>

    int dx = toX - fromX;
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	60bb      	str	r3, [r7, #8]

    if (dx == 2) {
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d101      	bne.n	8001e1c <isCastleMoveType+0x72>
        return 1; // Kingside castling
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e006      	b.n	8001e2a <isCastleMoveType+0x80>
    } else if (dx == -2) {
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f113 0f02 	cmn.w	r3, #2
 8001e22:	d101      	bne.n	8001e28 <isCastleMoveType+0x7e>
        return 2; // Queenside castling
 8001e24:	2302      	movs	r3, #2
 8001e26:	e000      	b.n	8001e2a <isCastleMoveType+0x80>
    }

    return 0;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3724      	adds	r7, #36	@ 0x24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <is_white_piece>:

/* ===== Helpers for side checks ===== */
static inline int is_white_piece(char c) { return c >= 'A' && c <= 'Z'; }
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71fb      	strb	r3, [r7, #7]
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	2b40      	cmp	r3, #64	@ 0x40
 8001e44:	d904      	bls.n	8001e50 <is_white_piece+0x1a>
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	2b5a      	cmp	r3, #90	@ 0x5a
 8001e4a:	d801      	bhi.n	8001e50 <is_white_piece+0x1a>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <is_white_piece+0x1c>
 8001e50:	2300      	movs	r3, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <is_black_piece>:
static inline int is_black_piece(char c) { return c >= 'a' && c <= 'z'; }
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	4603      	mov	r3, r0
 8001e66:	71fb      	strb	r3, [r7, #7]
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	2b60      	cmp	r3, #96	@ 0x60
 8001e6c:	d904      	bls.n	8001e78 <is_black_piece+0x1a>
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	2b7a      	cmp	r3, #122	@ 0x7a
 8001e72:	d801      	bhi.n	8001e78 <is_black_piece+0x1a>
 8001e74:	2301      	movs	r3, #1
 8001e76:	e000      	b.n	8001e7a <is_black_piece+0x1c>
 8001e78:	2300      	movs	r3, #0
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <find_king>:

/* หา king ของฝั่ง */
static int find_king(const char board[8][8], int white, int *kx, int *ky) {
 8001e86:	b480      	push	{r7}
 8001e88:	b089      	sub	sp, #36	@ 0x24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	60f8      	str	r0, [r7, #12]
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	603b      	str	r3, [r7, #0]
    char target = white ? 'K' : 'k';
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <find_king+0x18>
 8001e9a:	234b      	movs	r3, #75	@ 0x4b
 8001e9c:	e000      	b.n	8001ea0 <find_king+0x1a>
 8001e9e:	236b      	movs	r3, #107	@ 0x6b
 8001ea0:	75fb      	strb	r3, [r7, #23]
    for (int y = 0; y < 8; ++y) {
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
 8001ea6:	e01d      	b.n	8001ee4 <find_king+0x5e>
        for (int x = 0; x < 8; ++x) {
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	e014      	b.n	8001ed8 <find_king+0x52>
            if (board[y][x] == target) { *kx = x; *ky = y; return 1; }
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	441a      	add	r2, r3
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	4413      	add	r3, r2
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	7dfa      	ldrb	r2, [r7, #23]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d107      	bne.n	8001ed2 <find_king+0x4c>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e00c      	b.n	8001eec <find_king+0x66>
        for (int x = 0; x < 8; ++x) {
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	61bb      	str	r3, [r7, #24]
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2b07      	cmp	r3, #7
 8001edc:	dde7      	ble.n	8001eae <find_king+0x28>
    for (int y = 0; y < 8; ++y) {
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	61fb      	str	r3, [r7, #28]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	2b07      	cmp	r3, #7
 8001ee8:	ddde      	ble.n	8001ea8 <find_king+0x22>
        }
    }
    return 0;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3724      	adds	r7, #36	@ 0x24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <is_in_check_side>:

/* ฝั่ง white==1 หมายถึงเช็คว่า "กษัตริย์ขาว" ถูกโจมตีหรือไม่ */
static int is_in_check_side(const char board[8][8], int white) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08c      	sub	sp, #48	@ 0x30
 8001efc:	af02      	add	r7, sp, #8
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
    int kx, ky;
    if (!find_king(board, white, &kx, &ky)) {
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	f107 0210 	add.w	r2, r7, #16
 8001f0a:	6839      	ldr	r1, [r7, #0]
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff ffba 	bl	8001e86 <find_king>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <is_in_check_side+0x24>
        /* ถ้าไม่เจอคิง ถือว่า “อันตราย” ไว้ก่อน */
        return 1;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e068      	b.n	8001fee <is_in_check_side+0xf6>
    }
    /* ให้ฝั่งตรงข้ามทุกตัวลองโจมตีกษัตริย์ */
    if (white) {
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d032      	beq.n	8001f88 <is_in_check_side+0x90>
        /* โจมตีโดยหมาก 'ดำ' (ตัวพิมพ์เล็ก) */
        for (int y = 0; y < 8; ++y)
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f26:	e02b      	b.n	8001f80 <is_in_check_side+0x88>
            for (int x = 0; x < 8; ++x) {
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
 8001f2c:	e022      	b.n	8001f74 <is_in_check_side+0x7c>
                char pc = board[y][x];
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	441a      	add	r2, r3
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	75bb      	strb	r3, [r7, #22]
                if (is_black_piece(pc) && attacking(x, y, pc, kx, ky, board))
 8001f3e:	7dbb      	ldrb	r3, [r7, #22]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff ff8c 	bl	8001e5e <is_black_piece>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d010      	beq.n	8001f6e <is_in_check_side+0x76>
 8001f4c:	6938      	ldr	r0, [r7, #16]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	7db9      	ldrb	r1, [r7, #22]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	9201      	str	r2, [sp, #4]
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460a      	mov	r2, r1
 8001f5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f5e:	6a38      	ldr	r0, [r7, #32]
 8001f60:	f7ff fcd0 	bl	8001904 <attacking>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <is_in_check_side+0x76>
                    return 1;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e03f      	b.n	8001fee <is_in_check_side+0xf6>
            for (int x = 0; x < 8; ++x) {
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	3301      	adds	r3, #1
 8001f72:	623b      	str	r3, [r7, #32]
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	2b07      	cmp	r3, #7
 8001f78:	ddd9      	ble.n	8001f2e <is_in_check_side+0x36>
        for (int y = 0; y < 8; ++y)
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	2b07      	cmp	r3, #7
 8001f84:	ddd0      	ble.n	8001f28 <is_in_check_side+0x30>
 8001f86:	e031      	b.n	8001fec <is_in_check_side+0xf4>
            }
    } else {
        /* โจมตีโดยหมาก 'ขาว' (ตัวพิมพ์ใหญ่) */
        for (int y = 0; y < 8; ++y)
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61fb      	str	r3, [r7, #28]
 8001f8c:	e02b      	b.n	8001fe6 <is_in_check_side+0xee>
            for (int x = 0; x < 8; ++x) {
 8001f8e:	2300      	movs	r3, #0
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	e022      	b.n	8001fda <is_in_check_side+0xe2>
                char pc = board[y][x];
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	441a      	add	r2, r3
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	75fb      	strb	r3, [r7, #23]
                if (is_white_piece(pc) && attacking(x, y, pc, kx, ky, board))
 8001fa4:	7dfb      	ldrb	r3, [r7, #23]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ff45 	bl	8001e36 <is_white_piece>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d010      	beq.n	8001fd4 <is_in_check_side+0xdc>
 8001fb2:	6938      	ldr	r0, [r7, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	7df9      	ldrb	r1, [r7, #23]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	9201      	str	r2, [sp, #4]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	460a      	mov	r2, r1
 8001fc2:	69f9      	ldr	r1, [r7, #28]
 8001fc4:	69b8      	ldr	r0, [r7, #24]
 8001fc6:	f7ff fc9d 	bl	8001904 <attacking>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <is_in_check_side+0xdc>
                    return 1;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e00c      	b.n	8001fee <is_in_check_side+0xf6>
            for (int x = 0; x < 8; ++x) {
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	2b07      	cmp	r3, #7
 8001fde:	ddd9      	ble.n	8001f94 <is_in_check_side+0x9c>
        for (int y = 0; y < 8; ++y)
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	61fb      	str	r3, [r7, #28]
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	2b07      	cmp	r3, #7
 8001fea:	ddd0      	ble.n	8001f8e <is_in_check_side+0x96>
            }
    }
    return 0;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3728      	adds	r7, #40	@ 0x28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <try_move_and_safe>:

/* ทดลองขยับ (fx,fy)->(tx,ty) บนกระดานชั่วคราว แล้วเช็คว่าคิงฝั่งตนเองยังปลอดภัยไหม */
static int try_move_and_safe(const char board[8][8], int fx, int fy, int tx, int ty, int white_turn) {
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b098      	sub	sp, #96	@ 0x60
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
 8002002:	603b      	str	r3, [r7, #0]
    if (!in_bounds(fx,fy) || !in_bounds(tx,ty)) return 0;
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	68b8      	ldr	r0, [r7, #8]
 8002008:	f7ff fc06 	bl	8001818 <in_bounds>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <try_move_and_safe+0x2a>
 8002012:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002014:	6838      	ldr	r0, [r7, #0]
 8002016:	f7ff fbff 	bl	8001818 <in_bounds>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <try_move_and_safe+0x2e>
 8002020:	2300      	movs	r3, #0
 8002022:	e073      	b.n	800210c <try_move_and_safe+0x116>

    char src = board[fy][fx];
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	441a      	add	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	4413      	add	r3, r2
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    char dst = board[ty][tx];
 8002036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	441a      	add	r2, r3
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	4413      	add	r3, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    if (src == '.' || src == '\0') return 0;
 8002048:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800204c:	2b2e      	cmp	r3, #46	@ 0x2e
 800204e:	d003      	beq.n	8002058 <try_move_and_safe+0x62>
 8002050:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <try_move_and_safe+0x66>
 8002058:	2300      	movs	r3, #0
 800205a:	e057      	b.n	800210c <try_move_and_safe+0x116>

    /* หมากปลายทางต้องไม่ใช่เพื่อนร่วมฝั่ง */
    if (white_turn) {
 800205c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <try_move_and_safe+0x80>
        if (is_white_piece(dst)) return 0;
 8002062:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff fee5 	bl	8001e36 <is_white_piece>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00b      	beq.n	800208a <try_move_and_safe+0x94>
 8002072:	2300      	movs	r3, #0
 8002074:	e04a      	b.n	800210c <try_move_and_safe+0x116>
    } else {
        if (is_black_piece(dst)) return 0;
 8002076:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff feef 	bl	8001e5e <is_black_piece>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <try_move_and_safe+0x94>
 8002086:	2300      	movs	r3, #0
 8002088:	e040      	b.n	800210c <try_move_and_safe+0x116>
    }

    /* ทำสำเนากระดาน */
    char tmp[8][8];
    for (int y = 0; y < 8; ++y)
 800208a:	2300      	movs	r3, #0
 800208c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800208e:	e01b      	b.n	80020c8 <try_move_and_safe+0xd2>
        for (int x = 0; x < 8; ++x)
 8002090:	2300      	movs	r3, #0
 8002092:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002094:	e012      	b.n	80020bc <try_move_and_safe+0xc6>
            tmp[y][x] = board[y][x];
 8002096:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	441a      	add	r2, r3
 800209e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020a0:	4413      	add	r3, r2
 80020a2:	7819      	ldrb	r1, [r3, #0]
 80020a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	3360      	adds	r3, #96	@ 0x60
 80020aa:	19da      	adds	r2, r3, r7
 80020ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020ae:	4413      	add	r3, r2
 80020b0:	3b4c      	subs	r3, #76	@ 0x4c
 80020b2:	460a      	mov	r2, r1
 80020b4:	701a      	strb	r2, [r3, #0]
        for (int x = 0; x < 8; ++x)
 80020b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020b8:	3301      	adds	r3, #1
 80020ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80020bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020be:	2b07      	cmp	r3, #7
 80020c0:	dde9      	ble.n	8002096 <try_move_and_safe+0xa0>
    for (int y = 0; y < 8; ++y)
 80020c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020c4:	3301      	adds	r3, #1
 80020c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80020c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020ca:	2b07      	cmp	r3, #7
 80020cc:	dde0      	ble.n	8002090 <try_move_and_safe+0x9a>

    /* เดินจริงบนสำเนา */
    tmp[ty][tx] = src;
 80020ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	3360      	adds	r3, #96	@ 0x60
 80020d4:	19da      	adds	r2, r3, r7
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	4413      	add	r3, r2
 80020da:	3b4c      	subs	r3, #76	@ 0x4c
 80020dc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80020e0:	701a      	strb	r2, [r3, #0]
    tmp[fy][fx] = '.';
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	00db      	lsls	r3, r3, #3
 80020e6:	3360      	adds	r3, #96	@ 0x60
 80020e8:	19da      	adds	r2, r3, r7
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	4413      	add	r3, r2
 80020ee:	3b4c      	subs	r3, #76	@ 0x4c
 80020f0:	222e      	movs	r2, #46	@ 0x2e
 80020f2:	701a      	strb	r2, [r3, #0]

    /* ห้ามปล่อยให้คิงฝั่งเราโดนรุกหลังเดิน */
    if (is_in_check_side(tmp, white_turn)) return 0;
 80020f4:	f107 0314 	add.w	r3, r7, #20
 80020f8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fefc 	bl	8001ef8 <is_in_check_side>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <try_move_and_safe+0x114>
 8002106:	2300      	movs	r3, #0
 8002108:	e000      	b.n	800210c <try_move_and_safe+0x116>

    return 1; /* เดินได้และปลอดภัย */
 800210a:	2301      	movs	r3, #1
}
 800210c:	4618      	mov	r0, r3
 800210e:	3760      	adds	r7, #96	@ 0x60
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <piece_has_legal_move>:

/* สร้างตาเดิน pseudo-legal สำหรับตัวหมากหนึ่งตัว แล้วเรียก try_move_and_safe
   พบสักหนึ่งตาเดินที่ปลอดภัย -> return 1 */
static int piece_has_legal_move(const char board[8][8], int x, int y, int white_turn) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b0aa      	sub	sp, #168	@ 0xa8
 8002118:	af02      	add	r7, sp, #8
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
 8002120:	603b      	str	r3, [r7, #0]
    char pc = board[y][x];
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	441a      	add	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	4413      	add	r3, r2
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (pc == '.' || pc == '\0') return 0;
 8002134:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002138:	2b2e      	cmp	r3, #46	@ 0x2e
 800213a:	d003      	beq.n	8002144 <piece_has_legal_move+0x30>
 800213c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002140:	2b00      	cmp	r3, #0
 8002142:	d101      	bne.n	8002148 <piece_has_legal_move+0x34>
 8002144:	2300      	movs	r3, #0
 8002146:	e36f      	b.n	8002828 <piece_has_legal_move+0x714>

    if (white_turn && !is_white_piece(pc)) return 0;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d009      	beq.n	8002162 <piece_has_legal_move+0x4e>
 800214e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff fe6f 	bl	8001e36 <is_white_piece>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <piece_has_legal_move+0x4e>
 800215e:	2300      	movs	r3, #0
 8002160:	e362      	b.n	8002828 <piece_has_legal_move+0x714>
    if (!white_turn && !is_black_piece(pc)) return 0;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d109      	bne.n	800217c <piece_has_legal_move+0x68>
 8002168:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff fe76 	bl	8001e5e <is_black_piece>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <piece_has_legal_move+0x68>
 8002178:	2300      	movs	r3, #0
 800217a:	e355      	b.n	8002828 <piece_has_legal_move+0x714>

    int dirs[8][2];
    int n_dirs = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    int sliding = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    switch (pc) {
 8002188:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800218c:	3b42      	subs	r3, #66	@ 0x42
 800218e:	2b30      	cmp	r3, #48	@ 0x30
 8002190:	f200 8290 	bhi.w	80026b4 <piece_has_legal_move+0x5a0>
 8002194:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <piece_has_legal_move+0x88>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080024fb 	.word	0x080024fb
 80021a0:	080026b5 	.word	0x080026b5
 80021a4:	080026b5 	.word	0x080026b5
 80021a8:	080026b5 	.word	0x080026b5
 80021ac:	080026b5 	.word	0x080026b5
 80021b0:	080026b5 	.word	0x080026b5
 80021b4:	080026b5 	.word	0x080026b5
 80021b8:	080026b5 	.word	0x080026b5
 80021bc:	080026b5 	.word	0x080026b5
 80021c0:	080025bd 	.word	0x080025bd
 80021c4:	080026b5 	.word	0x080026b5
 80021c8:	080026b5 	.word	0x080026b5
 80021cc:	08002429 	.word	0x08002429
 80021d0:	080026b5 	.word	0x080026b5
 80021d4:	08002261 	.word	0x08002261
 80021d8:	08002563 	.word	0x08002563
 80021dc:	08002531 	.word	0x08002531
 80021e0:	080026b5 	.word	0x080026b5
 80021e4:	080026b5 	.word	0x080026b5
 80021e8:	080026b5 	.word	0x080026b5
 80021ec:	080026b5 	.word	0x080026b5
 80021f0:	080026b5 	.word	0x080026b5
 80021f4:	080026b5 	.word	0x080026b5
 80021f8:	080026b5 	.word	0x080026b5
 80021fc:	080026b5 	.word	0x080026b5
 8002200:	080026b5 	.word	0x080026b5
 8002204:	080026b5 	.word	0x080026b5
 8002208:	080026b5 	.word	0x080026b5
 800220c:	080026b5 	.word	0x080026b5
 8002210:	080026b5 	.word	0x080026b5
 8002214:	080026b5 	.word	0x080026b5
 8002218:	080026b5 	.word	0x080026b5
 800221c:	080024fb 	.word	0x080024fb
 8002220:	080026b5 	.word	0x080026b5
 8002224:	080026b5 	.word	0x080026b5
 8002228:	080026b5 	.word	0x080026b5
 800222c:	080026b5 	.word	0x080026b5
 8002230:	080026b5 	.word	0x080026b5
 8002234:	080026b5 	.word	0x080026b5
 8002238:	080026b5 	.word	0x080026b5
 800223c:	080026b5 	.word	0x080026b5
 8002240:	080025bd 	.word	0x080025bd
 8002244:	080026b5 	.word	0x080026b5
 8002248:	080026b5 	.word	0x080026b5
 800224c:	08002429 	.word	0x08002429
 8002250:	080026b5 	.word	0x080026b5
 8002254:	08002345 	.word	0x08002345
 8002258:	08002563 	.word	0x08002563
 800225c:	08002531 	.word	0x08002531
        case 'P': { /* เบี้ยขาว: เดินลง y+1, กินเฉียง y+1,x±1 */
            int ny = y + 1;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3301      	adds	r3, #1
 8002264:	677b      	str	r3, [r7, #116]	@ 0x74
            /* เดินตรง 1 ช่องถ้าว่าง */
            if (in_bounds(x, ny) && board[ny][x] == '.') {
 8002266:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8002268:	68b8      	ldr	r0, [r7, #8]
 800226a:	f7ff fad5 	bl	8001818 <in_bounds>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d017      	beq.n	80022a4 <piece_has_legal_move+0x190>
 8002274:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	441a      	add	r2, r3
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	4413      	add	r3, r2
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b2e      	cmp	r3, #46	@ 0x2e
 8002284:	d10e      	bne.n	80022a4 <piece_has_legal_move+0x190>
                if (try_move_and_safe(board, x, y, x, ny, 1)) return 1;
 8002286:	2301      	movs	r3, #1
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	68b9      	ldr	r1, [r7, #8]
 8002294:	68f8      	ldr	r0, [r7, #12]
 8002296:	f7ff feae 	bl	8001ff6 <try_move_and_safe>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <piece_has_legal_move+0x190>
 80022a0:	2301      	movs	r3, #1
 80022a2:	e2c1      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            /* จับกินเฉียง */
            if (in_bounds(x+1, ny) && is_black_piece(board[ny][x+1])) {
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	3301      	adds	r3, #1
 80022a8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fab4 	bl	8001818 <in_bounds>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d01d      	beq.n	80022f2 <piece_has_legal_move+0x1de>
 80022b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	441a      	add	r2, r3
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	3301      	adds	r3, #1
 80022c2:	5cd3      	ldrb	r3, [r2, r3]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fdca 	bl	8001e5e <is_black_piece>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d010      	beq.n	80022f2 <piece_has_legal_move+0x1de>
                if (try_move_and_safe(board, x, y, x+1, ny, 1)) return 1;
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	2301      	movs	r3, #1
 80022d6:	9301      	str	r3, [sp, #4]
 80022d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	4613      	mov	r3, r2
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f7ff fe87 	bl	8001ff6 <try_move_and_safe>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <piece_has_legal_move+0x1de>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e29a      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            if (in_bounds(x-1, ny) && is_black_piece(board[ny][x-1])) {
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff fa8d 	bl	8001818 <in_bounds>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d01d      	beq.n	8002340 <piece_has_legal_move+0x22c>
 8002304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	441a      	add	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	3b01      	subs	r3, #1
 8002310:	5cd3      	ldrb	r3, [r2, r3]
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fda3 	bl	8001e5e <is_black_piece>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d010      	beq.n	8002340 <piece_has_legal_move+0x22c>
                if (try_move_and_safe(board, x, y, x-1, ny, 1)) return 1;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1e5a      	subs	r2, r3, #1
 8002322:	2301      	movs	r3, #1
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	4613      	mov	r3, r2
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	68b9      	ldr	r1, [r7, #8]
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f7ff fe60 	bl	8001ff6 <try_move_and_safe>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <piece_has_legal_move+0x22c>
 800233c:	2301      	movs	r3, #1
 800233e:	e273      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            return 0;
 8002340:	2300      	movs	r3, #0
 8002342:	e271      	b.n	8002828 <piece_has_legal_move+0x714>
        }
        case 'p': { /* เบี้ยดำ: เดินขึ้น y-1, กินเฉียง y-1,x±1 */
            int ny = y - 1;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3b01      	subs	r3, #1
 8002348:	67bb      	str	r3, [r7, #120]	@ 0x78
            if (in_bounds(x, ny) && board[ny][x] == '.') {
 800234a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800234c:	68b8      	ldr	r0, [r7, #8]
 800234e:	f7ff fa63 	bl	8001818 <in_bounds>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d017      	beq.n	8002388 <piece_has_legal_move+0x274>
 8002358:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	441a      	add	r2, r3
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	4413      	add	r3, r2
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b2e      	cmp	r3, #46	@ 0x2e
 8002368:	d10e      	bne.n	8002388 <piece_has_legal_move+0x274>
                if (try_move_and_safe(board, x, y, x, ny, 0)) return 1;
 800236a:	2300      	movs	r3, #0
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68b9      	ldr	r1, [r7, #8]
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f7ff fe3c 	bl	8001ff6 <try_move_and_safe>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <piece_has_legal_move+0x274>
 8002384:	2301      	movs	r3, #1
 8002386:	e24f      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            if (in_bounds(x+1, ny) && is_white_piece(board[ny][x+1])) {
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	3301      	adds	r3, #1
 800238c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fa42 	bl	8001818 <in_bounds>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d01d      	beq.n	80023d6 <piece_has_legal_move+0x2c2>
 800239a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	441a      	add	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	3301      	adds	r3, #1
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fd44 	bl	8001e36 <is_white_piece>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d010      	beq.n	80023d6 <piece_has_legal_move+0x2c2>
                if (try_move_and_safe(board, x, y, x+1, ny, 0)) return 1;
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	2300      	movs	r3, #0
 80023ba:	9301      	str	r3, [sp, #4]
 80023bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	4613      	mov	r3, r2
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	68b9      	ldr	r1, [r7, #8]
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f7ff fe15 	bl	8001ff6 <try_move_and_safe>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <piece_has_legal_move+0x2c2>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e228      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            if (in_bounds(x-1, ny) && is_white_piece(board[ny][x-1])) {
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	3b01      	subs	r3, #1
 80023da:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fa1b 	bl	8001818 <in_bounds>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01d      	beq.n	8002424 <piece_has_legal_move+0x310>
 80023e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	441a      	add	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	5cd3      	ldrb	r3, [r2, r3]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fd1d 	bl	8001e36 <is_white_piece>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d010      	beq.n	8002424 <piece_has_legal_move+0x310>
                if (try_move_and_safe(board, x, y, x-1, ny, 0)) return 1;
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	1e5a      	subs	r2, r3, #1
 8002406:	2300      	movs	r3, #0
 8002408:	9301      	str	r3, [sp, #4]
 800240a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800240c:	9300      	str	r3, [sp, #0]
 800240e:	4613      	mov	r3, r2
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f7ff fdee 	bl	8001ff6 <try_move_and_safe>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <piece_has_legal_move+0x310>
 8002420:	2301      	movs	r3, #1
 8002422:	e201      	b.n	8002828 <piece_has_legal_move+0x714>
            }
            return 0;
 8002424:	2300      	movs	r3, #0
 8002426:	e1ff      	b.n	8002828 <piece_has_legal_move+0x714>
        }
        case 'N': case 'n': {
            /* ม้า: 8 ทิศ ไม่สไลด์ */
            static const int kdx[8] = {+1,+2,+2,+1,-1,-2,-2,-1};
            static const int kdy[8] = {+2,+1,-1,-2,-2,-1,+1,+2};
            for (int i = 0; i < 8; ++i) {
 8002428:	2300      	movs	r3, #0
 800242a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800242e:	e05e      	b.n	80024ee <piece_has_legal_move+0x3da>
                int tx = x + kdx[i], ty = y + kdy[i];
 8002430:	4ab3      	ldr	r2, [pc, #716]	@ (8002700 <piece_has_legal_move+0x5ec>)
 8002432:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	4413      	add	r3, r2
 800243e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002440:	4ab0      	ldr	r2, [pc, #704]	@ (8002704 <piece_has_legal_move+0x5f0>)
 8002442:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	66fb      	str	r3, [r7, #108]	@ 0x6c
                if (!in_bounds(tx,ty)) continue;
 8002450:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8002452:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002454:	f7ff f9e0 	bl	8001818 <in_bounds>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d041      	beq.n	80024e2 <piece_has_legal_move+0x3ce>
                char dst = board[ty][tx];
 800245e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	441a      	add	r2, r3
 8002466:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002468:	4413      	add	r3, r2
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                if (white_turn) {
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d01a      	beq.n	80024ac <piece_has_legal_move+0x398>
                    if (dst=='.' || is_black_piece(dst)) {
 8002476:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800247a:	2b2e      	cmp	r3, #46	@ 0x2e
 800247c:	d007      	beq.n	800248e <piece_has_legal_move+0x37a>
 800247e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fceb 	bl	8001e5e <is_black_piece>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d02a      	beq.n	80024e4 <piece_has_legal_move+0x3d0>
                        if (try_move_and_safe(board, x, y, tx, ty, 1)) return 1;
 800248e:	2301      	movs	r3, #1
 8002490:	9301      	str	r3, [sp, #4]
 8002492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f7ff fdaa 	bl	8001ff6 <try_move_and_safe>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01d      	beq.n	80024e4 <piece_has_legal_move+0x3d0>
 80024a8:	2301      	movs	r3, #1
 80024aa:	e1bd      	b.n	8002828 <piece_has_legal_move+0x714>
                    }
                } else {
                    if (dst=='.' || is_white_piece(dst)) {
 80024ac:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80024b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80024b2:	d007      	beq.n	80024c4 <piece_has_legal_move+0x3b0>
 80024b4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fcbc 	bl	8001e36 <is_white_piece>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d00f      	beq.n	80024e4 <piece_has_legal_move+0x3d0>
                        if (try_move_and_safe(board, x, y, tx, ty, 0)) return 1;
 80024c4:	2300      	movs	r3, #0
 80024c6:	9301      	str	r3, [sp, #4]
 80024c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f7ff fd8f 	bl	8001ff6 <try_move_and_safe>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <piece_has_legal_move+0x3d0>
 80024de:	2301      	movs	r3, #1
 80024e0:	e1a2      	b.n	8002828 <piece_has_legal_move+0x714>
                if (!in_bounds(tx,ty)) continue;
 80024e2:	bf00      	nop
            for (int i = 0; i < 8; ++i) {
 80024e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80024e8:	3301      	adds	r3, #1
 80024ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80024ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80024f2:	2b07      	cmp	r3, #7
 80024f4:	dd9c      	ble.n	8002430 <piece_has_legal_move+0x31c>
                    }
                }
            }
            return 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	e196      	b.n	8002828 <piece_has_legal_move+0x714>
        }
        case 'B': case 'b':
            sliding = 1;
 80024fa:	2301      	movs	r3, #1
 80024fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            n_dirs = 4;
 8002500:	2304      	movs	r3, #4
 8002502:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            dirs[0][0]=+1; dirs[0][1]=+1;
 8002506:	2301      	movs	r3, #1
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	2301      	movs	r3, #1
 800250c:	617b      	str	r3, [r7, #20]
            dirs[1][0]=+1; dirs[1][1]=-1;
 800250e:	2301      	movs	r3, #1
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	f04f 33ff 	mov.w	r3, #4294967295
 8002516:	61fb      	str	r3, [r7, #28]
            dirs[2][0]=-1; dirs[2][1]=+1;
 8002518:	f04f 33ff 	mov.w	r3, #4294967295
 800251c:	623b      	str	r3, [r7, #32]
 800251e:	2301      	movs	r3, #1
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24
            dirs[3][0]=-1; dirs[3][1]=-1;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002528:	f04f 33ff 	mov.w	r3, #4294967295
 800252c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800252e:	e0c3      	b.n	80026b8 <piece_has_legal_move+0x5a4>
        case 'R': case 'r':
            sliding = 1;
 8002530:	2301      	movs	r3, #1
 8002532:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            n_dirs = 4;
 8002536:	2304      	movs	r3, #4
 8002538:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            dirs[0][0]=+1; dirs[0][1]=0;
 800253c:	2301      	movs	r3, #1
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]
            dirs[1][0]=-1; dirs[1][1]=0;
 8002544:	f04f 33ff 	mov.w	r3, #4294967295
 8002548:	61bb      	str	r3, [r7, #24]
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
            dirs[2][0]=0;  dirs[2][1]=+1;
 800254e:	2300      	movs	r3, #0
 8002550:	623b      	str	r3, [r7, #32]
 8002552:	2301      	movs	r3, #1
 8002554:	627b      	str	r3, [r7, #36]	@ 0x24
            dirs[3][0]=0;  dirs[3][1]=-1;
 8002556:	2300      	movs	r3, #0
 8002558:	62bb      	str	r3, [r7, #40]	@ 0x28
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
 800255e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8002560:	e0aa      	b.n	80026b8 <piece_has_legal_move+0x5a4>
        case 'Q': case 'q':
            sliding = 1;
 8002562:	2301      	movs	r3, #1
 8002564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            n_dirs = 8;
 8002568:	2308      	movs	r3, #8
 800256a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            dirs[0][0]=+1; dirs[0][1]=0;
 800256e:	2301      	movs	r3, #1
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
            dirs[1][0]=-1; dirs[1][1]=0;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
            dirs[2][0]=0;  dirs[2][1]=+1;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
 8002584:	2301      	movs	r3, #1
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
            dirs[3][0]=0;  dirs[3][1]=-1;
 8002588:	2300      	movs	r3, #0
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800258c:	f04f 33ff 	mov.w	r3, #4294967295
 8002590:	62fb      	str	r3, [r7, #44]	@ 0x2c
            dirs[4][0]=+1; dirs[4][1]=+1;
 8002592:	2301      	movs	r3, #1
 8002594:	633b      	str	r3, [r7, #48]	@ 0x30
 8002596:	2301      	movs	r3, #1
 8002598:	637b      	str	r3, [r7, #52]	@ 0x34
            dirs[5][0]=+1; dirs[5][1]=-1;
 800259a:	2301      	movs	r3, #1
 800259c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800259e:	f04f 33ff 	mov.w	r3, #4294967295
 80025a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dirs[6][0]=-1; dirs[6][1]=+1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295
 80025a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80025aa:	2301      	movs	r3, #1
 80025ac:	647b      	str	r3, [r7, #68]	@ 0x44
            dirs[7][0]=-1; dirs[7][1]=-1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295
 80025b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025b4:	f04f 33ff 	mov.w	r3, #4294967295
 80025b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            break;
 80025ba:	e07d      	b.n	80026b8 <piece_has_legal_move+0x5a4>
        case 'K': case 'k': {
            /* คิง: 8 ช่องรอบตัว (ไม่ทำ castling ในที่นี้) */
            for (int dx = -1; dx <= 1; ++dx)
 80025bc:	f04f 33ff 	mov.w	r3, #4294967295
 80025c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025c4:	e070      	b.n	80026a8 <piece_has_legal_move+0x594>
                for (int dy = -1; dy <= 1; ++dy) {
 80025c6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80025ce:	e062      	b.n	8002696 <piece_has_legal_move+0x582>
                    if (dx==0 && dy==0) continue;
 80025d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d103      	bne.n	80025e0 <piece_has_legal_move+0x4cc>
 80025d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d052      	beq.n	8002686 <piece_has_legal_move+0x572>
                    int tx = x + dx, ty = y + dy;
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025e6:	4413      	add	r3, r2
 80025e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025f0:	4413      	add	r3, r2
 80025f2:	663b      	str	r3, [r7, #96]	@ 0x60
                    if (!in_bounds(tx,ty)) continue;
 80025f4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80025f6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80025f8:	f7ff f90e 	bl	8001818 <in_bounds>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d043      	beq.n	800268a <piece_has_legal_move+0x576>
                    char dst = board[ty][tx];
 8002602:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	441a      	add	r2, r3
 800260a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800260c:	4413      	add	r3, r2
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                    if (white_turn) {
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d01a      	beq.n	8002650 <piece_has_legal_move+0x53c>
                        if (dst=='.' || is_black_piece(dst)) {
 800261a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800261e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002620:	d007      	beq.n	8002632 <piece_has_legal_move+0x51e>
 8002622:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff fc19 	bl	8001e5e <is_black_piece>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d02c      	beq.n	800268c <piece_has_legal_move+0x578>
                            if (try_move_and_safe(board, x, y, tx, ty, 1)) return 1;
 8002632:	2301      	movs	r3, #1
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f7ff fcd8 	bl	8001ff6 <try_move_and_safe>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d01f      	beq.n	800268c <piece_has_legal_move+0x578>
 800264c:	2301      	movs	r3, #1
 800264e:	e0eb      	b.n	8002828 <piece_has_legal_move+0x714>
                        }
                    } else {
                        if (dst=='.' || is_white_piece(dst)) {
 8002650:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8002654:	2b2e      	cmp	r3, #46	@ 0x2e
 8002656:	d007      	beq.n	8002668 <piece_has_legal_move+0x554>
 8002658:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff fbea 	bl	8001e36 <is_white_piece>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d011      	beq.n	800268c <piece_has_legal_move+0x578>
                            if (try_move_and_safe(board, x, y, tx, ty, 0)) return 1;
 8002668:	2300      	movs	r3, #0
 800266a:	9301      	str	r3, [sp, #4]
 800266c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	68b9      	ldr	r1, [r7, #8]
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f7ff fcbd 	bl	8001ff6 <try_move_and_safe>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d004      	beq.n	800268c <piece_has_legal_move+0x578>
 8002682:	2301      	movs	r3, #1
 8002684:	e0d0      	b.n	8002828 <piece_has_legal_move+0x714>
                    if (dx==0 && dy==0) continue;
 8002686:	bf00      	nop
 8002688:	e000      	b.n	800268c <piece_has_legal_move+0x578>
                    if (!in_bounds(tx,ty)) continue;
 800268a:	bf00      	nop
                for (int dy = -1; dy <= 1; ++dy) {
 800268c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002690:	3301      	adds	r3, #1
 8002692:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002696:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800269a:	2b01      	cmp	r3, #1
 800269c:	dd98      	ble.n	80025d0 <piece_has_legal_move+0x4bc>
            for (int dx = -1; dx <= 1; ++dx)
 800269e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026a2:	3301      	adds	r3, #1
 80026a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	dd8a      	ble.n	80025c6 <piece_has_legal_move+0x4b2>
                        }
                    }
                }
            return 0;
 80026b0:	2300      	movs	r3, #0
 80026b2:	e0b9      	b.n	8002828 <piece_has_legal_move+0x714>
        }
        default:
            return 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	e0b7      	b.n	8002828 <piece_has_legal_move+0x714>
    }

    /* สำหรับตัวที่ “สไลด์” (B/R/Q) */
    if (sliding) {
 80026b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 80b2 	beq.w	8002826 <piece_has_legal_move+0x712>
        for (int i = 0; i < n_dirs; ++i) {
 80026c2:	2300      	movs	r3, #0
 80026c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026c8:	e0a6      	b.n	8002818 <piece_has_legal_move+0x704>
            int dx = dirs[i][0], dy = dirs[i][1];
 80026ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	33a0      	adds	r3, #160	@ 0xa0
 80026d2:	443b      	add	r3, r7
 80026d4:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80026d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80026da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	33a0      	adds	r3, #160	@ 0xa0
 80026e2:	443b      	add	r3, r7
 80026e4:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80026e8:	657b      	str	r3, [r7, #84]	@ 0x54
            int tx = x + dx, ty = y + dy;
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026ee:	4413      	add	r3, r2
 80026f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026f8:	4413      	add	r3, r2
 80026fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            while (in_bounds(tx,ty)) {
 80026fe:	e079      	b.n	80027f4 <piece_has_legal_move+0x6e0>
 8002700:	080125d8 	.word	0x080125d8
 8002704:	080125f8 	.word	0x080125f8
                char dst = board[ty][tx];
 8002708:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	441a      	add	r2, r3
 8002712:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002716:	4413      	add	r3, r2
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                if (white_turn) {
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d02d      	beq.n	8002780 <piece_has_legal_move+0x66c>
                    if (dst == '.') {
 8002724:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002728:	2b2e      	cmp	r3, #46	@ 0x2e
 800272a:	d110      	bne.n	800274e <piece_has_legal_move+0x63a>
                        if (try_move_and_safe(board, x, y, tx, ty, 1)) return 1;
 800272c:	2301      	movs	r3, #1
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	68f8      	ldr	r0, [r7, #12]
 8002740:	f7ff fc59 	bl	8001ff6 <try_move_and_safe>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d048      	beq.n	80027dc <piece_has_legal_move+0x6c8>
 800274a:	2301      	movs	r3, #1
 800274c:	e06c      	b.n	8002828 <piece_has_legal_move+0x714>
                    } else {
                        if (is_black_piece(dst)) {
 800274e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fb83 	bl	8001e5e <is_black_piece>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d054      	beq.n	8002808 <piece_has_legal_move+0x6f4>
                            if (try_move_and_safe(board, x, y, tx, ty, 1)) return 1;
 800275e:	2301      	movs	r3, #1
 8002760:	9301      	str	r3, [sp, #4]
 8002762:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	68b9      	ldr	r1, [r7, #8]
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f7ff fc40 	bl	8001ff6 <try_move_and_safe>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d045      	beq.n	8002808 <piece_has_legal_move+0x6f4>
 800277c:	2301      	movs	r3, #1
 800277e:	e053      	b.n	8002828 <piece_has_legal_move+0x714>
                        }
                        break; /* เจอตัวขวางแล้วหยุดทิศนี้ */
                    }
                } else {
                    if (dst == '.') {
 8002780:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002784:	2b2e      	cmp	r3, #46	@ 0x2e
 8002786:	d110      	bne.n	80027aa <piece_has_legal_move+0x696>
                        if (try_move_and_safe(board, x, y, tx, ty, 0)) return 1;
 8002788:	2300      	movs	r3, #0
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002790:	9300      	str	r3, [sp, #0]
 8002792:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f7ff fc2b 	bl	8001ff6 <try_move_and_safe>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d01a      	beq.n	80027dc <piece_has_legal_move+0x6c8>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e03e      	b.n	8002828 <piece_has_legal_move+0x714>
                    } else {
                        if (is_white_piece(dst)) {
 80027aa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fb41 	bl	8001e36 <is_white_piece>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d028      	beq.n	800280c <piece_has_legal_move+0x6f8>
                            if (try_move_and_safe(board, x, y, tx, ty, 0)) return 1;
 80027ba:	2300      	movs	r3, #0
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	68b9      	ldr	r1, [r7, #8]
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f7ff fc12 	bl	8001ff6 <try_move_and_safe>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d019      	beq.n	800280c <piece_has_legal_move+0x6f8>
 80027d8:	2301      	movs	r3, #1
 80027da:	e025      	b.n	8002828 <piece_has_legal_move+0x714>
                        }
                        break;
                    }
                }
                tx += dx; ty += dy;
 80027dc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80027e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027e2:	4413      	add	r3, r2
 80027e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80027e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80027ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ee:	4413      	add	r3, r2
 80027f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            while (in_bounds(tx,ty)) {
 80027f4:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80027f8:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80027fc:	f7ff f80c 	bl	8001818 <in_bounds>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d180      	bne.n	8002708 <piece_has_legal_move+0x5f4>
 8002806:	e002      	b.n	800280e <piece_has_legal_move+0x6fa>
                        break; /* เจอตัวขวางแล้วหยุดทิศนี้ */
 8002808:	bf00      	nop
 800280a:	e000      	b.n	800280e <piece_has_legal_move+0x6fa>
                        break;
 800280c:	bf00      	nop
        for (int i = 0; i < n_dirs; ++i) {
 800280e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002812:	3301      	adds	r3, #1
 8002814:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002818:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800281c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002820:	429a      	cmp	r2, r3
 8002822:	f6ff af52 	blt.w	80026ca <piece_has_legal_move+0x5b6>
            }
        }
    }

    return 0;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	37a0      	adds	r7, #160	@ 0xa0
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <canWhiteMove>:

/* ===== ฟังก์ชันหลักที่คุณต้องการ ===== */
int canWhiteMove(const char board[8][8]) {
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
    /* ถ้าคิงขาวหาย ให้ถือว่าเดินไม่ได้ (และจะถูกจับแพ้โดยตรรกะภายนอก) */
    int kx, ky;
    if (!find_king(board, 1, &kx, &ky)) return 0;
 8002838:	f107 0308 	add.w	r3, r7, #8
 800283c:	f107 020c 	add.w	r2, r7, #12
 8002840:	2101      	movs	r1, #1
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff fb1f 	bl	8001e86 <find_king>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <canWhiteMove+0x22>
 800284e:	2300      	movs	r3, #0
 8002850:	e02a      	b.n	80028a8 <canWhiteMove+0x78>

    for (int y = 0; y < 8; ++y)
 8002852:	2300      	movs	r3, #0
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	e023      	b.n	80028a0 <canWhiteMove+0x70>
        for (int x = 0; x < 8; ++x)
 8002858:	2300      	movs	r3, #0
 800285a:	613b      	str	r3, [r7, #16]
 800285c:	e01a      	b.n	8002894 <canWhiteMove+0x64>
            if (is_white_piece(board[y][x]))
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	441a      	add	r2, r3
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4413      	add	r3, r2
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff fae2 	bl	8001e36 <is_white_piece>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <canWhiteMove+0x5e>
                if (piece_has_legal_move(board, x, y, 1))
 8002878:	2301      	movs	r3, #1
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	6939      	ldr	r1, [r7, #16]
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff fc48 	bl	8002114 <piece_has_legal_move>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <canWhiteMove+0x5e>
                    return 1;
 800288a:	2301      	movs	r3, #1
 800288c:	e00c      	b.n	80028a8 <canWhiteMove+0x78>
        for (int x = 0; x < 8; ++x)
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	3301      	adds	r3, #1
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	2b07      	cmp	r3, #7
 8002898:	dde1      	ble.n	800285e <canWhiteMove+0x2e>
    for (int y = 0; y < 8; ++y)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	3301      	adds	r3, #1
 800289e:	617b      	str	r3, [r7, #20]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2b07      	cmp	r3, #7
 80028a4:	ddd8      	ble.n	8002858 <canWhiteMove+0x28>
    return 0;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <canBlackMove>:

int canBlackMove(const char board[8][8]) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
    int kx, ky;
    if (!find_king(board, 0, &kx, &ky)) return 0;
 80028b8:	f107 0308 	add.w	r3, r7, #8
 80028bc:	f107 020c 	add.w	r2, r7, #12
 80028c0:	2100      	movs	r1, #0
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7ff fadf 	bl	8001e86 <find_king>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <canBlackMove+0x22>
 80028ce:	2300      	movs	r3, #0
 80028d0:	e02a      	b.n	8002928 <canBlackMove+0x78>

    for (int y = 0; y < 8; ++y)
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e023      	b.n	8002920 <canBlackMove+0x70>
        for (int x = 0; x < 8; ++x)
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	e01a      	b.n	8002914 <canBlackMove+0x64>
            if (is_black_piece(board[y][x]))
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	441a      	add	r2, r3
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	4413      	add	r3, r2
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fab6 	bl	8001e5e <is_black_piece>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00a      	beq.n	800290e <canBlackMove+0x5e>
                if (piece_has_legal_move(board, x, y, 0))
 80028f8:	2300      	movs	r3, #0
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	6939      	ldr	r1, [r7, #16]
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff fc08 	bl	8002114 <piece_has_legal_move>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <canBlackMove+0x5e>
                    return 1;
 800290a:	2301      	movs	r3, #1
 800290c:	e00c      	b.n	8002928 <canBlackMove+0x78>
        for (int x = 0; x < 8; ++x)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	3301      	adds	r3, #1
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	2b07      	cmp	r3, #7
 8002918:	dde1      	ble.n	80028de <canBlackMove+0x2e>
    for (int y = 0; y < 8; ++y)
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	3301      	adds	r3, #1
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	2b07      	cmp	r3, #7
 8002924:	ddd8      	ble.n	80028d8 <canBlackMove+0x28>
    return 0;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <AI_HvsC>:



const char* AI_HvsC(void) {
 8002930:	b590      	push	{r4, r7, lr}
 8002932:	b0b1      	sub	sp, #196	@ 0xc4
 8002934:	af02      	add	r7, sp, #8

  /* เอา 4 ตัวแรกจาก mov มาต่อใน inputString (เลียนแบบ Arduino String +=) */
  size_t cur = strlen(inputString);
 8002936:	48a8      	ldr	r0, [pc, #672]	@ (8002bd8 <AI_HvsC+0x2a8>)
 8002938:	f7fd fce2 	bl	8000300 <strlen>
 800293c:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
  if (cur < sizeof(inputString) - 5) {
 8002940:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002944:	2b0a      	cmp	r3, #10
 8002946:	d807      	bhi.n	8002958 <AI_HvsC+0x28>
    strncat(inputString, mov, 4);
 8002948:	2204      	movs	r2, #4
 800294a:	49a4      	ldr	r1, [pc, #656]	@ (8002bdc <AI_HvsC+0x2ac>)
 800294c:	48a2      	ldr	r0, [pc, #648]	@ (8002bd8 <AI_HvsC+0x2a8>)
 800294e:	f00c f80a 	bl	800e966 <strncat>
    inputString[sizeof(inputString)-1] = '\0';
 8002952:	4ba1      	ldr	r3, [pc, #644]	@ (8002bd8 <AI_HvsC+0x2a8>)
 8002954:	2200      	movs	r2, #0
 8002956:	73da      	strb	r2, [r3, #15]
  }

  uartPrintf("%d. ", mn);
 8002958:	4ba1      	ldr	r3, [pc, #644]	@ (8002be0 <AI_HvsC+0x2b0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	48a1      	ldr	r0, [pc, #644]	@ (8002be4 <AI_HvsC+0x2b4>)
 8002960:	f7fe f88a 	bl	8000a78 <uartPrintf>
  {
    char show[8] = {0};
 8002964:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
    strncpy(show, inputString, 4);
 800296e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002972:	2204      	movs	r2, #4
 8002974:	4998      	ldr	r1, [pc, #608]	@ (8002bd8 <AI_HvsC+0x2a8>)
 8002976:	4618      	mov	r0, r3
 8002978:	f00c f808 	bl	800e98c <strncpy>
    show[4] = '\0';
 800297c:	2300      	movs	r3, #0
 800297e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uartPrint_raw(show);
 8002982:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe f84c 	bl	8000a24 <uartPrint_raw>
  }

  /* copy 4 ตัวแรกไปใส่ c[] */
  strncpy(c, inputString, 4);
 800298c:	2204      	movs	r2, #4
 800298e:	4992      	ldr	r1, [pc, #584]	@ (8002bd8 <AI_HvsC+0x2a8>)
 8002990:	4895      	ldr	r0, [pc, #596]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002992:	f00b fffb 	bl	800e98c <strncpy>
  c[4] = '\0';
 8002996:	4b94      	ldr	r3, [pc, #592]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002998:	2200      	movs	r2, #0
 800299a:	711a      	strb	r2, [r3, #4]

  /* clear input buffer */
  inputString[0] = '\0';
 800299c:	4b8e      	ldr	r3, [pc, #568]	@ (8002bd8 <AI_HvsC+0x2a8>)
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
  stringComplete = false;
 80029a2:	4b92      	ldr	r3, [pc, #584]	@ (8002bec <AI_HvsC+0x2bc>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]

  uartPrint_raw(" Think ");
 80029a8:	4891      	ldr	r0, [pc, #580]	@ (8002bf0 <AI_HvsC+0x2c0>)
 80029aa:	f7fe f83b 	bl	8000a24 <uartPrint_raw>

  /* -------- [NEW VALIDATION] ตรวจความถูกต้องขั้นต้นเหมือน AI_HvsH() -------- */
  // [FIX] ตรวจพิกัดบนกระดาน
  int fromX = c[0] - 'a';
 80029ae:	4b8e      	ldr	r3, [pc, #568]	@ (8002be8 <AI_HvsC+0x2b8>)
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	3b61      	subs	r3, #97	@ 0x61
 80029b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  int fromY = 8 - (c[1] - '0');
 80029b8:	4b8b      	ldr	r3, [pc, #556]	@ (8002be8 <AI_HvsC+0x2b8>)
 80029ba:	785b      	ldrb	r3, [r3, #1]
 80029bc:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80029c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  int toX   = c[2] - 'a';
 80029c4:	4b88      	ldr	r3, [pc, #544]	@ (8002be8 <AI_HvsC+0x2b8>)
 80029c6:	789b      	ldrb	r3, [r3, #2]
 80029c8:	3b61      	subs	r3, #97	@ 0x61
 80029ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  int toY   = 8 - (c[3] - '0');
 80029ce:	4b86      	ldr	r3, [pc, #536]	@ (8002be8 <AI_HvsC+0x2b8>)
 80029d0:	78db      	ldrb	r3, [r3, #3]
 80029d2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80029d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (fromX < 0 || fromX >= 8 || fromY < 0 || fromY >= 8 ||
 80029da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029de:	2b00      	cmp	r3, #0
 80029e0:	db1b      	blt.n	8002a1a <AI_HvsC+0xea>
 80029e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029e6:	2b07      	cmp	r3, #7
 80029e8:	dc17      	bgt.n	8002a1a <AI_HvsC+0xea>
 80029ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	db13      	blt.n	8002a1a <AI_HvsC+0xea>
 80029f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029f6:	2b07      	cmp	r3, #7
 80029f8:	dc0f      	bgt.n	8002a1a <AI_HvsC+0xea>
 80029fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	db0b      	blt.n	8002a1a <AI_HvsC+0xea>
      toX   < 0 || toX   >= 8 || toY   < 0 || toY   >= 8) {
 8002a02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a06:	2b07      	cmp	r3, #7
 8002a08:	dc07      	bgt.n	8002a1a <AI_HvsC+0xea>
 8002a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	db03      	blt.n	8002a1a <AI_HvsC+0xea>
 8002a12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a16:	2b07      	cmp	r3, #7
 8002a18:	dd04      	ble.n	8002a24 <AI_HvsC+0xf4>
    uartPrint_raw("Invalid move: out of board\n");
 8002a1a:	4876      	ldr	r0, [pc, #472]	@ (8002bf4 <AI_HvsC+0x2c4>)
 8002a1c:	f7fe f802 	bl	8000a24 <uartPrint_raw>
    return ":nv\n";
 8002a20:	4b75      	ldr	r3, [pc, #468]	@ (8002bf8 <AI_HvsC+0x2c8>)
 8002a22:	e211      	b.n	8002e48 <AI_HvsC+0x518>
  }

  // [FIX] ตรวจว่ามีตัวหมากที่ต้นทาง
  char srcPieceChar = sym[b[16*fromY + fromX] & 15];
 8002a24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a28:	011a      	lsls	r2, r3, #4
 8002a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a2e:	4413      	add	r3, r2
 8002a30:	4a72      	ldr	r2, [pc, #456]	@ (8002bfc <AI_HvsC+0x2cc>)
 8002a32:	56d3      	ldrsb	r3, [r2, r3]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	4a71      	ldr	r2, [pc, #452]	@ (8002c00 <AI_HvsC+0x2d0>)
 8002a3c:	5cd3      	ldrb	r3, [r2, r3]
 8002a3e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
  if (srcPieceChar == '.' || srcPieceChar == '\0') {
 8002a42:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002a46:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a48:	d003      	beq.n	8002a52 <AI_HvsC+0x122>
 8002a4a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d104      	bne.n	8002a5c <AI_HvsC+0x12c>
    uartPrint_raw("Invalid move: no piece at source\n");
 8002a52:	486c      	ldr	r0, [pc, #432]	@ (8002c04 <AI_HvsC+0x2d4>)
 8002a54:	f7fd ffe6 	bl	8000a24 <uartPrint_raw>
    return ":nv\n";
 8002a58:	4b67      	ldr	r3, [pc, #412]	@ (8002bf8 <AI_HvsC+0x2c8>)
 8002a5a:	e1f5      	b.n	8002e48 <AI_HvsC+0x518>
  }

  // [FIX] ตรวจว่าเดินถูกฝั่ง
  bool whiteTurn = (k == 16);
 8002a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c08 <AI_HvsC+0x2d8>)
 8002a5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a62:	2b10      	cmp	r3, #16
 8002a64:	bf0c      	ite	eq
 8002a66:	2301      	moveq	r3, #1
 8002a68:	2300      	movne	r3, #0
 8002a6a:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
  bool pieceIsWhite = (srcPieceChar >= 'A' && srcPieceChar <= 'Z');
 8002a6e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002a72:	2b40      	cmp	r3, #64	@ 0x40
 8002a74:	d905      	bls.n	8002a82 <AI_HvsC+0x152>
 8002a76:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8002a7a:	2b5a      	cmp	r3, #90	@ 0x5a
 8002a7c:	d801      	bhi.n	8002a82 <AI_HvsC+0x152>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <AI_HvsC+0x154>
 8002a82:	2300      	movs	r3, #0
 8002a84:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
 8002a88:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
  if ((whiteTurn && !pieceIsWhite) || (!whiteTurn && pieceIsWhite)) {
 8002a94:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d006      	beq.n	8002aaa <AI_HvsC+0x17a>
 8002a9c:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8002aa0:	f083 0301 	eor.w	r3, r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10a      	bne.n	8002ac0 <AI_HvsC+0x190>
 8002aaa:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8002aae:	f083 0301 	eor.w	r3, r3, #1
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d008      	beq.n	8002aca <AI_HvsC+0x19a>
 8002ab8:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d004      	beq.n	8002aca <AI_HvsC+0x19a>
    uartPrint_raw("Invalid: wrong side moved\n");
 8002ac0:	4852      	ldr	r0, [pc, #328]	@ (8002c0c <AI_HvsC+0x2dc>)
 8002ac2:	f7fd ffaf 	bl	8000a24 <uartPrint_raw>
    return ":nv\n";
 8002ac6:	4b4c      	ldr	r3, [pc, #304]	@ (8002bf8 <AI_HvsC+0x2c8>)
 8002ac8:	e1be      	b.n	8002e48 <AI_HvsC+0x518>
  }
  /* ------------------------------------------------------------------------ */

  /* ===== ฝั่งมนุษย์ เดิน ===== */
  K = *c - 16 * c[1] + 799;
 8002aca:	4b47      	ldr	r3, [pc, #284]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	4b45      	ldr	r3, [pc, #276]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002ad2:	785b      	ldrb	r3, [r3, #1]
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	f203 331f 	addw	r3, r3, #799	@ 0x31f
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	b21a      	sxth	r2, r3
 8002ae4:	4b4a      	ldr	r3, [pc, #296]	@ (8002c10 <AI_HvsC+0x2e0>)
 8002ae6:	801a      	strh	r2, [r3, #0]
  L = c[2] - 16 * c[3] + 799; /* parse entered move */
 8002ae8:	4b3f      	ldr	r3, [pc, #252]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002aea:	789a      	ldrb	r2, [r3, #2]
 8002aec:	4b3e      	ldr	r3, [pc, #248]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002aee:	78db      	ldrb	r3, [r3, #3]
 8002af0:	011b      	lsls	r3, r3, #4
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	331f      	adds	r3, #31
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	4b45      	ldr	r3, [pc, #276]	@ (8002c14 <AI_HvsC+0x2e4>)
 8002afe:	701a      	strb	r2, [r3, #0]

  N = 0;
 8002b00:	4b45      	ldr	r3, [pc, #276]	@ (8002c18 <AI_HvsC+0x2e8>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
  T = 0x01;                                 /* T=Computer Play strength */
 8002b06:	4b45      	ldr	r3, [pc, #276]	@ (8002c1c <AI_HvsC+0x2ec>)
 8002b08:	2201      	movs	r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]
  bkp();                                    /* Save the board just in case */
 8002b0c:	f7fe fcea 	bl	80014e4 <bkp>

  // [FIX] ยืนยันว่าเอนจิน “ยอมรับ” ตาเดินนี้จริง (เหมือนใน AI_HvsH)
  int old_k = k;
 8002b10:	4b3d      	ldr	r3, [pc, #244]	@ (8002c08 <AI_HvsC+0x2d8>)
 8002b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  short r_test = D(-I, I, Q, O, 1, 3);      /* ให้เอนจินลอง apply ตาเดินมนุษย์ */
 8002b1a:	4b41      	ldr	r3, [pc, #260]	@ (8002c20 <AI_HvsC+0x2f0>)
 8002b1c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002b20:	4b40      	ldr	r3, [pc, #256]	@ (8002c24 <AI_HvsC+0x2f4>)
 8002b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2103      	movs	r1, #3
 8002b2a:	9101      	str	r1, [sp, #4]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	9100      	str	r1, [sp, #0]
 8002b30:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8002b34:	483c      	ldr	r0, [pc, #240]	@ (8002c28 <AI_HvsC+0x2f8>)
 8002b36:	f7fd ffe3 	bl	8000b00 <D>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

  if (!(r_test > -I + 1) || k == old_k) {
 8002b40:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8002b44:	4a39      	ldr	r2, [pc, #228]	@ (8002c2c <AI_HvsC+0x2fc>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	db07      	blt.n	8002b5a <AI_HvsC+0x22a>
 8002b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c08 <AI_HvsC+0x2d8>)
 8002b4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b50:	461a      	mov	r2, r3
 8002b52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d11d      	bne.n	8002b96 <AI_HvsC+0x266>
    // [FIX] ตาเดินไม่ถูกต้อง → restore บอร์ด + แจ้ง :nv
    for (int i = 0; i < 16 * 8 + 1; i++) b[i] = bk[i];
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b60:	e010      	b.n	8002b84 <AI_HvsC+0x254>
 8002b62:	4a33      	ldr	r2, [pc, #204]	@ (8002c30 <AI_HvsC+0x300>)
 8002b64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b68:	4413      	add	r3, r2
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	b259      	sxtb	r1, r3
 8002b6e:	4a23      	ldr	r2, [pc, #140]	@ (8002bfc <AI_HvsC+0x2cc>)
 8002b70:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b74:	4413      	add	r3, r2
 8002b76:	460a      	mov	r2, r1
 8002b78:	701a      	strb	r2, [r3, #0]
 8002b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b7e:	3301      	adds	r3, #1
 8002b80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b88:	2b80      	cmp	r3, #128	@ 0x80
 8002b8a:	ddea      	ble.n	8002b62 <AI_HvsC+0x232>
    uartPrint_raw("No valid move\n");
 8002b8c:	4829      	ldr	r0, [pc, #164]	@ (8002c34 <AI_HvsC+0x304>)
 8002b8e:	f7fd ff49 	bl	8000a24 <uartPrint_raw>
    return ":nv\n";
 8002b92:	4b19      	ldr	r3, [pc, #100]	@ (8002bf8 <AI_HvsC+0x2c8>)
 8002b94:	e158      	b.n	8002e48 <AI_HvsC+0x518>
  }

  strcpy(lastH, c);                         /* Valid human movement */
 8002b96:	4914      	ldr	r1, [pc, #80]	@ (8002be8 <AI_HvsC+0x2b8>)
 8002b98:	4827      	ldr	r0, [pc, #156]	@ (8002c38 <AI_HvsC+0x308>)
 8002b9a:	f00b ff98 	bl	800eace <strcpy>

  /* NEW: check after human move */
  {
    char board_chars[8][8];
    board_to_matrix_chars((const signed char*)b, sym, board_chars, true);
 8002b9e:	463a      	mov	r2, r7
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	4917      	ldr	r1, [pc, #92]	@ (8002c00 <AI_HvsC+0x2d0>)
 8002ba4:	4815      	ldr	r0, [pc, #84]	@ (8002bfc <AI_HvsC+0x2cc>)
 8002ba6:	f7fe fcbf 	bl	8001528 <board_to_matrix_chars>
    int chk = isKingCheck(board_chars);
 8002baa:	463b      	mov	r3, r7
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe ffcf 	bl	8001b50 <isKingCheck>
 8002bb2:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (chk == 1) {
 8002bb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d103      	bne.n	8002bc6 <AI_HvsC+0x296>
      uartPrint_raw("HW:CHECK\n");
 8002bbe:	481f      	ldr	r0, [pc, #124]	@ (8002c3c <AI_HvsC+0x30c>)
 8002bc0:	f7fd ff30 	bl	8000a24 <uartPrint_raw>
 8002bc4:	e041      	b.n	8002c4a <AI_HvsC+0x31a>
    } else if (chk == 2) {
 8002bc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d13a      	bne.n	8002c44 <AI_HvsC+0x314>
      uartPrint_raw("HB:CHECK\n");
 8002bce:	481c      	ldr	r0, [pc, #112]	@ (8002c40 <AI_HvsC+0x310>)
 8002bd0:	f7fd ff28 	bl	8000a24 <uartPrint_raw>
 8002bd4:	e039      	b.n	8002c4a <AI_HvsC+0x31a>
 8002bd6:	bf00      	nop
 8002bd8:	200005ec 	.word	0x200005ec
 8002bdc:	20000cb0 	.word	0x20000cb0
 8002be0:	2000009c 	.word	0x2000009c
 8002be4:	080120d4 	.word	0x080120d4
 8002be8:	200004dc 	.word	0x200004dc
 8002bec:	200005fc 	.word	0x200005fc
 8002bf0:	080120dc 	.word	0x080120dc
 8002bf4:	080120e4 	.word	0x080120e4
 8002bf8:	08012100 	.word	0x08012100
 8002bfc:	20000004 	.word	0x20000004
 8002c00:	20000088 	.word	0x20000088
 8002c04:	08012108 	.word	0x08012108
 8002c08:	20000000 	.word	0x20000000
 8002c0c:	0801212c 	.word	0x0801212c
 8002c10:	200004d8 	.word	0x200004d8
 8002c14:	200004e2 	.word	0x200004e2
 8002c18:	200004cc 	.word	0x200004cc
 8002c1c:	200004d0 	.word	0x200004d0
 8002c20:	200004d4 	.word	0x200004d4
 8002c24:	200004d6 	.word	0x200004d6
 8002c28:	ffffe0c0 	.word	0xffffe0c0
 8002c2c:	ffffe0c2 	.word	0xffffe0c2
 8002c30:	200004e4 	.word	0x200004e4
 8002c34:	08012148 	.word	0x08012148
 8002c38:	2000056c 	.word	0x2000056c
 8002c3c:	08012158 	.word	0x08012158
 8002c40:	08012164 	.word	0x08012164
    } else {
      uartPrint_raw("HNo-check\n");
 8002c44:	4882      	ldr	r0, [pc, #520]	@ (8002e50 <AI_HvsC+0x520>)
 8002c46:	f7fd feed 	bl	8000a24 <uartPrint_raw>
    }
  }

  mn++;
 8002c4a:	4b82      	ldr	r3, [pc, #520]	@ (8002e54 <AI_HvsC+0x524>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	4a80      	ldr	r2, [pc, #512]	@ (8002e54 <AI_HvsC+0x524>)
 8002c52:	6013      	str	r3, [r2, #0]
  /* Next move */
  char take_snap[8][8];
  board_to_matrix_chars((const signed char*)b, sym, take_snap, true);
 8002c54:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8002c58:	2301      	movs	r3, #1
 8002c5a:	497f      	ldr	r1, [pc, #508]	@ (8002e58 <AI_HvsC+0x528>)
 8002c5c:	487f      	ldr	r0, [pc, #508]	@ (8002e5c <AI_HvsC+0x52c>)
 8002c5e:	f7fe fc63 	bl	8001528 <board_to_matrix_chars>

  /* ===== ฝั่งคอมพ์ เดิน ===== */
  K = I;
 8002c62:	4b7f      	ldr	r3, [pc, #508]	@ (8002e60 <AI_HvsC+0x530>)
 8002c64:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8002c68:	801a      	strh	r2, [r3, #0]
  N = 0;
 8002c6a:	4b7e      	ldr	r3, [pc, #504]	@ (8002e64 <AI_HvsC+0x534>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
  T = 0x3F;                                 /* T=Computer Play strength */
 8002c70:	4b7d      	ldr	r3, [pc, #500]	@ (8002e68 <AI_HvsC+0x538>)
 8002c72:	223f      	movs	r2, #63	@ 0x3f
 8002c74:	601a      	str	r2, [r3, #0]
  r = D(-I, I, Q, O, 1, 3); /* Think & do */
 8002c76:	4b7d      	ldr	r3, [pc, #500]	@ (8002e6c <AI_HvsC+0x53c>)
 8002c78:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002c7c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e70 <AI_HvsC+0x540>)
 8002c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	2103      	movs	r1, #3
 8002c86:	9101      	str	r1, [sp, #4]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	9100      	str	r1, [sp, #0]
 8002c8c:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8002c90:	4878      	ldr	r0, [pc, #480]	@ (8002e74 <AI_HvsC+0x544>)
 8002c92:	f7fd ff35 	bl	8000b00 <D>
 8002c96:	4603      	mov	r3, r0
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b77      	ldr	r3, [pc, #476]	@ (8002e78 <AI_HvsC+0x548>)
 8002c9c:	601a      	str	r2, [r3, #0]

  if (!(r > -I + 1)) {
 8002c9e:	4b76      	ldr	r3, [pc, #472]	@ (8002e78 <AI_HvsC+0x548>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a76      	ldr	r2, [pc, #472]	@ (8002e7c <AI_HvsC+0x54c>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	da1a      	bge.n	8002cde <AI_HvsC+0x3ae>
    char board_chars[8][8];
    board_to_matrix_chars((const signed char*)b, sym, board_chars, true);
 8002ca8:	463a      	mov	r2, r7
 8002caa:	2301      	movs	r3, #1
 8002cac:	496a      	ldr	r1, [pc, #424]	@ (8002e58 <AI_HvsC+0x528>)
 8002cae:	486b      	ldr	r0, [pc, #428]	@ (8002e5c <AI_HvsC+0x52c>)
 8002cb0:	f7fe fc3a 	bl	8001528 <board_to_matrix_chars>
    if(isKingCheck(board_chars) == 1){
 8002cb4:	463b      	mov	r3, r7
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe ff4a 	bl	8001b50 <isKingCheck>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10d      	bne.n	8002cde <AI_HvsC+0x3ae>
//      uartPrint_to("Player CheckMate!\n");
//      uartPrint_raw("Player Win");
//      uartPrint_raw(" CheckMate!\n");
      strcat(lastM, ":CHECKMATE\n");
 8002cc2:	486f      	ldr	r0, [pc, #444]	@ (8002e80 <AI_HvsC+0x550>)
 8002cc4:	f7fd fb1c 	bl	8000300 <strlen>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4b6c      	ldr	r3, [pc, #432]	@ (8002e80 <AI_HvsC+0x550>)
 8002cce:	4413      	add	r3, r2
 8002cd0:	4a6c      	ldr	r2, [pc, #432]	@ (8002e84 <AI_HvsC+0x554>)
 8002cd2:	461c      	mov	r4, r3
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002cd8:	6020      	str	r0, [r4, #0]
 8002cda:	6061      	str	r1, [r4, #4]
 8002cdc:	60a2      	str	r2, [r4, #8]
    }
//    else { uartPrint_to("COM StealthMate!\n"); }
  }

  strcpy(lastM, c);                         /* Valid ARDUINO movement */
 8002cde:	496a      	ldr	r1, [pc, #424]	@ (8002e88 <AI_HvsC+0x558>)
 8002ce0:	4867      	ldr	r0, [pc, #412]	@ (8002e80 <AI_HvsC+0x550>)
 8002ce2:	f00b fef4 	bl	800eace <strcpy>

  /* [FIX] ติ๊กธง -t/-ck/-cq ให้ถูกต้อง */
  if (isTakenFromMov(take_snap, lastM)) {
 8002ce6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002cea:	4965      	ldr	r1, [pc, #404]	@ (8002e80 <AI_HvsC+0x550>)
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff f835 	bl	8001d5c <isTakenFromMov>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00b      	beq.n	8002d10 <AI_HvsC+0x3e0>
    strcat(lastM, "-t");
 8002cf8:	4861      	ldr	r0, [pc, #388]	@ (8002e80 <AI_HvsC+0x550>)
 8002cfa:	f7fd fb01 	bl	8000300 <strlen>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b5f      	ldr	r3, [pc, #380]	@ (8002e80 <AI_HvsC+0x550>)
 8002d04:	4413      	add	r3, r2
 8002d06:	4a61      	ldr	r2, [pc, #388]	@ (8002e8c <AI_HvsC+0x55c>)
 8002d08:	8811      	ldrh	r1, [r2, #0]
 8002d0a:	7892      	ldrb	r2, [r2, #2]
 8002d0c:	8019      	strh	r1, [r3, #0]
 8002d0e:	709a      	strb	r2, [r3, #2]
  }
  {
    int castle = isCastleMoveType(c, take_snap);
 8002d10:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d14:	4619      	mov	r1, r3
 8002d16:	485c      	ldr	r0, [pc, #368]	@ (8002e88 <AI_HvsC+0x558>)
 8002d18:	f7ff f847 	bl	8001daa <isCastleMoveType>
 8002d1c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (castle == 1) { strcat(lastM, "-ck"); }  // kingside
 8002d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d10a      	bne.n	8002d3e <AI_HvsC+0x40e>
 8002d28:	4855      	ldr	r0, [pc, #340]	@ (8002e80 <AI_HvsC+0x550>)
 8002d2a:	f7fd fae9 	bl	8000300 <strlen>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	461a      	mov	r2, r3
 8002d32:	4b53      	ldr	r3, [pc, #332]	@ (8002e80 <AI_HvsC+0x550>)
 8002d34:	4413      	add	r3, r2
 8002d36:	4a56      	ldr	r2, [pc, #344]	@ (8002e90 <AI_HvsC+0x560>)
 8002d38:	6810      	ldr	r0, [r2, #0]
 8002d3a:	6018      	str	r0, [r3, #0]
 8002d3c:	e00d      	b.n	8002d5a <AI_HvsC+0x42a>
    else if (castle == 2) { strcat(lastM, "-cq"); }  // [FIX] เดิมคุณเช็ค ==1 ซ้ำ
 8002d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d109      	bne.n	8002d5a <AI_HvsC+0x42a>
 8002d46:	484e      	ldr	r0, [pc, #312]	@ (8002e80 <AI_HvsC+0x550>)
 8002d48:	f7fd fada 	bl	8000300 <strlen>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4b4b      	ldr	r3, [pc, #300]	@ (8002e80 <AI_HvsC+0x550>)
 8002d52:	4413      	add	r3, r2
 8002d54:	4a4f      	ldr	r2, [pc, #316]	@ (8002e94 <AI_HvsC+0x564>)
 8002d56:	6810      	ldr	r0, [r2, #0]
 8002d58:	6018      	str	r0, [r3, #0]
  }

  /* NEW: check immediately after AI move */
  {
    char board_chars[8][8];
    board_to_matrix_chars((const signed char*)b, sym, board_chars, true);
 8002d5a:	463a      	mov	r2, r7
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	493e      	ldr	r1, [pc, #248]	@ (8002e58 <AI_HvsC+0x528>)
 8002d60:	483e      	ldr	r0, [pc, #248]	@ (8002e5c <AI_HvsC+0x52c>)
 8002d62:	f7fe fbe1 	bl	8001528 <board_to_matrix_chars>
    int chk = isKingCheck(board_chars);
 8002d66:	463b      	mov	r3, r7
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fe fef1 	bl	8001b50 <isKingCheck>
 8002d6e:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

    if (chk == 1) {
 8002d72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d10d      	bne.n	8002d96 <AI_HvsC+0x466>
//      uartPrint_raw("CHECK (after AI move): White is checking black king.\n");
      strcat(lastM, ":CHECK\n");
 8002d7a:	4841      	ldr	r0, [pc, #260]	@ (8002e80 <AI_HvsC+0x550>)
 8002d7c:	f7fd fac0 	bl	8000300 <strlen>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	4b3e      	ldr	r3, [pc, #248]	@ (8002e80 <AI_HvsC+0x550>)
 8002d86:	4413      	add	r3, r2
 8002d88:	4943      	ldr	r1, [pc, #268]	@ (8002e98 <AI_HvsC+0x568>)
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	cb03      	ldmia	r3!, {r0, r1}
 8002d90:	6010      	str	r0, [r2, #0]
 8002d92:	6051      	str	r1, [r2, #4]
 8002d94:	e022      	b.n	8002ddc <AI_HvsC+0x4ac>
    } else if (chk == 2) {
 8002d96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d10d      	bne.n	8002dba <AI_HvsC+0x48a>
//      uartPrint_raw("CHECK (after AI move): Black is checking white king.\n");
      strcat(lastM, ":CHECK\n");
 8002d9e:	4838      	ldr	r0, [pc, #224]	@ (8002e80 <AI_HvsC+0x550>)
 8002da0:	f7fd faae 	bl	8000300 <strlen>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	4b35      	ldr	r3, [pc, #212]	@ (8002e80 <AI_HvsC+0x550>)
 8002daa:	4413      	add	r3, r2
 8002dac:	493a      	ldr	r1, [pc, #232]	@ (8002e98 <AI_HvsC+0x568>)
 8002dae:	461a      	mov	r2, r3
 8002db0:	460b      	mov	r3, r1
 8002db2:	cb03      	ldmia	r3!, {r0, r1}
 8002db4:	6010      	str	r0, [r2, #0]
 8002db6:	6051      	str	r1, [r2, #4]
 8002db8:	e010      	b.n	8002ddc <AI_HvsC+0x4ac>
    } else {
//      uartPrint_raw("No check (after AI move).\n");
      strcat(lastM, ":NO-CHECK\n");
 8002dba:	4831      	ldr	r0, [pc, #196]	@ (8002e80 <AI_HvsC+0x550>)
 8002dbc:	f7fd faa0 	bl	8000300 <strlen>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8002e80 <AI_HvsC+0x550>)
 8002dc6:	4413      	add	r3, r2
 8002dc8:	4934      	ldr	r1, [pc, #208]	@ (8002e9c <AI_HvsC+0x56c>)
 8002dca:	461a      	mov	r2, r3
 8002dcc:	460b      	mov	r3, r1
 8002dce:	cb03      	ldmia	r3!, {r0, r1}
 8002dd0:	6010      	str	r0, [r2, #0]
 8002dd2:	6051      	str	r1, [r2, #4]
 8002dd4:	8819      	ldrh	r1, [r3, #0]
 8002dd6:	789b      	ldrb	r3, [r3, #2]
 8002dd8:	8111      	strh	r1, [r2, #8]
 8002dda:	7293      	strb	r3, [r2, #10]
    }
  }
  process_move(lastM);
 8002ddc:	4828      	ldr	r0, [pc, #160]	@ (8002e80 <AI_HvsC+0x550>)
 8002dde:	f001 ff15 	bl	8004c0c <process_move>

  r = D(-I, I, Q, O, 1, 3);
 8002de2:	4b22      	ldr	r3, [pc, #136]	@ (8002e6c <AI_HvsC+0x53c>)
 8002de4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002de8:	4b21      	ldr	r3, [pc, #132]	@ (8002e70 <AI_HvsC+0x540>)
 8002dea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2103      	movs	r1, #3
 8002df2:	9101      	str	r1, [sp, #4]
 8002df4:	2101      	movs	r1, #1
 8002df6:	9100      	str	r1, [sp, #0]
 8002df8:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8002dfc:	481d      	ldr	r0, [pc, #116]	@ (8002e74 <AI_HvsC+0x544>)
 8002dfe:	f7fd fe7f 	bl	8000b00 <D>
 8002e02:	4603      	mov	r3, r0
 8002e04:	461a      	mov	r2, r3
 8002e06:	4b1c      	ldr	r3, [pc, #112]	@ (8002e78 <AI_HvsC+0x548>)
 8002e08:	601a      	str	r2, [r3, #0]
  if (!(r > -I + 1)) {
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <AI_HvsC+0x548>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8002e7c <AI_HvsC+0x54c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	da0d      	bge.n	8002e30 <AI_HvsC+0x500>
//    uartPrint_raw(lastM);
//    uartPrint_raw("\n");
    strcat(lastM, ":CHECKMATE\n");
 8002e14:	481a      	ldr	r0, [pc, #104]	@ (8002e80 <AI_HvsC+0x550>)
 8002e16:	f7fd fa73 	bl	8000300 <strlen>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4b18      	ldr	r3, [pc, #96]	@ (8002e80 <AI_HvsC+0x550>)
 8002e20:	4413      	add	r3, r2
 8002e22:	4a18      	ldr	r2, [pc, #96]	@ (8002e84 <AI_HvsC+0x554>)
 8002e24:	461c      	mov	r4, r3
 8002e26:	4613      	mov	r3, r2
 8002e28:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002e2a:	6020      	str	r0, [r4, #0]
 8002e2c:	6061      	str	r1, [r4, #4]
 8002e2e:	60a2      	str	r2, [r4, #8]
//  serialBoard();

  /* snapshot บอร์ด (debug) */
  {
    char board_chars[8][8];
    board_to_matrix_chars((const signed char*)b, sym, board_chars, true);
 8002e30:	463a      	mov	r2, r7
 8002e32:	2301      	movs	r3, #1
 8002e34:	4908      	ldr	r1, [pc, #32]	@ (8002e58 <AI_HvsC+0x528>)
 8002e36:	4809      	ldr	r0, [pc, #36]	@ (8002e5c <AI_HvsC+0x52c>)
 8002e38:	f7fe fb76 	bl	8001528 <board_to_matrix_chars>
    printBoardCharsAsCArray(board_chars, "snapshot");
 8002e3c:	463b      	mov	r3, r7
 8002e3e:	4918      	ldr	r1, [pc, #96]	@ (8002ea0 <AI_HvsC+0x570>)
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe fbb7 	bl	80015b4 <printBoardCharsAsCArray>
  }

  return lastM;
 8002e46:	4b0e      	ldr	r3, [pc, #56]	@ (8002e80 <AI_HvsC+0x550>)
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	37bc      	adds	r7, #188	@ 0xbc
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd90      	pop	{r4, r7, pc}
 8002e50:	08012170 	.word	0x08012170
 8002e54:	2000009c 	.word	0x2000009c
 8002e58:	20000088 	.word	0x20000088
 8002e5c:	20000004 	.word	0x20000004
 8002e60:	200004d8 	.word	0x200004d8
 8002e64:	200004cc 	.word	0x200004cc
 8002e68:	200004d0 	.word	0x200004d0
 8002e6c:	200004d4 	.word	0x200004d4
 8002e70:	200004d6 	.word	0x200004d6
 8002e74:	ffffe0c0 	.word	0xffffe0c0
 8002e78:	20000600 	.word	0x20000600
 8002e7c:	ffffe0c2 	.word	0xffffe0c2
 8002e80:	200005ac 	.word	0x200005ac
 8002e84:	0801217c 	.word	0x0801217c
 8002e88:	200004dc 	.word	0x200004dc
 8002e8c:	08012188 	.word	0x08012188
 8002e90:	0801218c 	.word	0x0801218c
 8002e94:	08012190 	.word	0x08012190
 8002e98:	08012194 	.word	0x08012194
 8002e9c:	0801219c 	.word	0x0801219c
 8002ea0:	080121a8 	.word	0x080121a8

08002ea4 <AI_HvsH>:

const char* AI_HvsH()
{
 8002ea4:	b590      	push	{r4, r7, lr}
 8002ea6:	b0ab      	sub	sp, #172	@ 0xac
 8002ea8:	af02      	add	r7, sp, #8
    // ต่อ mov เข้ากับ inputString
    size_t cur = strlen(inputString);
 8002eaa:	488d      	ldr	r0, [pc, #564]	@ (80030e0 <AI_HvsH+0x23c>)
 8002eac:	f7fd fa28 	bl	8000300 <strlen>
 8002eb0:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (cur < sizeof(inputString) - 5) {
 8002eb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002eb8:	2b0a      	cmp	r3, #10
 8002eba:	d807      	bhi.n	8002ecc <AI_HvsH+0x28>
        strncat(inputString, mov, 4);
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	4989      	ldr	r1, [pc, #548]	@ (80030e4 <AI_HvsH+0x240>)
 8002ec0:	4887      	ldr	r0, [pc, #540]	@ (80030e0 <AI_HvsH+0x23c>)
 8002ec2:	f00b fd50 	bl	800e966 <strncat>
        inputString[sizeof(inputString) - 1] = '\0';
 8002ec6:	4b86      	ldr	r3, [pc, #536]	@ (80030e0 <AI_HvsH+0x23c>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	73da      	strb	r2, [r3, #15]
    }

//    uartPrintf("%d. ", mn);
    char show[8] = {0};
 8002ecc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
    strncpy(show, inputString, 4);
 8002ed6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002eda:	2204      	movs	r2, #4
 8002edc:	4980      	ldr	r1, [pc, #512]	@ (80030e0 <AI_HvsH+0x23c>)
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f00b fd54 	bl	800e98c <strncpy>
    show[4] = '\0';
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
//    uartPrint_raw(show);

    // เตรียมข้อมูล mov -> c, lastH
    strncpy(c, inputString, 4);
 8002eea:	2204      	movs	r2, #4
 8002eec:	497c      	ldr	r1, [pc, #496]	@ (80030e0 <AI_HvsH+0x23c>)
 8002eee:	487e      	ldr	r0, [pc, #504]	@ (80030e8 <AI_HvsH+0x244>)
 8002ef0:	f00b fd4c 	bl	800e98c <strncpy>
    memset(lastH, 0, sizeof(lastH));
 8002ef4:	2240      	movs	r2, #64	@ 0x40
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	487c      	ldr	r0, [pc, #496]	@ (80030ec <AI_HvsH+0x248>)
 8002efa:	f00b fd1f 	bl	800e93c <memset>
    strncpy(lastH, inputString, 4);
 8002efe:	2204      	movs	r2, #4
 8002f00:	4977      	ldr	r1, [pc, #476]	@ (80030e0 <AI_HvsH+0x23c>)
 8002f02:	487a      	ldr	r0, [pc, #488]	@ (80030ec <AI_HvsH+0x248>)
 8002f04:	f00b fd42 	bl	800e98c <strncpy>
    c[4] = '\0';
 8002f08:	4b77      	ldr	r3, [pc, #476]	@ (80030e8 <AI_HvsH+0x244>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	711a      	strb	r2, [r3, #4]
    inputString[0] = '\0';
 8002f0e:	4b74      	ldr	r3, [pc, #464]	@ (80030e0 <AI_HvsH+0x23c>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	701a      	strb	r2, [r3, #0]
    stringComplete = false;
 8002f14:	4b76      	ldr	r3, [pc, #472]	@ (80030f0 <AI_HvsH+0x24c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]

    // Validate พิกัด
    int fromX = c[0] - 'a';
 8002f1a:	4b73      	ldr	r3, [pc, #460]	@ (80030e8 <AI_HvsH+0x244>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	3b61      	subs	r3, #97	@ 0x61
 8002f20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    int fromY = 8 - (c[1] - '0');
 8002f24:	4b70      	ldr	r3, [pc, #448]	@ (80030e8 <AI_HvsH+0x244>)
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8002f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    int toX   = c[2] - 'a';
 8002f30:	4b6d      	ldr	r3, [pc, #436]	@ (80030e8 <AI_HvsH+0x244>)
 8002f32:	789b      	ldrb	r3, [r3, #2]
 8002f34:	3b61      	subs	r3, #97	@ 0x61
 8002f36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    int toY   = 8 - (c[3] - '0');
 8002f3a:	4b6b      	ldr	r3, [pc, #428]	@ (80030e8 <AI_HvsH+0x244>)
 8002f3c:	78db      	ldrb	r3, [r3, #3]
 8002f3e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8002f42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

    if (fromX < 0 || fromX >= 8 || fromY < 0 || fromY >= 8 ||
 8002f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	db1b      	blt.n	8002f86 <AI_HvsH+0xe2>
 8002f4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f52:	2b07      	cmp	r3, #7
 8002f54:	dc17      	bgt.n	8002f86 <AI_HvsH+0xe2>
 8002f56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	db13      	blt.n	8002f86 <AI_HvsH+0xe2>
 8002f5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f62:	2b07      	cmp	r3, #7
 8002f64:	dc0f      	bgt.n	8002f86 <AI_HvsH+0xe2>
 8002f66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	db0b      	blt.n	8002f86 <AI_HvsH+0xe2>
        toX   < 0 || toX   >= 8 || toY   < 0 || toY   >= 8) {
 8002f6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f72:	2b07      	cmp	r3, #7
 8002f74:	dc07      	bgt.n	8002f86 <AI_HvsH+0xe2>
 8002f76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	db03      	blt.n	8002f86 <AI_HvsH+0xe2>
 8002f7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f82:	2b07      	cmp	r3, #7
 8002f84:	dd01      	ble.n	8002f8a <AI_HvsH+0xe6>
//        uartPrint_raw("Invalid move: out of board\n");
        return ":nv\n";
 8002f86:	4b5b      	ldr	r3, [pc, #364]	@ (80030f4 <AI_HvsH+0x250>)
 8002f88:	e1c5      	b.n	8003316 <AI_HvsH+0x472>
    }

    // ตรวจว่าต้นทางมีหมากไหม
    char srcPieceChar = sym[b[16*fromY + fromX] & 15];
 8002f8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f8e:	011a      	lsls	r2, r3, #4
 8002f90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f94:	4413      	add	r3, r2
 8002f96:	4a58      	ldr	r2, [pc, #352]	@ (80030f8 <AI_HvsH+0x254>)
 8002f98:	56d3      	ldrsb	r3, [r2, r3]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	4a56      	ldr	r2, [pc, #344]	@ (80030fc <AI_HvsH+0x258>)
 8002fa2:	5cd3      	ldrb	r3, [r2, r3]
 8002fa4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (srcPieceChar == '.' || srcPieceChar == '\0') {
 8002fa8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002fac:	2b2e      	cmp	r3, #46	@ 0x2e
 8002fae:	d003      	beq.n	8002fb8 <AI_HvsH+0x114>
 8002fb0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <AI_HvsH+0x118>
//        uartPrint_raw("Invalid move: no piece at source\n");
        return ":nv\n";
 8002fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80030f4 <AI_HvsH+0x250>)
 8002fba:	e1ac      	b.n	8003316 <AI_HvsH+0x472>
    }

    // ตรวจตาเดินให้ถูกฝั่ง
    bool whiteTurn = (k == 16);
 8002fbc:	4b50      	ldr	r3, [pc, #320]	@ (8003100 <AI_HvsH+0x25c>)
 8002fbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fc2:	2b10      	cmp	r3, #16
 8002fc4:	bf0c      	ite	eq
 8002fc6:	2301      	moveq	r3, #1
 8002fc8:	2300      	movne	r3, #0
 8002fca:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    bool pieceIsWhite = isupper(srcPieceChar);
 8002fce:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002fd2:	3301      	adds	r3, #1
 8002fd4:	4a4b      	ldr	r2, [pc, #300]	@ (8003104 <AI_HvsH+0x260>)
 8002fd6:	4413      	add	r3, r2
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2301      	moveq	r3, #1
 8002fe4:	2300      	movne	r3, #0
 8002fe6:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
    if (whiteTurn && !pieceIsWhite) {
 8002fea:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d008      	beq.n	8003004 <AI_HvsH+0x160>
 8002ff2:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8002ff6:	f083 0301 	eor.w	r3, r3, #1
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <AI_HvsH+0x160>
//        uartPrint_raw("Invalid: Black moved on White's turn\n");
        return ":nv\n";
 8003000:	4b3c      	ldr	r3, [pc, #240]	@ (80030f4 <AI_HvsH+0x250>)
 8003002:	e188      	b.n	8003316 <AI_HvsH+0x472>
    }
    if (!whiteTurn && pieceIsWhite) {
 8003004:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003008:	f083 0301 	eor.w	r3, r3, #1
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <AI_HvsH+0x17a>
 8003012:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <AI_HvsH+0x17a>
//        uartPrint_raw("Invalid: White moved on Black's turn\n");
        return ":nv\n";
 800301a:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <AI_HvsH+0x250>)
 800301c:	e17b      	b.n	8003316 <AI_HvsH+0x472>
    }

    // สำรองกระดาน
    bkp();
 800301e:	f7fe fa61 	bl	80014e4 <bkp>

    // ให้ engine ตรวจและลองเดินจริง (ตั้ง K,L แบบเดิม)
    K = *c - 16 * c[1] + 799;
 8003022:	4b31      	ldr	r3, [pc, #196]	@ (80030e8 <AI_HvsH+0x244>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	4b2f      	ldr	r3, [pc, #188]	@ (80030e8 <AI_HvsH+0x244>)
 800302a:	785b      	ldrb	r3, [r3, #1]
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	b29b      	uxth	r3, r3
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	b29b      	uxth	r3, r3
 8003034:	f203 331f 	addw	r3, r3, #799	@ 0x31f
 8003038:	b29b      	uxth	r3, r3
 800303a:	b21a      	sxth	r2, r3
 800303c:	4b32      	ldr	r3, [pc, #200]	@ (8003108 <AI_HvsH+0x264>)
 800303e:	801a      	strh	r2, [r3, #0]
    L = c[2] - 16 * c[3] + 799;
 8003040:	4b29      	ldr	r3, [pc, #164]	@ (80030e8 <AI_HvsH+0x244>)
 8003042:	789a      	ldrb	r2, [r3, #2]
 8003044:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <AI_HvsH+0x244>)
 8003046:	78db      	ldrb	r3, [r3, #3]
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	b2db      	uxtb	r3, r3
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	331f      	adds	r3, #31
 8003052:	b2da      	uxtb	r2, r3
 8003054:	4b2d      	ldr	r3, [pc, #180]	@ (800310c <AI_HvsH+0x268>)
 8003056:	701a      	strb	r2, [r3, #0]
    N = 0;
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <AI_HvsH+0x26c>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
    T = 0x01;
 800305e:	4b2d      	ldr	r3, [pc, #180]	@ (8003114 <AI_HvsH+0x270>)
 8003060:	2201      	movs	r2, #1
 8003062:	601a      	str	r2, [r3, #0]

    int old_k = k;
 8003064:	4b26      	ldr	r3, [pc, #152]	@ (8003100 <AI_HvsH+0x25c>)
 8003066:	f9b3 3000 	ldrsh.w	r3, [r3]
 800306a:	67bb      	str	r3, [r7, #120]	@ 0x78
    short r_test = D(-I, I, Q, O, 1, 3);
 800306c:	4b2a      	ldr	r3, [pc, #168]	@ (8003118 <AI_HvsH+0x274>)
 800306e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003072:	4b2a      	ldr	r3, [pc, #168]	@ (800311c <AI_HvsH+0x278>)
 8003074:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2103      	movs	r1, #3
 800307c:	9101      	str	r1, [sp, #4]
 800307e:	2101      	movs	r1, #1
 8003080:	9100      	str	r1, [sp, #0]
 8003082:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8003086:	4826      	ldr	r0, [pc, #152]	@ (8003120 <AI_HvsH+0x27c>)
 8003088:	f7fd fd3a 	bl	8000b00 <D>
 800308c:	4603      	mov	r3, r0
 800308e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

    // ถ้า engine ไม่ยอมเดิน → invalid
    if (!(r_test > -I + 1) || k == old_k) {
 8003092:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
 8003096:	4a23      	ldr	r2, [pc, #140]	@ (8003124 <AI_HvsH+0x280>)
 8003098:	4293      	cmp	r3, r2
 800309a:	db06      	blt.n	80030aa <AI_HvsH+0x206>
 800309c:	4b18      	ldr	r3, [pc, #96]	@ (8003100 <AI_HvsH+0x25c>)
 800309e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030a2:	461a      	mov	r2, r3
 80030a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d140      	bne.n	800312c <AI_HvsH+0x288>
//        uartPrint_raw("No valid move (engine rejected)\n");
        // restore
        for (int i = 0; i < 16 * 8 + 1; i++) b[i] = bk[i];
 80030aa:	2300      	movs	r3, #0
 80030ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80030b0:	e010      	b.n	80030d4 <AI_HvsH+0x230>
 80030b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003128 <AI_HvsH+0x284>)
 80030b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030b8:	4413      	add	r3, r2
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	b259      	sxtb	r1, r3
 80030be:	4a0e      	ldr	r2, [pc, #56]	@ (80030f8 <AI_HvsH+0x254>)
 80030c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030c4:	4413      	add	r3, r2
 80030c6:	460a      	mov	r2, r1
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030ce:	3301      	adds	r3, #1
 80030d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80030d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030d8:	2b80      	cmp	r3, #128	@ 0x80
 80030da:	ddea      	ble.n	80030b2 <AI_HvsH+0x20e>
        return ":nv\n";
 80030dc:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <AI_HvsH+0x250>)
 80030de:	e11a      	b.n	8003316 <AI_HvsH+0x472>
 80030e0:	200005ec 	.word	0x200005ec
 80030e4:	20000cb0 	.word	0x20000cb0
 80030e8:	200004dc 	.word	0x200004dc
 80030ec:	2000056c 	.word	0x2000056c
 80030f0:	200005fc 	.word	0x200005fc
 80030f4:	08012100 	.word	0x08012100
 80030f8:	20000004 	.word	0x20000004
 80030fc:	20000088 	.word	0x20000088
 8003100:	20000000 	.word	0x20000000
 8003104:	08012870 	.word	0x08012870
 8003108:	200004d8 	.word	0x200004d8
 800310c:	200004e2 	.word	0x200004e2
 8003110:	200004cc 	.word	0x200004cc
 8003114:	200004d0 	.word	0x200004d0
 8003118:	200004d4 	.word	0x200004d4
 800311c:	200004d6 	.word	0x200004d6
 8003120:	ffffe0c0 	.word	0xffffe0c0
 8003124:	ffffe0c2 	.word	0xffffe0c2
 8003128:	200004e4 	.word	0x200004e4
    }

    // ---- เติม flag -ck/-cq/-t จาก snapshot ก่อนหน้า (bk)
    {
        char before[8][8];
        board_to_matrix_chars((const signed char*)bk, sym, before, true);
 800312c:	463a      	mov	r2, r7
 800312e:	2301      	movs	r3, #1
 8003130:	497b      	ldr	r1, [pc, #492]	@ (8003320 <AI_HvsH+0x47c>)
 8003132:	487c      	ldr	r0, [pc, #496]	@ (8003324 <AI_HvsH+0x480>)
 8003134:	f7fe f9f8 	bl	8001528 <board_to_matrix_chars>

        bool isTake = isTakenFromMov(before, lastH); // ของเดิมคุณมีอยู่แล้ว
 8003138:	463b      	mov	r3, r7
 800313a:	497b      	ldr	r1, [pc, #492]	@ (8003328 <AI_HvsH+0x484>)
 800313c:	4618      	mov	r0, r3
 800313e:	f7fe fe0d 	bl	8001d5c <isTakenFromMov>
 8003142:	4603      	mov	r3, r0
 8003144:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75

        int fx = lastH[0] - 'a';
 8003148:	4b77      	ldr	r3, [pc, #476]	@ (8003328 <AI_HvsH+0x484>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	3b61      	subs	r3, #97	@ 0x61
 800314e:	673b      	str	r3, [r7, #112]	@ 0x70
        int fy = 8 - (lastH[1] - '0');
 8003150:	4b75      	ldr	r3, [pc, #468]	@ (8003328 <AI_HvsH+0x484>)
 8003152:	785b      	ldrb	r3, [r3, #1]
 8003154:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8003158:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int tx = lastH[2] - 'a';
 800315a:	4b73      	ldr	r3, [pc, #460]	@ (8003328 <AI_HvsH+0x484>)
 800315c:	789b      	ldrb	r3, [r3, #2]
 800315e:	3b61      	subs	r3, #97	@ 0x61
 8003160:	66bb      	str	r3, [r7, #104]	@ 0x68
        int ty = 8 - (lastH[3] - '0');
 8003162:	4b71      	ldr	r3, [pc, #452]	@ (8003328 <AI_HvsH+0x484>)
 8003164:	78db      	ldrb	r3, [r3, #3]
 8003166:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800316a:	667b      	str	r3, [r7, #100]	@ 0x64

        char piece = before[fy][fx];
 800316c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	33a0      	adds	r3, #160	@ 0xa0
 8003172:	19da      	adds	r2, r3, r7
 8003174:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003176:	4413      	add	r3, r2
 8003178:	3ba0      	subs	r3, #160	@ 0xa0
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
        int dx = tx - fx, dy = ty - fy;
 8003180:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003182:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003188:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800318a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	65bb      	str	r3, [r7, #88]	@ 0x58

        if ((piece == 'K' || piece == 'k') && dy == 0 && (dx == 2 || dx == -2)) {
 8003190:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8003194:	2b4b      	cmp	r3, #75	@ 0x4b
 8003196:	d003      	beq.n	80031a0 <AI_HvsH+0x2fc>
 8003198:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800319c:	2b6b      	cmp	r3, #107	@ 0x6b
 800319e:	d124      	bne.n	80031ea <AI_HvsH+0x346>
 80031a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d121      	bne.n	80031ea <AI_HvsH+0x346>
 80031a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d003      	beq.n	80031b4 <AI_HvsH+0x310>
 80031ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031ae:	f113 0f02 	cmn.w	r3, #2
 80031b2:	d11a      	bne.n	80031ea <AI_HvsH+0x346>
            if (dx ==  2) strncat(lastH, "-ck", sizeof(lastH) - strlen(lastH) - 1);
 80031b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d10b      	bne.n	80031d2 <AI_HvsH+0x32e>
 80031ba:	485b      	ldr	r0, [pc, #364]	@ (8003328 <AI_HvsH+0x484>)
 80031bc:	f7fd f8a0 	bl	8000300 <strlen>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 80031c6:	461a      	mov	r2, r3
 80031c8:	4958      	ldr	r1, [pc, #352]	@ (800332c <AI_HvsH+0x488>)
 80031ca:	4857      	ldr	r0, [pc, #348]	@ (8003328 <AI_HvsH+0x484>)
 80031cc:	f00b fbcb 	bl	800e966 <strncat>
 80031d0:	e01a      	b.n	8003208 <AI_HvsH+0x364>
            else          strncat(lastH, "-cq", sizeof(lastH) - strlen(lastH) - 1);
 80031d2:	4855      	ldr	r0, [pc, #340]	@ (8003328 <AI_HvsH+0x484>)
 80031d4:	f7fd f894 	bl	8000300 <strlen>
 80031d8:	4603      	mov	r3, r0
 80031da:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 80031de:	461a      	mov	r2, r3
 80031e0:	4953      	ldr	r1, [pc, #332]	@ (8003330 <AI_HvsH+0x48c>)
 80031e2:	4851      	ldr	r0, [pc, #324]	@ (8003328 <AI_HvsH+0x484>)
 80031e4:	f00b fbbf 	bl	800e966 <strncat>
            if (dx ==  2) strncat(lastH, "-ck", sizeof(lastH) - strlen(lastH) - 1);
 80031e8:	e00e      	b.n	8003208 <AI_HvsH+0x364>
        } else if (isTake) {
 80031ea:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00a      	beq.n	8003208 <AI_HvsH+0x364>
            strncat(lastH, "-t", sizeof(lastH) - strlen(lastH) - 1);
 80031f2:	484d      	ldr	r0, [pc, #308]	@ (8003328 <AI_HvsH+0x484>)
 80031f4:	f7fd f884 	bl	8000300 <strlen>
 80031f8:	4603      	mov	r3, r0
 80031fa:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 80031fe:	461a      	mov	r2, r3
 8003200:	494c      	ldr	r1, [pc, #304]	@ (8003334 <AI_HvsH+0x490>)
 8003202:	4849      	ldr	r0, [pc, #292]	@ (8003328 <AI_HvsH+0x484>)
 8003204:	f00b fbaf 	bl	800e966 <strncat>
    }

    // ---- ตรวจ CHECK / CHECKMATE / STALEMATE หลังเดิน ----
    {
        char board_chars[8][8];
        board_to_matrix_chars((const signed char*)b, sym, board_chars, true);
 8003208:	463a      	mov	r2, r7
 800320a:	2301      	movs	r3, #1
 800320c:	4944      	ldr	r1, [pc, #272]	@ (8003320 <AI_HvsH+0x47c>)
 800320e:	484a      	ldr	r0, [pc, #296]	@ (8003338 <AI_HvsH+0x494>)
 8003210:	f7fe f98a 	bl	8001528 <board_to_matrix_chars>

        // isKingCheck: 1=white in check, 2=black in check, 0=none
        int chk = isKingCheck(board_chars);
 8003214:	463b      	mov	r3, r7
 8003216:	4618      	mov	r0, r3
 8003218:	f7fe fc9a 	bl	8001b50 <isKingCheck>
 800321c:	6578      	str	r0, [r7, #84]	@ 0x54
        int blackmov = canBlackMove(board_chars);
 800321e:	463b      	mov	r3, r7
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fb45 	bl	80028b0 <canBlackMove>
 8003226:	6538      	str	r0, [r7, #80]	@ 0x50
        int whitemov = canWhiteMove(board_chars);
 8003228:	463b      	mov	r3, r7
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff fb00 	bl	8002830 <canWhiteMove>
 8003230:	64f8      	str	r0, [r7, #76]	@ 0x4c
        int whiteToMove = (k == 16);   // k มาจาก engine เดิมของคุณ: 16 = ถึงตาขาวเดิน
 8003232:	4b42      	ldr	r3, [pc, #264]	@ (800333c <AI_HvsH+0x498>)
 8003234:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003238:	2b10      	cmp	r3, #16
 800323a:	bf0c      	ite	eq
 800323c:	2301      	moveq	r3, #1
 800323e:	2300      	movne	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	64bb      	str	r3, [r7, #72]	@ 0x48

            int inCheck, hasMove;
            if (whiteToMove) {
 8003244:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00b      	beq.n	8003262 <AI_HvsH+0x3be>
                inCheck = (chk == 2);      // 2 = black piece checking White king
 800324a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800324c:	2b02      	cmp	r3, #2
 800324e:	bf0c      	ite	eq
 8003250:	2301      	moveq	r3, #1
 8003252:	2300      	movne	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                hasMove = whitemov;
 800325a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800325c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003260:	e00a      	b.n	8003278 <AI_HvsH+0x3d4>
            } else {
                inCheck = (chk == 1);      // 1 = white piece checking Black king
 8003262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003264:	2b01      	cmp	r3, #1
 8003266:	bf0c      	ite	eq
 8003268:	2301      	moveq	r3, #1
 800326a:	2300      	movne	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                hasMove = blackmov;
 8003272:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003274:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            }

            if (!hasMove) {
 8003278:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800327c:	2b00      	cmp	r3, #0
 800327e:	d121      	bne.n	80032c4 <AI_HvsH+0x420>
                if (inCheck) {
 8003280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00e      	beq.n	80032a6 <AI_HvsH+0x402>
//                    uartPrint_raw("CHECKMATE\n");
                    // uartPrint_to("CHECKMATE\n");
                    strcat(lastH, ":CHECKMATE\n");
 8003288:	4827      	ldr	r0, [pc, #156]	@ (8003328 <AI_HvsH+0x484>)
 800328a:	f7fd f839 	bl	8000300 <strlen>
 800328e:	4603      	mov	r3, r0
 8003290:	461a      	mov	r2, r3
 8003292:	4b25      	ldr	r3, [pc, #148]	@ (8003328 <AI_HvsH+0x484>)
 8003294:	4413      	add	r3, r2
 8003296:	4a2a      	ldr	r2, [pc, #168]	@ (8003340 <AI_HvsH+0x49c>)
 8003298:	461c      	mov	r4, r3
 800329a:	4613      	mov	r3, r2
 800329c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800329e:	6020      	str	r0, [r4, #0]
 80032a0:	6061      	str	r1, [r4, #4]
 80032a2:	60a2      	str	r2, [r4, #8]
 80032a4:	e031      	b.n	800330a <AI_HvsH+0x466>
                } else {
//                    uartPrint_raw("STALEMATE\n");
                    // uartPrint_to("STALEMATE\n");
                    strcat(lastH, ":STALEMATE\n");
 80032a6:	4820      	ldr	r0, [pc, #128]	@ (8003328 <AI_HvsH+0x484>)
 80032a8:	f7fd f82a 	bl	8000300 <strlen>
 80032ac:	4603      	mov	r3, r0
 80032ae:	461a      	mov	r2, r3
 80032b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003328 <AI_HvsH+0x484>)
 80032b2:	4413      	add	r3, r2
 80032b4:	4a23      	ldr	r2, [pc, #140]	@ (8003344 <AI_HvsH+0x4a0>)
 80032b6:	461c      	mov	r4, r3
 80032b8:	4613      	mov	r3, r2
 80032ba:	cb07      	ldmia	r3!, {r0, r1, r2}
 80032bc:	6020      	str	r0, [r4, #0]
 80032be:	6061      	str	r1, [r4, #4]
 80032c0:	60a2      	str	r2, [r4, #8]
 80032c2:	e022      	b.n	800330a <AI_HvsH+0x466>
                }
            } else {
                if (inCheck) {
 80032c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <AI_HvsH+0x444>
//                    uartPrint_raw("CHECK\n");
//                    uartPrint_to(":CHECK\n");
                    strcat(lastH, ":CHECK\n");
 80032cc:	4816      	ldr	r0, [pc, #88]	@ (8003328 <AI_HvsH+0x484>)
 80032ce:	f7fd f817 	bl	8000300 <strlen>
 80032d2:	4603      	mov	r3, r0
 80032d4:	461a      	mov	r2, r3
 80032d6:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <AI_HvsH+0x484>)
 80032d8:	4413      	add	r3, r2
 80032da:	491b      	ldr	r1, [pc, #108]	@ (8003348 <AI_HvsH+0x4a4>)
 80032dc:	461a      	mov	r2, r3
 80032de:	460b      	mov	r3, r1
 80032e0:	cb03      	ldmia	r3!, {r0, r1}
 80032e2:	6010      	str	r0, [r2, #0]
 80032e4:	6051      	str	r1, [r2, #4]
 80032e6:	e010      	b.n	800330a <AI_HvsH+0x466>
                } else {
//                    uartPrint_raw("NO-CHECK\n");
//                    uartPrint_to(":NO-CHECK\n");
                	strcat(lastH, ":NO-CHECK\n");
 80032e8:	480f      	ldr	r0, [pc, #60]	@ (8003328 <AI_HvsH+0x484>)
 80032ea:	f7fd f809 	bl	8000300 <strlen>
 80032ee:	4603      	mov	r3, r0
 80032f0:	461a      	mov	r2, r3
 80032f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003328 <AI_HvsH+0x484>)
 80032f4:	4413      	add	r3, r2
 80032f6:	4915      	ldr	r1, [pc, #84]	@ (800334c <AI_HvsH+0x4a8>)
 80032f8:	461a      	mov	r2, r3
 80032fa:	460b      	mov	r3, r1
 80032fc:	cb03      	ldmia	r3!, {r0, r1}
 80032fe:	6010      	str	r0, [r2, #0]
 8003300:	6051      	str	r1, [r2, #4]
 8003302:	8819      	ldrh	r1, [r3, #0]
 8003304:	789b      	ldrb	r3, [r3, #2]
 8003306:	8111      	strh	r1, [r2, #8]
 8003308:	7293      	strb	r3, [r2, #10]
//    uartPrint_raw("\n");
//    uartPrint_raw(lastH);
//    uartPrint_raw("\n");
//    serialBoard();

    mn++;
 800330a:	4b11      	ldr	r3, [pc, #68]	@ (8003350 <AI_HvsH+0x4ac>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	3301      	adds	r3, #1
 8003310:	4a0f      	ldr	r2, [pc, #60]	@ (8003350 <AI_HvsH+0x4ac>)
 8003312:	6013      	str	r3, [r2, #0]
    return lastH;
 8003314:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <AI_HvsH+0x484>)
}
 8003316:	4618      	mov	r0, r3
 8003318:	37a4      	adds	r7, #164	@ 0xa4
 800331a:	46bd      	mov	sp, r7
 800331c:	bd90      	pop	{r4, r7, pc}
 800331e:	bf00      	nop
 8003320:	20000088 	.word	0x20000088
 8003324:	200004e4 	.word	0x200004e4
 8003328:	2000056c 	.word	0x2000056c
 800332c:	0801218c 	.word	0x0801218c
 8003330:	08012190 	.word	0x08012190
 8003334:	08012188 	.word	0x08012188
 8003338:	20000004 	.word	0x20000004
 800333c:	20000000 	.word	0x20000000
 8003340:	0801217c 	.word	0x0801217c
 8003344:	080121b4 	.word	0x080121b4
 8003348:	08012194 	.word	0x08012194
 800334c:	0801219c 	.word	0x0801219c
 8003350:	2000009c 	.word	0x2000009c

08003354 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800335a:	463b      	mov	r3, r7
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003366:	4b21      	ldr	r3, [pc, #132]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003368:	4a21      	ldr	r2, [pc, #132]	@ (80033f0 <MX_ADC1_Init+0x9c>)
 800336a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800336c:	4b1f      	ldr	r3, [pc, #124]	@ (80033ec <MX_ADC1_Init+0x98>)
 800336e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003372:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003374:	4b1d      	ldr	r3, [pc, #116]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003376:	2200      	movs	r2, #0
 8003378:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800337a:	4b1c      	ldr	r3, [pc, #112]	@ (80033ec <MX_ADC1_Init+0x98>)
 800337c:	2200      	movs	r2, #0
 800337e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003380:	4b1a      	ldr	r3, [pc, #104]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003382:	2201      	movs	r2, #1
 8003384:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003386:	4b19      	ldr	r3, [pc, #100]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800338e:	4b17      	ldr	r3, [pc, #92]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003390:	2200      	movs	r2, #0
 8003392:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003394:	4b15      	ldr	r3, [pc, #84]	@ (80033ec <MX_ADC1_Init+0x98>)
 8003396:	4a17      	ldr	r2, [pc, #92]	@ (80033f4 <MX_ADC1_Init+0xa0>)
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800339a:	4b14      	ldr	r3, [pc, #80]	@ (80033ec <MX_ADC1_Init+0x98>)
 800339c:	2200      	movs	r2, #0
 800339e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80033a0:	4b12      	ldr	r3, [pc, #72]	@ (80033ec <MX_ADC1_Init+0x98>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80033a6:	4b11      	ldr	r3, [pc, #68]	@ (80033ec <MX_ADC1_Init+0x98>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80033ae:	4b0f      	ldr	r3, [pc, #60]	@ (80033ec <MX_ADC1_Init+0x98>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80033b4:	480d      	ldr	r0, [pc, #52]	@ (80033ec <MX_ADC1_Init+0x98>)
 80033b6:	f004 fe89 	bl	80080cc <HAL_ADC_Init>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80033c0:	f002 f9d8 	bl	8005774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80033c4:	2309      	movs	r3, #9
 80033c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80033c8:	2301      	movs	r3, #1
 80033ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80033cc:	2300      	movs	r3, #0
 80033ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80033d0:	463b      	mov	r3, r7
 80033d2:	4619      	mov	r1, r3
 80033d4:	4805      	ldr	r0, [pc, #20]	@ (80033ec <MX_ADC1_Init+0x98>)
 80033d6:	f005 f857 	bl	8008488 <HAL_ADC_ConfigChannel>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80033e0:	f002 f9c8 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80033e4:	bf00      	nop
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	20000604 	.word	0x20000604
 80033f0:	40012000 	.word	0x40012000
 80033f4:	0f000001 	.word	0x0f000001

080033f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08a      	sub	sp, #40	@ 0x28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003400:	f107 0314 	add.w	r3, r7, #20
 8003404:	2200      	movs	r2, #0
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	605a      	str	r2, [r3, #4]
 800340a:	609a      	str	r2, [r3, #8]
 800340c:	60da      	str	r2, [r3, #12]
 800340e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a15      	ldr	r2, [pc, #84]	@ (800346c <HAL_ADC_MspInit+0x74>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d123      	bne.n	8003462 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800341a:	4b15      	ldr	r3, [pc, #84]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800341e:	4a14      	ldr	r2, [pc, #80]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 8003420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003424:	6453      	str	r3, [r2, #68]	@ 0x44
 8003426:	4b12      	ldr	r3, [pc, #72]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003432:	4b0f      	ldr	r3, [pc, #60]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4a0e      	ldr	r2, [pc, #56]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	6313      	str	r3, [r2, #48]	@ 0x30
 800343e:	4b0c      	ldr	r3, [pc, #48]	@ (8003470 <HAL_ADC_MspInit+0x78>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800344a:	2302      	movs	r3, #2
 800344c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800344e:	2303      	movs	r3, #3
 8003450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003456:	f107 0314 	add.w	r3, r7, #20
 800345a:	4619      	mov	r1, r3
 800345c:	4805      	ldr	r0, [pc, #20]	@ (8003474 <HAL_ADC_MspInit+0x7c>)
 800345e:	f005 fb79 	bl	8008b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003462:	bf00      	nop
 8003464:	3728      	adds	r7, #40	@ 0x28
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40012000 	.word	0x40012000
 8003470:	40023800 	.word	0x40023800
 8003474:	40020400 	.word	0x40020400

08003478 <io_puts>:
        if (i+1<maxlen){ buf[i++]=(char)c; HAL_UART_Transmit(&huart3,&c,1,100); }
    }
    buf[i]='\0';
    return (int)i;
}
void io_puts(const char *s){ HAL_UART_Transmit(&huart3,(uint8_t*)s,strlen(s),100); }
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7fc ff3d 	bl	8000300 <strlen>
 8003486:	4603      	mov	r3, r0
 8003488:	b29a      	uxth	r2, r3
 800348a:	2364      	movs	r3, #100	@ 0x64
 800348c:	6879      	ldr	r1, [r7, #4]
 800348e:	4803      	ldr	r0, [pc, #12]	@ (800349c <io_puts+0x24>)
 8003490:	f008 feee 	bl	800c270 <HAL_UART_Transmit>
 8003494:	bf00      	nop
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20000ec4 	.word	0x20000ec4

080034a0 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b08e      	sub	sp, #56	@ 0x38
 80034a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034aa:	2200      	movs	r2, #0
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	605a      	str	r2, [r3, #4]
 80034b0:	609a      	str	r2, [r3, #8]
 80034b2:	60da      	str	r2, [r3, #12]
 80034b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80034b6:	4bb4      	ldr	r3, [pc, #720]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	4ab3      	ldr	r2, [pc, #716]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034bc:	f043 0310 	orr.w	r3, r3, #16
 80034c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034c2:	4bb1      	ldr	r3, [pc, #708]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	f003 0310 	and.w	r3, r3, #16
 80034ca:	623b      	str	r3, [r7, #32]
 80034cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ce:	4bae      	ldr	r3, [pc, #696]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	4aad      	ldr	r2, [pc, #692]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034d4:	f043 0304 	orr.w	r3, r3, #4
 80034d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034da:	4bab      	ldr	r3, [pc, #684]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	61fb      	str	r3, [r7, #28]
 80034e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034e6:	4ba8      	ldr	r3, [pc, #672]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	4aa7      	ldr	r2, [pc, #668]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034ec:	f043 0320 	orr.w	r3, r3, #32
 80034f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034f2:	4ba5      	ldr	r3, [pc, #660]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	f003 0320 	and.w	r3, r3, #32
 80034fa:	61bb      	str	r3, [r7, #24]
 80034fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80034fe:	4ba2      	ldr	r3, [pc, #648]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	4aa1      	ldr	r2, [pc, #644]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003508:	6313      	str	r3, [r2, #48]	@ 0x30
 800350a:	4b9f      	ldr	r3, [pc, #636]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003516:	4b9c      	ldr	r3, [pc, #624]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	4a9b      	ldr	r2, [pc, #620]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	6313      	str	r3, [r2, #48]	@ 0x30
 8003522:	4b99      	ldr	r3, [pc, #612]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800352e:	4b96      	ldr	r3, [pc, #600]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	4a95      	ldr	r2, [pc, #596]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003534:	f043 0302 	orr.w	r3, r3, #2
 8003538:	6313      	str	r3, [r2, #48]	@ 0x30
 800353a:	4b93      	ldr	r3, [pc, #588]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003546:	4b90      	ldr	r3, [pc, #576]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	4a8f      	ldr	r2, [pc, #572]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 800354c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003550:	6313      	str	r3, [r2, #48]	@ 0x30
 8003552:	4b8d      	ldr	r3, [pc, #564]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800355e:	4b8a      	ldr	r3, [pc, #552]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	4a89      	ldr	r2, [pc, #548]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 8003564:	f043 0308 	orr.w	r3, r3, #8
 8003568:	6313      	str	r3, [r2, #48]	@ 0x30
 800356a:	4b87      	ldr	r3, [pc, #540]	@ (8003788 <MX_GPIO_Init+0x2e8>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356e:	f003 0308 	and.w	r3, r3, #8
 8003572:	607b      	str	r3, [r7, #4]
 8003574:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003576:	2200      	movs	r2, #0
 8003578:	2168      	movs	r1, #104	@ 0x68
 800357a:	4884      	ldr	r0, [pc, #528]	@ (800378c <MX_GPIO_Init+0x2ec>)
 800357c:	f005 fcae 	bl	8008edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3, GPIO_PIN_RESET);
 8003580:	2200      	movs	r2, #0
 8003582:	2108      	movs	r1, #8
 8003584:	4882      	ldr	r0, [pc, #520]	@ (8003790 <MX_GPIO_Init+0x2f0>)
 8003586:	f005 fca9 	bl	8008edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9
 800358a:	2200      	movs	r2, #0
 800358c:	f641 7109 	movw	r1, #7945	@ 0x1f09
 8003590:	4880      	ldr	r0, [pc, #512]	@ (8003794 <MX_GPIO_Init+0x2f4>)
 8003592:	f005 fca3 	bl	8008edc <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8003596:	2200      	movs	r2, #0
 8003598:	2168      	movs	r1, #104	@ 0x68
 800359a:	487f      	ldr	r0, [pc, #508]	@ (8003798 <MX_GPIO_Init+0x2f8>)
 800359c:	f005 fc9e 	bl	8008edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8
 80035a0:	2200      	movs	r2, #0
 80035a2:	f244 3181 	movw	r1, #17281	@ 0x4381
 80035a6:	487d      	ldr	r0, [pc, #500]	@ (800379c <MX_GPIO_Init+0x2fc>)
 80035a8:	f005 fc98 	bl	8008edc <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_2|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80035ac:	2200      	movs	r2, #0
 80035ae:	2145      	movs	r1, #69	@ 0x45
 80035b0:	487b      	ldr	r0, [pc, #492]	@ (80037a0 <MX_GPIO_Init+0x300>)
 80035b2:	f005 fc93 	bl	8008edc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80035b6:	2200      	movs	r2, #0
 80035b8:	2104      	movs	r1, #4
 80035ba:	487a      	ldr	r0, [pc, #488]	@ (80037a4 <MX_GPIO_Init+0x304>)
 80035bc:	f005 fc8e 	bl	8008edc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80035c0:	2314      	movs	r3, #20
 80035c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035c4:	2300      	movs	r3, #0
 80035c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035d0:	4619      	mov	r1, r3
 80035d2:	486e      	ldr	r0, [pc, #440]	@ (800378c <MX_GPIO_Init+0x2ec>)
 80035d4:	f005 fabe 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80035d8:	2368      	movs	r3, #104	@ 0x68
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035dc:	2301      	movs	r3, #1
 80035de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035e4:	2302      	movs	r3, #2
 80035e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80035e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035ec:	4619      	mov	r1, r3
 80035ee:	4867      	ldr	r0, [pc, #412]	@ (800378c <MX_GPIO_Init+0x2ec>)
 80035f0:	f005 fab0 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80035f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80035fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80035fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003600:	2300      	movs	r3, #0
 8003602:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003608:	4619      	mov	r1, r3
 800360a:	4862      	ldr	r0, [pc, #392]	@ (8003794 <MX_GPIO_Init+0x2f4>)
 800360c:	f005 faa2 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003610:	2308      	movs	r3, #8
 8003612:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003614:	2301      	movs	r3, #1
 8003616:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003618:	2300      	movs	r3, #0
 800361a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800361c:	2300      	movs	r3, #0
 800361e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003620:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003624:	4619      	mov	r1, r3
 8003626:	485a      	ldr	r0, [pc, #360]	@ (8003790 <MX_GPIO_Init+0x2f0>)
 8003628:	f005 fa94 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800362c:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003632:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003636:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003638:	2302      	movs	r3, #2
 800363a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800363c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003640:	4619      	mov	r1, r3
 8003642:	4853      	ldr	r0, [pc, #332]	@ (8003790 <MX_GPIO_Init+0x2f0>)
 8003644:	f005 fa86 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC3 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_11|GPIO_PIN_12;
 8003648:	f641 0309 	movw	r3, #6153	@ 0x1809
 800364c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800364e:	2301      	movs	r3, #1
 8003650:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	2300      	movs	r3, #0
 8003654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003656:	2300      	movs	r3, #0
 8003658:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800365a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800365e:	4619      	mov	r1, r3
 8003660:	484c      	ldr	r0, [pc, #304]	@ (8003794 <MX_GPIO_Init+0x2f4>)
 8003662:	f005 fa77 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003666:	2332      	movs	r3, #50	@ 0x32
 8003668:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366a:	2302      	movs	r3, #2
 800366c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	2300      	movs	r3, #0
 8003670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003672:	2303      	movs	r3, #3
 8003674:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003676:	230b      	movs	r3, #11
 8003678:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800367e:	4619      	mov	r1, r3
 8003680:	4844      	ldr	r0, [pc, #272]	@ (8003794 <MX_GPIO_Init+0x2f4>)
 8003682:	f005 fa67 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003686:	2301      	movs	r3, #1
 8003688:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800368a:	2300      	movs	r3, #0
 800368c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800368e:	2302      	movs	r3, #2
 8003690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003692:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003696:	4619      	mov	r1, r3
 8003698:	483f      	ldr	r0, [pc, #252]	@ (8003798 <MX_GPIO_Init+0x2f8>)
 800369a:	f005 fa5b 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800369e:	2386      	movs	r3, #134	@ 0x86
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a2:	2302      	movs	r3, #2
 80036a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036aa:	2303      	movs	r3, #3
 80036ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80036ae:	230b      	movs	r3, #11
 80036b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036b6:	4619      	mov	r1, r3
 80036b8:	4837      	ldr	r0, [pc, #220]	@ (8003798 <MX_GPIO_Init+0x2f8>)
 80036ba:	f005 fa4b 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80036be:	2368      	movs	r3, #104	@ 0x68
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036c2:	2301      	movs	r3, #1
 80036c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ca:	2300      	movs	r3, #0
 80036cc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036d2:	4619      	mov	r1, r3
 80036d4:	4830      	ldr	r0, [pc, #192]	@ (8003798 <MX_GPIO_Init+0x2f8>)
 80036d6:	f005 fa3d 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|GPIO_PIN_8
 80036da:	f244 3381 	movw	r3, #17281	@ 0x4381
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036e0:	2301      	movs	r3, #1
 80036e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	2300      	movs	r3, #0
 80036e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e8:	2300      	movs	r3, #0
 80036ea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036f0:	4619      	mov	r1, r3
 80036f2:	482a      	ldr	r0, [pc, #168]	@ (800379c <MX_GPIO_Init+0x2fc>)
 80036f4:	f005 fa2e 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG2 USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|USB_PowerSwitchOn_Pin;
 80036f8:	2345      	movs	r3, #69	@ 0x45
 80036fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036fc:	2301      	movs	r3, #1
 80036fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003700:	2300      	movs	r3, #0
 8003702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003704:	2300      	movs	r3, #0
 8003706:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003708:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800370c:	4619      	mov	r1, r3
 800370e:	4824      	ldr	r0, [pc, #144]	@ (80037a0 <MX_GPIO_Init+0x300>)
 8003710:	f005 fa20 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003714:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003718:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800371a:	2300      	movs	r3, #0
 800371c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800371e:	2302      	movs	r3, #2
 8003720:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003726:	4619      	mov	r1, r3
 8003728:	4818      	ldr	r0, [pc, #96]	@ (800378c <MX_GPIO_Init+0x2ec>)
 800372a:	f005 fa13 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800372e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003732:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003734:	2302      	movs	r3, #2
 8003736:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800373c:	2303      	movs	r3, #3
 800373e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003740:	230b      	movs	r3, #11
 8003742:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8003744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003748:	4619      	mov	r1, r3
 800374a:	4814      	ldr	r0, [pc, #80]	@ (800379c <MX_GPIO_Init+0x2fc>)
 800374c:	f005 fa02 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8003750:	2380      	movs	r3, #128	@ 0x80
 8003752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003754:	2300      	movs	r3, #0
 8003756:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003758:	2300      	movs	r3, #0
 800375a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800375c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003760:	4619      	mov	r1, r3
 8003762:	480f      	ldr	r0, [pc, #60]	@ (80037a0 <MX_GPIO_Init+0x300>)
 8003764:	f005 f9f6 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003768:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800376c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800376e:	2301      	movs	r3, #1
 8003770:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003772:	2300      	movs	r3, #0
 8003774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003776:	2302      	movs	r3, #2
 8003778:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800377a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800377e:	4619      	mov	r1, r3
 8003780:	4804      	ldr	r0, [pc, #16]	@ (8003794 <MX_GPIO_Init+0x2f4>)
 8003782:	f005 f9e7 	bl	8008b54 <HAL_GPIO_Init>
 8003786:	e00f      	b.n	80037a8 <MX_GPIO_Init+0x308>
 8003788:	40023800 	.word	0x40023800
 800378c:	40021000 	.word	0x40021000
 8003790:	40021400 	.word	0x40021400
 8003794:	40020800 	.word	0x40020800
 8003798:	40020000 	.word	0x40020000
 800379c:	40020400 	.word	0x40020400
 80037a0:	40021800 	.word	0x40021800
 80037a4:	40020c00 	.word	0x40020c00

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037a8:	2304      	movs	r3, #4
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037ac:	2301      	movs	r3, #1
 80037ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b0:	2300      	movs	r3, #0
 80037b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b4:	2300      	movs	r3, #0
 80037b6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037bc:	4619      	mov	r1, r3
 80037be:	4814      	ldr	r0, [pc, #80]	@ (8003810 <MX_GPIO_Init+0x370>)
 80037c0:	f005 f9c8 	bl	8008b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80037c4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80037c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ca:	2302      	movs	r3, #2
 80037cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d2:	2303      	movs	r3, #3
 80037d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80037d6:	230b      	movs	r3, #11
 80037d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80037da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037de:	4619      	mov	r1, r3
 80037e0:	480c      	ldr	r0, [pc, #48]	@ (8003814 <MX_GPIO_Init+0x374>)
 80037e2:	f005 f9b7 	bl	8008b54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80037e6:	2200      	movs	r2, #0
 80037e8:	2101      	movs	r1, #1
 80037ea:	2017      	movs	r0, #23
 80037ec:	f005 f97b 	bl	8008ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80037f0:	2017      	movs	r0, #23
 80037f2:	f005 f994 	bl	8008b1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80037f6:	2200      	movs	r2, #0
 80037f8:	2103      	movs	r1, #3
 80037fa:	2028      	movs	r0, #40	@ 0x28
 80037fc:	f005 f973 	bl	8008ae6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003800:	2028      	movs	r0, #40	@ 0x28
 8003802:	f005 f98c 	bl	8008b1e <HAL_NVIC_EnableIRQ>

}
 8003806:	bf00      	nop
 8003808:	3738      	adds	r7, #56	@ 0x38
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40020c00 	.word	0x40020c00
 8003814:	40021800 	.word	0x40021800

08003818 <homing_on_exti>:
volatile uint8_t hit_x_min = 0, hit_y_min = 0;
volatile uint8_t homing_armed = 0;
static uint32_t last_irq_x = 0, last_irq_y = 0;

void homing_on_exti(uint16_t pin)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	4603      	mov	r3, r0
 8003820:	80fb      	strh	r3, [r7, #6]
    if (!homing_armed) return;
 8003822:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <homing_on_exti+0x70>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d029      	beq.n	8003880 <homing_on_exti+0x68>

    uint32_t now = HAL_GetTick();
 800382c:	f004 fc1e 	bl	800806c <HAL_GetTick>
 8003830:	60f8      	str	r0, [r7, #12]

    if (pin == X_MIN_PIN) {
 8003832:	88fb      	ldrh	r3, [r7, #6]
 8003834:	2b20      	cmp	r3, #32
 8003836:	d10f      	bne.n	8003858 <homing_on_exti+0x40>
        if (now - last_irq_x >= HOMING_DEBOUNCE_MS) {
 8003838:	4b14      	ldr	r3, [pc, #80]	@ (800388c <homing_on_exti+0x74>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b09      	cmp	r3, #9
 8003842:	d905      	bls.n	8003850 <homing_on_exti+0x38>
            hit_x_min = 1;
 8003844:	4b12      	ldr	r3, [pc, #72]	@ (8003890 <homing_on_exti+0x78>)
 8003846:	2201      	movs	r2, #1
 8003848:	701a      	strb	r2, [r3, #0]
            last_irq_x = now;
 800384a:	4a10      	ldr	r2, [pc, #64]	@ (800388c <homing_on_exti+0x74>)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6013      	str	r3, [r2, #0]
        }
        io_puts("X\r\n");
 8003850:	4810      	ldr	r0, [pc, #64]	@ (8003894 <homing_on_exti+0x7c>)
 8003852:	f7ff fe11 	bl	8003478 <io_puts>
 8003856:	e014      	b.n	8003882 <homing_on_exti+0x6a>
    } else if (pin == Y_MIN_PIN) {
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800385e:	d110      	bne.n	8003882 <homing_on_exti+0x6a>
        if (now - last_irq_y >= HOMING_DEBOUNCE_MS) {
 8003860:	4b0d      	ldr	r3, [pc, #52]	@ (8003898 <homing_on_exti+0x80>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b09      	cmp	r3, #9
 800386a:	d905      	bls.n	8003878 <homing_on_exti+0x60>
            hit_y_min = 1;
 800386c:	4b0b      	ldr	r3, [pc, #44]	@ (800389c <homing_on_exti+0x84>)
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
            last_irq_y = now;
 8003872:	4a09      	ldr	r2, [pc, #36]	@ (8003898 <homing_on_exti+0x80>)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6013      	str	r3, [r2, #0]
        }
        io_puts("Y\r\n");
 8003878:	4809      	ldr	r0, [pc, #36]	@ (80038a0 <homing_on_exti+0x88>)
 800387a:	f7ff fdfd 	bl	8003478 <io_puts>
 800387e:	e000      	b.n	8003882 <homing_on_exti+0x6a>
    if (!homing_armed) return;
 8003880:	bf00      	nop
    }
}
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	2000064e 	.word	0x2000064e
 800388c:	20000650 	.word	0x20000650
 8003890:	2000064c 	.word	0x2000064c
 8003894:	080121c0 	.word	0x080121c0
 8003898:	20000654 	.word	0x20000654
 800389c:	2000064d 	.word	0x2000064d
 80038a0:	080121c4 	.word	0x080121c4

080038a4 <homing_clear_pending>:

static inline void homing_clear_pending(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
    __HAL_GPIO_EXTI_CLEAR_IT(X_MIN_PIN);
 80038a8:	4b05      	ldr	r3, [pc, #20]	@ (80038c0 <homing_clear_pending+0x1c>)
 80038aa:	2220      	movs	r2, #32
 80038ac:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(Y_MIN_PIN);
 80038ae:	4b04      	ldr	r3, [pc, #16]	@ (80038c0 <homing_clear_pending+0x1c>)
 80038b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80038b4:	615a      	str	r2, [r3, #20]
}
 80038b6:	bf00      	nop
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	40013c00 	.word	0x40013c00

080038c4 <homing_arm_exti>:

void homing_arm_exti(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
    hit_x_min = hit_y_min = 0;
 80038c8:	2100      	movs	r1, #0
 80038ca:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <homing_arm_exti+0x20>)
 80038cc:	460a      	mov	r2, r1
 80038ce:	701a      	strb	r2, [r3, #0]
 80038d0:	4b05      	ldr	r3, [pc, #20]	@ (80038e8 <homing_arm_exti+0x24>)
 80038d2:	460a      	mov	r2, r1
 80038d4:	701a      	strb	r2, [r3, #0]
    homing_armed = 1;
 80038d6:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <homing_arm_exti+0x28>)
 80038d8:	2201      	movs	r2, #1
 80038da:	701a      	strb	r2, [r3, #0]
    homing_clear_pending();
 80038dc:	f7ff ffe2 	bl	80038a4 <homing_clear_pending>
    /* ถ้าคุณ disable NVIC ไว้ ให้ enable ที่นี่:
       HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
       HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
    */
}
 80038e0:	bf00      	nop
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	2000064d 	.word	0x2000064d
 80038e8:	2000064c 	.word	0x2000064c
 80038ec:	2000064e 	.word	0x2000064e

080038f0 <homing_disarm_exti>:

void homing_disarm_exti(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
    homing_armed = 0;
 80038f4:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <homing_disarm_exti+0x20>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]
    hit_x_min = hit_y_min = 0;
 80038fa:	2100      	movs	r1, #0
 80038fc:	4b05      	ldr	r3, [pc, #20]	@ (8003914 <homing_disarm_exti+0x24>)
 80038fe:	460a      	mov	r2, r1
 8003900:	701a      	strb	r2, [r3, #0]
 8003902:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <homing_disarm_exti+0x28>)
 8003904:	460a      	mov	r2, r1
 8003906:	701a      	strb	r2, [r3, #0]
    homing_clear_pending();
 8003908:	f7ff ffcc 	bl	80038a4 <homing_clear_pending>
    /* ถ้า enable NVIC เองไว้ ให้ disable ที่นี่:
       HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
       HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
    */
}
 800390c:	bf00      	nop
 800390e:	bd80      	pop	{r7, pc}
 8003910:	2000064e 	.word	0x2000064e
 8003914:	2000064d 	.word	0x2000064d
 8003918:	2000064c 	.word	0x2000064c

0800391c <home_reset_sequence>:

void home_reset_sequence(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
    /* เปิดโหมด homing เฉพาะช่วงนี้ */
    homing_arm_exti();
 8003920:	f7ff ffd0 	bl	80038c4 <homing_arm_exti>

    hit_x_min = hit_y_min = 0;
 8003924:	2100      	movs	r1, #0
 8003926:	4b33      	ldr	r3, [pc, #204]	@ (80039f4 <home_reset_sequence+0xd8>)
 8003928:	460a      	mov	r2, r1
 800392a:	701a      	strb	r2, [r3, #0]
 800392c:	4b32      	ldr	r3, [pc, #200]	@ (80039f8 <home_reset_sequence+0xdc>)
 800392e:	460a      	mov	r2, r1
 8003930:	701a      	strb	r2, [r3, #0]

    /* เตรียม PWM ทางเดิน */
    Stepper1_ResumePWM(HOMING_FREQ);
 8003932:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8003936:	f002 ff8d 	bl	8006854 <Stepper1_ResumePWM>
    Stepper2_ResumePWM(HOMING_FREQ);
 800393a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800393e:	f002 ff9f 	bl	8006880 <Stepper2_ResumePWM>

    /* กรณีชิด X_MIN ตั้งแต่เริ่ม: ดัน X+ ออกเล็กน้อย */
    /* หมายเหตุ: เงื่อนไข cur_x==0 เป็นตรรกะ—ถ้าจริงๆ หัวชิดสวิตช์อยู่ ก็จะเจอ interrupt
       ทันทีอยู่ดี; หากไม่แน่ใจ ให้เพิ่มการอ่านสถานะสวิตช์ฮาร์ดแวร์ก่อนค่อย NUDGE */
    if (cur_x == 0) {
 8003942:	4b2e      	ldr	r3, [pc, #184]	@ (80039fc <home_reset_sequence+0xe0>)
 8003944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d114      	bne.n	8003976 <home_reset_sequence+0x5a>
    	corexy_move_delta_steps_no_dis(+HOMING_NUDGE_XP_STEPS, 0, HOMING_FREQ, 30000);
 800394c:	f247 5330 	movw	r3, #30000	@ 0x7530
 8003950:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003954:	2100      	movs	r1, #0
 8003956:	20eb      	movs	r0, #235	@ 0xeb
 8003958:	f002 fbec 	bl	8006134 <corexy_move_delta_steps_no_dis>
    }

    /* หา Y_MIN: jog ลงเป็นช่วง ๆ จนชนสวิตช์ */
    while (!hit_y_min) {
 800395c:	e00b      	b.n	8003976 <home_reset_sequence+0x5a>
        if (corexy_move_delta_steps_no_dis(0, -(int32_t)HOMING_JOG_STEPS, HOMING_FREQ, 30000) != 0) {
 800395e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8003962:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003966:	f06f 0113 	mvn.w	r1, #19
 800396a:	2000      	movs	r0, #0
 800396c:	f002 fbe2 	bl	8006134 <corexy_move_delta_steps_no_dis>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d105      	bne.n	8003982 <home_reset_sequence+0x66>
    while (!hit_y_min) {
 8003976:	4b1f      	ldr	r3, [pc, #124]	@ (80039f4 <home_reset_sequence+0xd8>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d0ee      	beq.n	800395e <home_reset_sequence+0x42>
 8003980:	e00d      	b.n	800399e <home_reset_sequence+0x82>
            break;
 8003982:	bf00      	nop
        }
    }

    /* หา X_MIN: jog ซ้ายเป็นช่วง ๆ จนชนสวิตช์ */
    while (!hit_x_min) {
 8003984:	e00b      	b.n	800399e <home_reset_sequence+0x82>
        if (corexy_move_delta_steps_no_dis(-(int32_t)HOMING_JOG_STEPS, 0, HOMING_FREQ, 30000) != 0) {
 8003986:	f247 5330 	movw	r3, #30000	@ 0x7530
 800398a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800398e:	2100      	movs	r1, #0
 8003990:	f06f 0013 	mvn.w	r0, #19
 8003994:	f002 fbce 	bl	8006134 <corexy_move_delta_steps_no_dis>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d105      	bne.n	80039aa <home_reset_sequence+0x8e>
    while (!hit_x_min) {
 800399e:	4b16      	ldr	r3, [pc, #88]	@ (80039f8 <home_reset_sequence+0xdc>)
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0ee      	beq.n	8003986 <home_reset_sequence+0x6a>
 80039a8:	e000      	b.n	80039ac <home_reset_sequence+0x90>
            break;
 80039aa:	bf00      	nop
        }
    }

    /* เมื่อชนแล้ว สวิตช์มักยังค้าง → backoff คลายออกเล็กน้อย */
    HAL_Delay(160);
 80039ac:	20a0      	movs	r0, #160	@ 0xa0
 80039ae:	f004 fb69 	bl	8008084 <HAL_Delay>
    corexy_move_delta_steps_no_dis(0, +(int32_t)HOMING_BACKOFF_Y_STEPS, HOMING_BACKOFF_FREQ, 30000);
 80039b2:	f247 5330 	movw	r3, #30000	@ 0x7530
 80039b6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80039ba:	2164      	movs	r1, #100	@ 0x64
 80039bc:	2000      	movs	r0, #0
 80039be:	f002 fbb9 	bl	8006134 <corexy_move_delta_steps_no_dis>
    HAL_Delay(160);
 80039c2:	20a0      	movs	r0, #160	@ 0xa0
 80039c4:	f004 fb5e 	bl	8008084 <HAL_Delay>
    corexy_move_delta_steps_no_dis(-(int32_t)HOMING_BACKOFF_X_STEPS, 0, HOMING_BACKOFF_FREQ, 30000);
 80039c8:	f247 5330 	movw	r3, #30000	@ 0x7530
 80039cc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80039d0:	2100      	movs	r1, #0
 80039d2:	f06f 0027 	mvn.w	r0, #39	@ 0x27
 80039d6:	f002 fbad 	bl	8006134 <corexy_move_delta_steps_no_dis>

    /* ตั้งตำแหน่งเป็น 0,0 */
    cur_x = 0; cur_y = 0;
 80039da:	4b08      	ldr	r3, [pc, #32]	@ (80039fc <home_reset_sequence+0xe0>)
 80039dc:	2200      	movs	r2, #0
 80039de:	801a      	strh	r2, [r3, #0]
 80039e0:	4b07      	ldr	r3, [pc, #28]	@ (8003a00 <home_reset_sequence+0xe4>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	801a      	strh	r2, [r3, #0]

    /* ปิดโหมด homing */
    homing_disarm_exti();
 80039e6:	f7ff ff83 	bl	80038f0 <homing_disarm_exti>

    /* คงแรงยึดนุ่ม ๆ */
    Stepper_SoftHoldBoth(10);
 80039ea:	200a      	movs	r0, #10
 80039ec:	f003 f818 	bl	8006a20 <Stepper_SoftHoldBoth>
}
 80039f0:	bf00      	nop
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	2000064d 	.word	0x2000064d
 80039f8:	2000064c 	.word	0x2000064c
 80039fc:	20000ccc 	.word	0x20000ccc
 8003a00:	20000cce 	.word	0x20000cce

08003a04 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003a08:	f3bf 8f4f 	dsb	sy
}
 8003a0c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a0e:	4b06      	ldr	r3, [pc, #24]	@ (8003a28 <__NVIC_SystemReset+0x24>)
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a16:	4904      	ldr	r1, [pc, #16]	@ (8003a28 <__NVIC_SystemReset+0x24>)
 8003a18:	4b04      	ldr	r3, [pc, #16]	@ (8003a2c <__NVIC_SystemReset+0x28>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a1e:	f3bf 8f4f 	dsb	sy
}
 8003a22:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003a24:	bf00      	nop
 8003a26:	e7fd      	b.n	8003a24 <__NVIC_SystemReset+0x20>
 8003a28:	e000ed00 	.word	0xe000ed00
 8003a2c:	05fa0004 	.word	0x05fa0004

08003a30 <uart_puts>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char mov[5] = {0};
static void uart_puts(const char *s) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t*)s, strlen(s), UART_TIMEOUT);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7fc fc61 	bl	8000300 <strlen>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	f04f 33ff 	mov.w	r3, #4294967295
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4803      	ldr	r0, [pc, #12]	@ (8003a58 <uart_puts+0x28>)
 8003a4a:	f008 fc11 	bl	800c270 <HAL_UART_Transmit>
}
 8003a4e:	bf00      	nop
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20000ec4 	.word	0x20000ec4

08003a5c <uart_getline>:

/* อ่าน 1 บรรทัด (จบเมื่อเจอ CR/LF), เก็บลง buf แบบ zero-terminated
   คืนค่าความยาวสตริง (ไม่รวม \0) */
static int uart_getline(char *buf, int maxlen) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  int idx = 0;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
  while (idx < maxlen - 1) {
 8003a6a:	e039      	b.n	8003ae0 <uart_getline+0x84>
    uint8_t ch;
    if (HAL_UART_Receive(&huart3, &ch, 1, UART_TIMEOUT) != HAL_OK) {
 8003a6c:	f107 010b 	add.w	r1, r7, #11
 8003a70:	f04f 33ff 	mov.w	r3, #4294967295
 8003a74:	2201      	movs	r2, #1
 8003a76:	4823      	ldr	r0, [pc, #140]	@ (8003b04 <uart_getline+0xa8>)
 8003a78:	f008 fc83 	bl	800c382 <HAL_UART_Receive>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d12d      	bne.n	8003ade <uart_getline+0x82>
      continue; // or return -1 หากอยากให้หลุด
    }

    // echo (option) — ให้เห็นบน TeraTerm ว่าพิมพ์อะไร
    HAL_UART_Transmit(&huart3, &ch, 1, UART_TIMEOUT);
 8003a82:	f107 010b 	add.w	r1, r7, #11
 8003a86:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	481d      	ldr	r0, [pc, #116]	@ (8003b04 <uart_getline+0xa8>)
 8003a8e:	f008 fbef 	bl	800c270 <HAL_UART_Transmit>

    if (ch == '\r') {
 8003a92:	7afb      	ldrb	r3, [r7, #11]
 8003a94:	2b0d      	cmp	r3, #13
 8003a96:	d109      	bne.n	8003aac <uart_getline+0x50>
      // รอ LF ต่อ (ถ้ามี)
      uint8_t next;
      if (HAL_UART_Receive(&huart3, &next, 1, 5) == HAL_OK && next != '\n') {
 8003a98:	f107 010a 	add.w	r1, r7, #10
 8003a9c:	2305      	movs	r3, #5
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	4818      	ldr	r0, [pc, #96]	@ (8003b04 <uart_getline+0xa8>)
 8003aa2:	f008 fc6e 	bl	800c382 <HAL_UART_Receive>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
        // ไม่ใช่ LF ก็เอาคืน buffer (ถ้าต้องการ)
      }
      break;
 8003aaa:	e020      	b.n	8003aee <uart_getline+0x92>
    } else if (ch == '\n') {
 8003aac:	7afb      	ldrb	r3, [r7, #11]
 8003aae:	2b0a      	cmp	r3, #10
 8003ab0:	d01c      	beq.n	8003aec <uart_getline+0x90>
      break;
    } else if (ch == 0x08 || ch == 0x7F) {
 8003ab2:	7afb      	ldrb	r3, [r7, #11]
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d002      	beq.n	8003abe <uart_getline+0x62>
 8003ab8:	7afb      	ldrb	r3, [r7, #11]
 8003aba:	2b7f      	cmp	r3, #127	@ 0x7f
 8003abc:	d106      	bne.n	8003acc <uart_getline+0x70>
      // Backspace
      if (idx > 0) {
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	dd0d      	ble.n	8003ae0 <uart_getline+0x84>
        idx--;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	60fb      	str	r3, [r7, #12]
      if (idx > 0) {
 8003aca:	e009      	b.n	8003ae0 <uart_getline+0x84>
      }
    } else {
      buf[idx++] = (char)ch;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	60fa      	str	r2, [r7, #12]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	7afa      	ldrb	r2, [r7, #11]
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	e000      	b.n	8003ae0 <uart_getline+0x84>
      continue; // or return -1 หากอยากให้หลุด
 8003ade:	bf00      	nop
  while (idx < maxlen - 1) {
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	dbc0      	blt.n	8003a6c <uart_getline+0x10>
 8003aea:	e000      	b.n	8003aee <uart_getline+0x92>
      break;
 8003aec:	bf00      	nop
    }
  }
  buf[idx] = '\0';
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	4413      	add	r3, r2
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]
  return idx;
 8003af8:	68fb      	ldr	r3, [r7, #12]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000ec4 	.word	0x20000ec4

08003b08 <is_valid_mov4>:

/* ตรวจรูปแบบ "e2e4": ไฟล์ a..h, แถว 1..8, 4 อักษรพอดี */
static int is_valid_mov4(const char *s) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  return (strlen(s) == 4) &&
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7fc fbf5 	bl	8000300 <strlen>
 8003b16:	4603      	mov	r3, r0
         (s[0] >= 'a' && s[0] <= 'h') &&
         (s[1] >= '1' && s[1] <= '8') &&
         (s[2] >= 'a' && s[2] <= 'h') &&
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d127      	bne.n	8003b6c <is_valid_mov4+0x64>
         (s[0] >= 'a' && s[0] <= 'h') &&
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
  return (strlen(s) == 4) &&
 8003b20:	2b60      	cmp	r3, #96	@ 0x60
 8003b22:	d923      	bls.n	8003b6c <is_valid_mov4+0x64>
         (s[0] >= 'a' && s[0] <= 'h') &&
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b68      	cmp	r3, #104	@ 0x68
 8003b2a:	d81f      	bhi.n	8003b6c <is_valid_mov4+0x64>
         (s[1] >= '1' && s[1] <= '8') &&
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	781b      	ldrb	r3, [r3, #0]
         (s[0] >= 'a' && s[0] <= 'h') &&
 8003b32:	2b30      	cmp	r3, #48	@ 0x30
 8003b34:	d91a      	bls.n	8003b6c <is_valid_mov4+0x64>
         (s[1] >= '1' && s[1] <= '8') &&
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b38      	cmp	r3, #56	@ 0x38
 8003b3e:	d815      	bhi.n	8003b6c <is_valid_mov4+0x64>
         (s[2] >= 'a' && s[2] <= 'h') &&
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3302      	adds	r3, #2
 8003b44:	781b      	ldrb	r3, [r3, #0]
         (s[1] >= '1' && s[1] <= '8') &&
 8003b46:	2b60      	cmp	r3, #96	@ 0x60
 8003b48:	d910      	bls.n	8003b6c <is_valid_mov4+0x64>
         (s[2] >= 'a' && s[2] <= 'h') &&
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3302      	adds	r3, #2
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	2b68      	cmp	r3, #104	@ 0x68
 8003b52:	d80b      	bhi.n	8003b6c <is_valid_mov4+0x64>
         (s[3] >= '1' && s[3] <= '8');
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3303      	adds	r3, #3
 8003b58:	781b      	ldrb	r3, [r3, #0]
         (s[2] >= 'a' && s[2] <= 'h') &&
 8003b5a:	2b30      	cmp	r3, #48	@ 0x30
 8003b5c:	d906      	bls.n	8003b6c <is_valid_mov4+0x64>
         (s[3] >= '1' && s[3] <= '8');
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3303      	adds	r3, #3
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b38      	cmp	r3, #56	@ 0x38
 8003b66:	d801      	bhi.n	8003b6c <is_valid_mov4+0x64>
         (s[2] >= 'a' && s[2] <= 'h') &&
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <is_valid_mov4+0x66>
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <char_to_int>:

static int char_to_int(char s) {
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	71fb      	strb	r3, [r7, #7]
  if(s == 'h' || s=='1'){return 0;}
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	2b68      	cmp	r3, #104	@ 0x68
 8003b84:	d002      	beq.n	8003b8c <char_to_int+0x16>
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	2b31      	cmp	r3, #49	@ 0x31
 8003b8a:	d101      	bne.n	8003b90 <char_to_int+0x1a>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	e037      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'g' || s=='2'){return 1;}
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	2b67      	cmp	r3, #103	@ 0x67
 8003b94:	d002      	beq.n	8003b9c <char_to_int+0x26>
 8003b96:	79fb      	ldrb	r3, [r7, #7]
 8003b98:	2b32      	cmp	r3, #50	@ 0x32
 8003b9a:	d101      	bne.n	8003ba0 <char_to_int+0x2a>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e02f      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'f' || s=='3'){return 2;}
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
 8003ba2:	2b66      	cmp	r3, #102	@ 0x66
 8003ba4:	d002      	beq.n	8003bac <char_to_int+0x36>
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	2b33      	cmp	r3, #51	@ 0x33
 8003baa:	d101      	bne.n	8003bb0 <char_to_int+0x3a>
 8003bac:	2302      	movs	r3, #2
 8003bae:	e027      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'e' || s=='4'){return 3;}
 8003bb0:	79fb      	ldrb	r3, [r7, #7]
 8003bb2:	2b65      	cmp	r3, #101	@ 0x65
 8003bb4:	d002      	beq.n	8003bbc <char_to_int+0x46>
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	2b34      	cmp	r3, #52	@ 0x34
 8003bba:	d101      	bne.n	8003bc0 <char_to_int+0x4a>
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e01f      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'd' || s=='5'){return 4;}
 8003bc0:	79fb      	ldrb	r3, [r7, #7]
 8003bc2:	2b64      	cmp	r3, #100	@ 0x64
 8003bc4:	d002      	beq.n	8003bcc <char_to_int+0x56>
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	2b35      	cmp	r3, #53	@ 0x35
 8003bca:	d101      	bne.n	8003bd0 <char_to_int+0x5a>
 8003bcc:	2304      	movs	r3, #4
 8003bce:	e017      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'c' || s=='6'){return 5;}
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b63      	cmp	r3, #99	@ 0x63
 8003bd4:	d002      	beq.n	8003bdc <char_to_int+0x66>
 8003bd6:	79fb      	ldrb	r3, [r7, #7]
 8003bd8:	2b36      	cmp	r3, #54	@ 0x36
 8003bda:	d101      	bne.n	8003be0 <char_to_int+0x6a>
 8003bdc:	2305      	movs	r3, #5
 8003bde:	e00f      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'b' || s=='7'){return 6;}
 8003be0:	79fb      	ldrb	r3, [r7, #7]
 8003be2:	2b62      	cmp	r3, #98	@ 0x62
 8003be4:	d002      	beq.n	8003bec <char_to_int+0x76>
 8003be6:	79fb      	ldrb	r3, [r7, #7]
 8003be8:	2b37      	cmp	r3, #55	@ 0x37
 8003bea:	d101      	bne.n	8003bf0 <char_to_int+0x7a>
 8003bec:	2306      	movs	r3, #6
 8003bee:	e007      	b.n	8003c00 <char_to_int+0x8a>
  if(s == 'a' || s=='8'){return 7;}
 8003bf0:	79fb      	ldrb	r3, [r7, #7]
 8003bf2:	2b61      	cmp	r3, #97	@ 0x61
 8003bf4:	d002      	beq.n	8003bfc <char_to_int+0x86>
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	2b38      	cmp	r3, #56	@ 0x38
 8003bfa:	d101      	bne.n	8003c00 <char_to_int+0x8a>
 8003bfc:	2307      	movs	r3, #7
 8003bfe:	e7ff      	b.n	8003c00 <char_to_int+0x8a>
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <set_mux_channel>:

static void set_mux_channel(uint8_t counter)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	71fb      	strb	r3, [r7, #7]
    // counter = 0..15
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2,  (counter & (1<<0)) ? GPIO_PIN_SET : GPIO_PIN_RESET);   // SEL0 (LSB)
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2104      	movs	r1, #4
 8003c22:	4815      	ldr	r0, [pc, #84]	@ (8003c78 <set_mux_channel+0x6c>)
 8003c24:	f005 f95a 	bl	8008edc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, (counter & (1<<1)) ? GPIO_PIN_SET : GPIO_PIN_RESET);   // SEL1
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	105b      	asrs	r3, r3, #1
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	461a      	mov	r2, r3
 8003c36:	2104      	movs	r1, #4
 8003c38:	4810      	ldr	r0, [pc, #64]	@ (8003c7c <set_mux_channel+0x70>)
 8003c3a:	f005 f94f 	bl	8008edc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, (counter & (1<<2)) ? GPIO_PIN_SET : GPIO_PIN_RESET);   // SEL2
 8003c3e:	79fb      	ldrb	r3, [r7, #7]
 8003c40:	109b      	asrs	r3, r3, #2
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003c50:	480b      	ldr	r0, [pc, #44]	@ (8003c80 <set_mux_channel+0x74>)
 8003c52:	f005 f943 	bl	8008edc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, (counter & (1<<3)) ? GPIO_PIN_SET : GPIO_PIN_RESET);   // SEL3 (MSB)
 8003c56:	79fb      	ldrb	r3, [r7, #7]
 8003c58:	10db      	asrs	r3, r3, #3
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	461a      	mov	r2, r3
 8003c64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003c68:	4805      	ldr	r0, [pc, #20]	@ (8003c80 <set_mux_channel+0x74>)
 8003c6a:	f005 f937 	bl	8008edc <HAL_GPIO_WritePin>
}
 8003c6e:	bf00      	nop
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40021800 	.word	0x40021800
 8003c7c:	40020c00 	.word	0x40020c00
 8003c80:	40020800 	.word	0x40020800

08003c84 <enable_mux>:


static void enable_mux(uint8_t mux_index) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 4; i++) {
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	e00f      	b.n	8003cb4 <enable_mux+0x30>
        HAL_GPIO_WritePin(mux_enables[i].port, mux_enables[i].pin, GPIO_PIN_SET); // disable all (assuming active LOW)
 8003c94:	4a11      	ldr	r2, [pc, #68]	@ (8003cdc <enable_mux+0x58>)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8003cdc <enable_mux+0x58>)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	4413      	add	r3, r2
 8003ca4:	889b      	ldrh	r3, [r3, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	4619      	mov	r1, r3
 8003caa:	f005 f917 	bl	8008edc <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; i++) {
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	60fb      	str	r3, [r7, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2b03      	cmp	r3, #3
 8003cb8:	ddec      	ble.n	8003c94 <enable_mux+0x10>
    }
    HAL_GPIO_WritePin(mux_enables[mux_index].port, mux_enables[mux_index].pin, GPIO_PIN_RESET); // enable selected mux
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	4a07      	ldr	r2, [pc, #28]	@ (8003cdc <enable_mux+0x58>)
 8003cbe:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003cc2:	79fb      	ldrb	r3, [r7, #7]
 8003cc4:	4a05      	ldr	r2, [pc, #20]	@ (8003cdc <enable_mux+0x58>)
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4413      	add	r3, r2
 8003cca:	889b      	ldrh	r3, [r3, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	4619      	mov	r1, r3
 8003cd0:	f005 f904 	bl	8008edc <HAL_GPIO_WritePin>
}
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	200000a0 	.word	0x200000a0

08003ce0 <print_board>:


void print_board(void) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b096      	sub	sp, #88	@ 0x58
 8003ce4:	af00      	add	r7, sp, #0
    char msg[40];
    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cea:	2202      	movs	r2, #2
 8003cec:	4966      	ldr	r1, [pc, #408]	@ (8003e88 <print_board+0x1a8>)
 8003cee:	4867      	ldr	r0, [pc, #412]	@ (8003e8c <print_board+0x1ac>)
 8003cf0:	f008 fabe 	bl	800c270 <HAL_UART_Transmit>

    for (int rank = 0; rank < 8; rank++) {
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003cf8:	e04e      	b.n	8003d98 <print_board+0xb8>
        for (int file = 0; file < 8; file++) {
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003cfe:	e03e      	b.n	8003d7e <print_board+0x9e>
            int index = rank * 8 + file; // 0..63
 8003d00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003d06:	4413      	add	r3, r2
 8003d08:	637b      	str	r3, [r7, #52]	@ 0x34
            int mux = index / 16;        // 0..3
 8003d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	da00      	bge.n	8003d12 <print_board+0x32>
 8003d10:	330f      	adds	r3, #15
 8003d12:	111b      	asrs	r3, r3, #4
 8003d14:	633b      	str	r3, [r7, #48]	@ 0x30
            int ch  = index % 16;        // 0..15
 8003d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d18:	425a      	negs	r2, r3
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	f002 020f 	and.w	r2, r2, #15
 8003d22:	bf58      	it	pl
 8003d24:	4253      	negpl	r3, r2
 8003d26:	62fb      	str	r3, [r7, #44]	@ 0x2c


            char c = (curr_board[mux][ch] < threshold[mux][ch]) ? '1' : '.';
 8003d28:	4959      	ldr	r1, [pc, #356]	@ (8003e90 <print_board+0x1b0>)
 8003d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2c:	011a      	lsls	r2, r3, #4
 8003d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d30:	4413      	add	r3, r2
 8003d32:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8003d36:	4857      	ldr	r0, [pc, #348]	@ (8003e94 <print_board+0x1b4>)
 8003d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3a:	0119      	lsls	r1, r3, #4
 8003d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3e:	440b      	add	r3, r1
 8003d40:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d201      	bcs.n	8003d4c <print_board+0x6c>
 8003d48:	2331      	movs	r3, #49	@ 0x31
 8003d4a:	e000      	b.n	8003d4e <print_board+0x6e>
 8003d4c:	232e      	movs	r3, #46	@ 0x2e
 8003d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

            sprintf(msg, "%c ", c);
 8003d52:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003d56:	463b      	mov	r3, r7
 8003d58:	494f      	ldr	r1, [pc, #316]	@ (8003e98 <print_board+0x1b8>)
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f00a fd4c 	bl	800e7f8 <siprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003d60:	463b      	mov	r3, r7
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fc facc 	bl	8000300 <strlen>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	4639      	mov	r1, r7
 8003d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d72:	4846      	ldr	r0, [pc, #280]	@ (8003e8c <print_board+0x1ac>)
 8003d74:	f008 fa7c 	bl	800c270 <HAL_UART_Transmit>
        for (int file = 0; file < 8; file++) {
 8003d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	ddbd      	ble.n	8003d00 <print_board+0x20>
        }
        HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003d84:	f04f 33ff 	mov.w	r3, #4294967295
 8003d88:	2202      	movs	r2, #2
 8003d8a:	493f      	ldr	r1, [pc, #252]	@ (8003e88 <print_board+0x1a8>)
 8003d8c:	483f      	ldr	r0, [pc, #252]	@ (8003e8c <print_board+0x1ac>)
 8003d8e:	f008 fa6f 	bl	800c270 <HAL_UART_Transmit>
    for (int rank = 0; rank < 8; rank++) {
 8003d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d94:	3301      	adds	r3, #1
 8003d96:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d9a:	2b07      	cmp	r3, #7
 8003d9c:	ddad      	ble.n	8003cfa <print_board+0x1a>
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8003da2:	2202      	movs	r2, #2
 8003da4:	4938      	ldr	r1, [pc, #224]	@ (8003e88 <print_board+0x1a8>)
 8003da6:	4839      	ldr	r0, [pc, #228]	@ (8003e8c <print_board+0x1ac>)
 8003da8:	f008 fa62 	bl	800c270 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t*)"_______________________________\r\n", strlen("_______________________________\r\n"), HAL_MAX_DELAY);
 8003dac:	f04f 33ff 	mov.w	r3, #4294967295
 8003db0:	2221      	movs	r2, #33	@ 0x21
 8003db2:	493a      	ldr	r1, [pc, #232]	@ (8003e9c <print_board+0x1bc>)
 8003db4:	4835      	ldr	r0, [pc, #212]	@ (8003e8c <print_board+0x1ac>)
 8003db6:	f008 fa5b 	bl	800c270 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003dba:	f04f 33ff 	mov.w	r3, #4294967295
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	4931      	ldr	r1, [pc, #196]	@ (8003e88 <print_board+0x1a8>)
 8003dc2:	4832      	ldr	r0, [pc, #200]	@ (8003e8c <print_board+0x1ac>)
 8003dc4:	f008 fa54 	bl	800c270 <HAL_UART_Transmit>
        for (int rank = 0; rank < 8; rank++) {
 8003dc8:	2300      	movs	r3, #0
 8003dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dcc:	e04e      	b.n	8003e6c <print_board+0x18c>
            for (int file = 0; file < 8; file++) {
 8003dce:	2300      	movs	r3, #0
 8003dd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dd2:	e03e      	b.n	8003e52 <print_board+0x172>
                int index = rank * 8 + file; // 0..63
 8003dd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dda:	4413      	add	r3, r2
 8003ddc:	647b      	str	r3, [r7, #68]	@ 0x44
                int mux = index / 16;        // 0..3
 8003dde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	da00      	bge.n	8003de6 <print_board+0x106>
 8003de4:	330f      	adds	r3, #15
 8003de6:	111b      	asrs	r3, r3, #4
 8003de8:	643b      	str	r3, [r7, #64]	@ 0x40
                int ch  = index % 16;        // 0..15
 8003dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dec:	425a      	negs	r2, r3
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	f002 020f 	and.w	r2, r2, #15
 8003df6:	bf58      	it	pl
 8003df8:	4253      	negpl	r3, r2
 8003dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c


                char c = (prev_board[mux][ch] < prev_threshold[mux][ch]) ? '1' : '.';
 8003dfc:	4928      	ldr	r1, [pc, #160]	@ (8003ea0 <print_board+0x1c0>)
 8003dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e00:	011a      	lsls	r2, r3, #4
 8003e02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e04:	4413      	add	r3, r2
 8003e06:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8003e0a:	4826      	ldr	r0, [pc, #152]	@ (8003ea4 <print_board+0x1c4>)
 8003e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e0e:	0119      	lsls	r1, r3, #4
 8003e10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e12:	440b      	add	r3, r1
 8003e14:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d201      	bcs.n	8003e20 <print_board+0x140>
 8003e1c:	2331      	movs	r3, #49	@ 0x31
 8003e1e:	e000      	b.n	8003e22 <print_board+0x142>
 8003e20:	232e      	movs	r3, #46	@ 0x2e
 8003e22:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

                sprintf(msg, "%c ", c);
 8003e26:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8003e2a:	463b      	mov	r3, r7
 8003e2c:	491a      	ldr	r1, [pc, #104]	@ (8003e98 <print_board+0x1b8>)
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f00a fce2 	bl	800e7f8 <siprintf>
                HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8003e34:	463b      	mov	r3, r7
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fc fa62 	bl	8000300 <strlen>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	b29a      	uxth	r2, r3
 8003e40:	4639      	mov	r1, r7
 8003e42:	f04f 33ff 	mov.w	r3, #4294967295
 8003e46:	4811      	ldr	r0, [pc, #68]	@ (8003e8c <print_board+0x1ac>)
 8003e48:	f008 fa12 	bl	800c270 <HAL_UART_Transmit>
            for (int file = 0; file < 8; file++) {
 8003e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e4e:	3301      	adds	r3, #1
 8003e50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e54:	2b07      	cmp	r3, #7
 8003e56:	ddbd      	ble.n	8003dd4 <print_board+0xf4>
            }
            HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003e58:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	490a      	ldr	r1, [pc, #40]	@ (8003e88 <print_board+0x1a8>)
 8003e60:	480a      	ldr	r0, [pc, #40]	@ (8003e8c <print_board+0x1ac>)
 8003e62:	f008 fa05 	bl	800c270 <HAL_UART_Transmit>
        for (int rank = 0; rank < 8; rank++) {
 8003e66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e68:	3301      	adds	r3, #1
 8003e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e6e:	2b07      	cmp	r3, #7
 8003e70:	ddad      	ble.n	8003dce <print_board+0xee>
        }



    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	2202      	movs	r2, #2
 8003e78:	4903      	ldr	r1, [pc, #12]	@ (8003e88 <print_board+0x1a8>)
 8003e7a:	4804      	ldr	r0, [pc, #16]	@ (8003e8c <print_board+0x1ac>)
 8003e7c:	f008 f9f8 	bl	800c270 <HAL_UART_Transmit>
}
 8003e80:	bf00      	nop
 8003e82:	3758      	adds	r7, #88	@ 0x58
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	080122c8 	.word	0x080122c8
 8003e8c:	20000ec4 	.word	0x20000ec4
 8003e90:	200009a8 	.word	0x200009a8
 8003e94:	20000bac 	.word	0x20000bac
 8003e98:	080122cc 	.word	0x080122cc
 8003e9c:	080122d0 	.word	0x080122d0
 8003ea0:	200007a4 	.word	0x200007a4
 8003ea4:	200008a4 	.word	0x200008a4

08003ea8 <read_adc>:

uint32_t read_adc(void) {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
    uint32_t value = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	607b      	str	r3, [r7, #4]

    HAL_ADC_Start(&hadc1);
 8003eb2:	480b      	ldr	r0, [pc, #44]	@ (8003ee0 <read_adc+0x38>)
 8003eb4:	f004 f94e 	bl	8008154 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8003eb8:	210a      	movs	r1, #10
 8003eba:	4809      	ldr	r0, [pc, #36]	@ (8003ee0 <read_adc+0x38>)
 8003ebc:	f004 fa4c 	bl	8008358 <HAL_ADC_PollForConversion>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d103      	bne.n	8003ece <read_adc+0x26>
        value = HAL_ADC_GetValue(&hadc1);
 8003ec6:	4806      	ldr	r0, [pc, #24]	@ (8003ee0 <read_adc+0x38>)
 8003ec8:	f004 fad1 	bl	800846e <HAL_ADC_GetValue>
 8003ecc:	6078      	str	r0, [r7, #4]
    }
    HAL_ADC_Stop(&hadc1);
 8003ece:	4804      	ldr	r0, [pc, #16]	@ (8003ee0 <read_adc+0x38>)
 8003ed0:	f004 fa0e 	bl	80082f0 <HAL_ADC_Stop>

    return value;
 8003ed4:	687b      	ldr	r3, [r7, #4]
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	20000604 	.word	0x20000604

08003ee4 <scan_board>:

                uart_puts("\r\n");
    }
}

void scan_board(void) {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
    for (uint8_t mux = 0; mux < 4; mux++) {
 8003eea:	2300      	movs	r3, #0
 8003eec:	71fb      	strb	r3, [r7, #7]
 8003eee:	e088      	b.n	8004002 <scan_board+0x11e>
        enable_mux(mux);
 8003ef0:	79fb      	ldrb	r3, [r7, #7]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7ff fec6 	bl	8003c84 <enable_mux>

        for (uint8_t ch = 0; ch < 16; ch++) {
 8003ef8:	2300      	movs	r3, #0
 8003efa:	71bb      	strb	r3, [r7, #6]
 8003efc:	e07b      	b.n	8003ff6 <scan_board+0x112>
            set_mux_channel(ch);
 8003efe:	79bb      	ldrb	r3, [r7, #6]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff fe83 	bl	8003c0c <set_mux_channel>
            HAL_Delay(5); // allow signals to settle
 8003f06:	2005      	movs	r0, #5
 8003f08:	f004 f8bc 	bl	8008084 <HAL_Delay>

            uint32_t adc_val = read_adc();
 8003f0c:	f7ff ffcc 	bl	8003ea8 <read_adc>
 8003f10:	6038      	str	r0, [r7, #0]
            curr_board[mux][ch] = adc_val;
 8003f12:	79fa      	ldrb	r2, [r7, #7]
 8003f14:	79bb      	ldrb	r3, [r7, #6]
 8003f16:	493f      	ldr	r1, [pc, #252]	@ (8004014 <scan_board+0x130>)
 8003f18:	0112      	lsls	r2, r2, #4
 8003f1a:	4413      	add	r3, r2
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (( min_board[mux][ch] != 9999) && (adc_val > max_board[mux][ch])  ){
 8003f22:	79fa      	ldrb	r2, [r7, #7]
 8003f24:	79bb      	ldrb	r3, [r7, #6]
 8003f26:	493c      	ldr	r1, [pc, #240]	@ (8004018 <scan_board+0x134>)
 8003f28:	0112      	lsls	r2, r2, #4
 8003f2a:	4413      	add	r3, r2
 8003f2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003f30:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d029      	beq.n	8003f8c <scan_board+0xa8>
 8003f38:	79fa      	ldrb	r2, [r7, #7]
 8003f3a:	79bb      	ldrb	r3, [r7, #6]
 8003f3c:	4937      	ldr	r1, [pc, #220]	@ (800401c <scan_board+0x138>)
 8003f3e:	0112      	lsls	r2, r2, #4
 8003f40:	4413      	add	r3, r2
 8003f42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d91f      	bls.n	8003f8c <scan_board+0xa8>
            	max_board[mux][ch] = adc_val;
 8003f4c:	79fa      	ldrb	r2, [r7, #7]
 8003f4e:	79bb      	ldrb	r3, [r7, #6]
 8003f50:	4932      	ldr	r1, [pc, #200]	@ (800401c <scan_board+0x138>)
 8003f52:	0112      	lsls	r2, r2, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            	threshold[mux][ch] = (max_board[mux][ch]+min_board[mux][ch])/2;
 8003f5c:	79fa      	ldrb	r2, [r7, #7]
 8003f5e:	79bb      	ldrb	r3, [r7, #6]
 8003f60:	492e      	ldr	r1, [pc, #184]	@ (800401c <scan_board+0x138>)
 8003f62:	0112      	lsls	r2, r2, #4
 8003f64:	4413      	add	r3, r2
 8003f66:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8003f6a:	79f9      	ldrb	r1, [r7, #7]
 8003f6c:	79bb      	ldrb	r3, [r7, #6]
 8003f6e:	482a      	ldr	r0, [pc, #168]	@ (8004018 <scan_board+0x134>)
 8003f70:	0109      	lsls	r1, r1, #4
 8003f72:	440b      	add	r3, r1
 8003f74:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003f78:	441a      	add	r2, r3
 8003f7a:	79f9      	ldrb	r1, [r7, #7]
 8003f7c:	79bb      	ldrb	r3, [r7, #6]
 8003f7e:	0852      	lsrs	r2, r2, #1
 8003f80:	4827      	ldr	r0, [pc, #156]	@ (8004020 <scan_board+0x13c>)
 8003f82:	0109      	lsls	r1, r1, #4
 8003f84:	440b      	add	r3, r1
 8003f86:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8003f8a:	e031      	b.n	8003ff0 <scan_board+0x10c>
            }

            else if(( max_board[mux][ch] != 0) && (adc_val < min_board[mux][ch]) ){
 8003f8c:	79fa      	ldrb	r2, [r7, #7]
 8003f8e:	79bb      	ldrb	r3, [r7, #6]
 8003f90:	4922      	ldr	r1, [pc, #136]	@ (800401c <scan_board+0x138>)
 8003f92:	0112      	lsls	r2, r2, #4
 8003f94:	4413      	add	r3, r2
 8003f96:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d028      	beq.n	8003ff0 <scan_board+0x10c>
 8003f9e:	79fa      	ldrb	r2, [r7, #7]
 8003fa0:	79bb      	ldrb	r3, [r7, #6]
 8003fa2:	491d      	ldr	r1, [pc, #116]	@ (8004018 <scan_board+0x134>)
 8003fa4:	0112      	lsls	r2, r2, #4
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d21e      	bcs.n	8003ff0 <scan_board+0x10c>
            	min_board[mux][ch] = adc_val;
 8003fb2:	79fa      	ldrb	r2, [r7, #7]
 8003fb4:	79bb      	ldrb	r3, [r7, #6]
 8003fb6:	4918      	ldr	r1, [pc, #96]	@ (8004018 <scan_board+0x134>)
 8003fb8:	0112      	lsls	r2, r2, #4
 8003fba:	4413      	add	r3, r2
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            	threshold[mux][ch] = (max_board[mux][ch]+min_board[mux][ch])/2;
 8003fc2:	79fa      	ldrb	r2, [r7, #7]
 8003fc4:	79bb      	ldrb	r3, [r7, #6]
 8003fc6:	4915      	ldr	r1, [pc, #84]	@ (800401c <scan_board+0x138>)
 8003fc8:	0112      	lsls	r2, r2, #4
 8003fca:	4413      	add	r3, r2
 8003fcc:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8003fd0:	79f9      	ldrb	r1, [r7, #7]
 8003fd2:	79bb      	ldrb	r3, [r7, #6]
 8003fd4:	4810      	ldr	r0, [pc, #64]	@ (8004018 <scan_board+0x134>)
 8003fd6:	0109      	lsls	r1, r1, #4
 8003fd8:	440b      	add	r3, r1
 8003fda:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8003fde:	441a      	add	r2, r3
 8003fe0:	79f9      	ldrb	r1, [r7, #7]
 8003fe2:	79bb      	ldrb	r3, [r7, #6]
 8003fe4:	0852      	lsrs	r2, r2, #1
 8003fe6:	480e      	ldr	r0, [pc, #56]	@ (8004020 <scan_board+0x13c>)
 8003fe8:	0109      	lsls	r1, r1, #4
 8003fea:	440b      	add	r3, r1
 8003fec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        for (uint8_t ch = 0; ch < 16; ch++) {
 8003ff0:	79bb      	ldrb	r3, [r7, #6]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	71bb      	strb	r3, [r7, #6]
 8003ff6:	79bb      	ldrb	r3, [r7, #6]
 8003ff8:	2b0f      	cmp	r3, #15
 8003ffa:	d980      	bls.n	8003efe <scan_board+0x1a>
    for (uint8_t mux = 0; mux < 4; mux++) {
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	3301      	adds	r3, #1
 8004000:	71fb      	strb	r3, [r7, #7]
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	2b03      	cmp	r3, #3
 8004006:	f67f af73 	bls.w	8003ef0 <scan_board+0xc>
            }
        }
    }
}
 800400a:	bf00      	nop
 800400c:	bf00      	nop
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	200009a8 	.word	0x200009a8
 8004018:	200000d0 	.word	0x200000d0
 800401c:	200006a4 	.word	0x200006a4
 8004020:	20000bac 	.word	0x20000bac

08004024 <detect_capture>:

void detect_capture(void) {
 8004024:	b580      	push	{r7, lr}
 8004026:	b08a      	sub	sp, #40	@ 0x28
 8004028:	af00      	add	r7, sp, #0
	count_piece = 0;
 800402a:	4b6e      	ldr	r3, [pc, #440]	@ (80041e4 <detect_capture+0x1c0>)
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]
	uint8_t captured_piece = 0;
 8004030:	2300      	movs	r3, #0
 8004032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t mux = 0; mux < 4; mux++) {
 8004036:	2300      	movs	r3, #0
 8004038:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800403c:	e08c      	b.n	8004158 <detect_capture+0x134>
        for (uint8_t ch = 0; ch < 16; ch++) {
 800403e:	2300      	movs	r3, #0
 8004040:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004044:	e07e      	b.n	8004144 <detect_capture+0x120>

            uint8_t prev_state = (prev_board[mux][ch] < prev_threshold[mux][ch]) ? 1 : 0;
 8004046:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800404a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800404e:	4966      	ldr	r1, [pc, #408]	@ (80041e8 <detect_capture+0x1c4>)
 8004050:	0112      	lsls	r2, r2, #4
 8004052:	4413      	add	r3, r2
 8004054:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8004058:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 800405c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004060:	4862      	ldr	r0, [pc, #392]	@ (80041ec <detect_capture+0x1c8>)
 8004062:	0109      	lsls	r1, r1, #4
 8004064:	440b      	add	r3, r1
 8004066:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800406a:	429a      	cmp	r2, r3
 800406c:	bf34      	ite	cc
 800406e:	2301      	movcc	r3, #1
 8004070:	2300      	movcs	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            uint8_t curr_state = (curr_board[mux][ch] < threshold[mux][ch]) ? 1 : 0;
 8004078:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800407c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004080:	495b      	ldr	r1, [pc, #364]	@ (80041f0 <detect_capture+0x1cc>)
 8004082:	0112      	lsls	r2, r2, #4
 8004084:	4413      	add	r3, r2
 8004086:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800408a:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 800408e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004092:	4858      	ldr	r0, [pc, #352]	@ (80041f4 <detect_capture+0x1d0>)
 8004094:	0109      	lsls	r1, r1, #4
 8004096:	440b      	add	r3, r1
 8004098:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800409c:	429a      	cmp	r2, r3
 800409e:	bf34      	ite	cc
 80040a0:	2301      	movcc	r3, #1
 80040a2:	2300      	movcs	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if (curr_state == 1){
 80040aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d105      	bne.n	80040be <detect_capture+0x9a>
            	count_piece += 1;
 80040b2:	4b4c      	ldr	r3, [pc, #304]	@ (80041e4 <detect_capture+0x1c0>)
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	3301      	adds	r3, #1
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	4b4a      	ldr	r3, [pc, #296]	@ (80041e4 <detect_capture+0x1c0>)
 80040bc:	701a      	strb	r2, [r3, #0]
            }
            if (prev_state && !curr_state) {
 80040be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d039      	beq.n	800413a <detect_capture+0x116>
 80040c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d135      	bne.n	800413a <detect_capture+0x116>
            	if(captured_piece == 1)
 80040ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d10d      	bne.n	80040f2 <detect_capture+0xce>
            	{
            		captured_square[0] = '\0';
 80040d6:	4b48      	ldr	r3, [pc, #288]	@ (80041f8 <detect_capture+0x1d4>)
 80040d8:	2200      	movs	r2, #0
 80040da:	701a      	strb	r2, [r3, #0]
					uart_puts("\r\nReturn the piece and try again.\r\n");
 80040dc:	4847      	ldr	r0, [pc, #284]	@ (80041fc <detect_capture+0x1d8>)
 80040de:	f7ff fca7 	bl	8003a30 <uart_puts>
					HAL_UART_Transmit(&huart2, (uint8_t*)("e\n"), strlen("e\n"), UART_TIMEOUT);
 80040e2:	f04f 33ff 	mov.w	r3, #4294967295
 80040e6:	2202      	movs	r2, #2
 80040e8:	4945      	ldr	r1, [pc, #276]	@ (8004200 <detect_capture+0x1dc>)
 80040ea:	4846      	ldr	r0, [pc, #280]	@ (8004204 <detect_capture+0x1e0>)
 80040ec:	f008 f8c0 	bl	800c270 <HAL_UART_Transmit>
 80040f0:	e075      	b.n	80041de <detect_capture+0x1ba>
					return;
            	}
                strcpy(captured_square, square_map[mux][ch]);
 80040f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80040f6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80040fa:	4943      	ldr	r1, [pc, #268]	@ (8004208 <detect_capture+0x1e4>)
 80040fc:	0112      	lsls	r2, r2, #4
 80040fe:	4413      	add	r3, r2
 8004100:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004104:	4619      	mov	r1, r3
 8004106:	483c      	ldr	r0, [pc, #240]	@ (80041f8 <detect_capture+0x1d4>)
 8004108:	f00a fce1 	bl	800eace <strcpy>
                char msg[32];
                sprintf(msg, "Captured:%s\r\n", captured_square);
 800410c:	463b      	mov	r3, r7
 800410e:	4a3a      	ldr	r2, [pc, #232]	@ (80041f8 <detect_capture+0x1d4>)
 8004110:	493e      	ldr	r1, [pc, #248]	@ (800420c <detect_capture+0x1e8>)
 8004112:	4618      	mov	r0, r3
 8004114:	f00a fb70 	bl	800e7f8 <siprintf>
                captured_piece+=1;
 8004118:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800411c:	3301      	adds	r3, #1
 800411e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8004122:	463b      	mov	r3, r7
 8004124:	4618      	mov	r0, r3
 8004126:	f7fc f8eb 	bl	8000300 <strlen>
 800412a:	4603      	mov	r3, r0
 800412c:	b29a      	uxth	r2, r3
 800412e:	4639      	mov	r1, r7
 8004130:	f04f 33ff 	mov.w	r3, #4294967295
 8004134:	4836      	ldr	r0, [pc, #216]	@ (8004210 <detect_capture+0x1ec>)
 8004136:	f008 f89b 	bl	800c270 <HAL_UART_Transmit>
        for (uint8_t ch = 0; ch < 16; ch++) {
 800413a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800413e:	3301      	adds	r3, #1
 8004140:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004144:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004148:	2b0f      	cmp	r3, #15
 800414a:	f67f af7c 	bls.w	8004046 <detect_capture+0x22>
    for (uint8_t mux = 0; mux < 4; mux++) {
 800414e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004152:	3301      	adds	r3, #1
 8004154:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004158:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800415c:	2b03      	cmp	r3, #3
 800415e:	f67f af6e 	bls.w	800403e <detect_capture+0x1a>
            }
        }
    }
    if (captured_piece == 0 || count_piece != total_piece - 1)
 8004162:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004166:	2b00      	cmp	r3, #0
 8004168:	d007      	beq.n	800417a <detect_capture+0x156>
 800416a:	4b1e      	ldr	r3, [pc, #120]	@ (80041e4 <detect_capture+0x1c0>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	4b28      	ldr	r3, [pc, #160]	@ (8004214 <detect_capture+0x1f0>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	3b01      	subs	r3, #1
 8004176:	429a      	cmp	r2, r3
 8004178:	d00d      	beq.n	8004196 <detect_capture+0x172>
    {
    	captured_square[0] = '\0';
 800417a:	4b1f      	ldr	r3, [pc, #124]	@ (80041f8 <detect_capture+0x1d4>)
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Transmit(&huart2, (uint8_t*)("e\n"), strlen("e\n"), UART_TIMEOUT);
 8004180:	f04f 33ff 	mov.w	r3, #4294967295
 8004184:	2202      	movs	r2, #2
 8004186:	491e      	ldr	r1, [pc, #120]	@ (8004200 <detect_capture+0x1dc>)
 8004188:	481e      	ldr	r0, [pc, #120]	@ (8004204 <detect_capture+0x1e0>)
 800418a:	f008 f871 	bl	800c270 <HAL_UART_Transmit>
		uart_puts("\r\nMake sure piece is in the center.\r\n");
 800418e:	4822      	ldr	r0, [pc, #136]	@ (8004218 <detect_capture+0x1f4>)
 8004190:	f7ff fc4e 	bl	8003a30 <uart_puts>
		return;
 8004194:	e023      	b.n	80041de <detect_capture+0x1ba>
    }

    if (captured_piece == 1 && count_piece == total_piece - 1)
 8004196:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800419a:	2b01      	cmp	r3, #1
 800419c:	d11f      	bne.n	80041de <detect_capture+0x1ba>
 800419e:	4b11      	ldr	r3, [pc, #68]	@ (80041e4 <detect_capture+0x1c0>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <detect_capture+0x1f0>)
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d117      	bne.n	80041de <detect_capture+0x1ba>
    {
    	total_piece -= 1;
 80041ae:	4b19      	ldr	r3, [pc, #100]	@ (8004214 <detect_capture+0x1f0>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4b17      	ldr	r3, [pc, #92]	@ (8004214 <detect_capture+0x1f0>)
 80041b8:	701a      	strb	r2, [r3, #0]
		memcpy((void*)prev_board, (void*)curr_board, sizeof(prev_board));
 80041ba:	4a0b      	ldr	r2, [pc, #44]	@ (80041e8 <detect_capture+0x1c4>)
 80041bc:	4b0c      	ldr	r3, [pc, #48]	@ (80041f0 <detect_capture+0x1cc>)
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041c6:	461a      	mov	r2, r3
 80041c8:	f00a fc89 	bl	800eade <memcpy>
		memcpy((void*)prev_threshold, (void*)threshold, sizeof(prev_threshold));
 80041cc:	4a07      	ldr	r2, [pc, #28]	@ (80041ec <detect_capture+0x1c8>)
 80041ce:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <detect_capture+0x1d0>)
 80041d0:	4610      	mov	r0, r2
 80041d2:	4619      	mov	r1, r3
 80041d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041d8:	461a      	mov	r2, r3
 80041da:	f00a fc80 	bl	800eade <memcpy>
    }
}
 80041de:	3728      	adds	r7, #40	@ 0x28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	200009a4 	.word	0x200009a4
 80041e8:	200007a4 	.word	0x200007a4
 80041ec:	200008a4 	.word	0x200008a4
 80041f0:	200009a8 	.word	0x200009a8
 80041f4:	20000bac 	.word	0x20000bac
 80041f8:	20000aa8 	.word	0x20000aa8
 80041fc:	08012330 	.word	0x08012330
 8004200:	08012354 	.word	0x08012354
 8004204:	20000e3c 	.word	0x20000e3c
 8004208:	200001d4 	.word	0x200001d4
 800420c:	08012358 	.word	0x08012358
 8004210:	20000ec4 	.word	0x20000ec4
 8004214:	200001d0 	.word	0x200001d0
 8004218:	08012368 	.word	0x08012368

0800421c <detect_move>:

char* detect_move(void) {
 800421c:	b590      	push	{r4, r7, lr}
 800421e:	b089      	sub	sp, #36	@ 0x24
 8004220:	af00      	add	r7, sp, #0
    static char msg[20];   // ✅ now it's not destroyed when function exits
    msg[0] = '\0';
 8004222:	4b67      	ldr	r3, [pc, #412]	@ (80043c0 <detect_move+0x1a4>)
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]
    count_piece = 0;
 8004228:	4b66      	ldr	r3, [pc, #408]	@ (80043c4 <detect_move+0x1a8>)
 800422a:	2200      	movs	r2, #0
 800422c:	701a      	strb	r2, [r3, #0]
    const char *from_squares[2] = {NULL, NULL};
 800422e:	2300      	movs	r3, #0
 8004230:	60bb      	str	r3, [r7, #8]
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
    const char *to_squares[2] = {NULL, NULL};
 8004236:	2300      	movs	r3, #0
 8004238:	603b      	str	r3, [r7, #0]
 800423a:	2300      	movs	r3, #0
 800423c:	607b      	str	r3, [r7, #4]
    uint8_t from_count = 0, to_count = 0;
 800423e:	2300      	movs	r3, #0
 8004240:	77fb      	strb	r3, [r7, #31]
 8004242:	2300      	movs	r3, #0
 8004244:	77bb      	strb	r3, [r7, #30]

    for (uint8_t mux = 0; mux < 4; mux++) {
 8004246:	2300      	movs	r3, #0
 8004248:	777b      	strb	r3, [r7, #29]
 800424a:	e06e      	b.n	800432a <detect_move+0x10e>
        for (uint8_t ch = 0; ch < 16; ch++) {
 800424c:	2300      	movs	r3, #0
 800424e:	773b      	strb	r3, [r7, #28]
 8004250:	e065      	b.n	800431e <detect_move+0x102>
            uint8_t prev_state = (prev_board[mux][ch] < prev_threshold[mux][ch]) ? 1 : 0;
 8004252:	7f7a      	ldrb	r2, [r7, #29]
 8004254:	7f3b      	ldrb	r3, [r7, #28]
 8004256:	495c      	ldr	r1, [pc, #368]	@ (80043c8 <detect_move+0x1ac>)
 8004258:	0112      	lsls	r2, r2, #4
 800425a:	4413      	add	r3, r2
 800425c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8004260:	7f79      	ldrb	r1, [r7, #29]
 8004262:	7f3b      	ldrb	r3, [r7, #28]
 8004264:	4859      	ldr	r0, [pc, #356]	@ (80043cc <detect_move+0x1b0>)
 8004266:	0109      	lsls	r1, r1, #4
 8004268:	440b      	add	r3, r1
 800426a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800426e:	429a      	cmp	r2, r3
 8004270:	bf34      	ite	cc
 8004272:	2301      	movcc	r3, #1
 8004274:	2300      	movcs	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	74fb      	strb	r3, [r7, #19]
            uint8_t curr_state = (curr_board[mux][ch] < threshold[mux][ch]) ? 1 : 0;
 800427a:	7f7a      	ldrb	r2, [r7, #29]
 800427c:	7f3b      	ldrb	r3, [r7, #28]
 800427e:	4954      	ldr	r1, [pc, #336]	@ (80043d0 <detect_move+0x1b4>)
 8004280:	0112      	lsls	r2, r2, #4
 8004282:	4413      	add	r3, r2
 8004284:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8004288:	7f79      	ldrb	r1, [r7, #29]
 800428a:	7f3b      	ldrb	r3, [r7, #28]
 800428c:	4851      	ldr	r0, [pc, #324]	@ (80043d4 <detect_move+0x1b8>)
 800428e:	0109      	lsls	r1, r1, #4
 8004290:	440b      	add	r3, r1
 8004292:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004296:	429a      	cmp	r2, r3
 8004298:	bf34      	ite	cc
 800429a:	2301      	movcc	r3, #1
 800429c:	2300      	movcs	r3, #0
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	74bb      	strb	r3, [r7, #18]

            if(curr_state == 1)
 80042a2:	7cbb      	ldrb	r3, [r7, #18]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d105      	bne.n	80042b4 <detect_move+0x98>
            {
            	count_piece += 1;
 80042a8:	4b46      	ldr	r3, [pc, #280]	@ (80043c4 <detect_move+0x1a8>)
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	3301      	adds	r3, #1
 80042ae:	b2da      	uxtb	r2, r3
 80042b0:	4b44      	ldr	r3, [pc, #272]	@ (80043c4 <detect_move+0x1a8>)
 80042b2:	701a      	strb	r2, [r3, #0]
            }
            if (prev_state && !curr_state && from_count < 2)
 80042b4:	7cfb      	ldrb	r3, [r7, #19]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d015      	beq.n	80042e6 <detect_move+0xca>
 80042ba:	7cbb      	ldrb	r3, [r7, #18]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d112      	bne.n	80042e6 <detect_move+0xca>
 80042c0:	7ffb      	ldrb	r3, [r7, #31]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d80f      	bhi.n	80042e6 <detect_move+0xca>
                from_squares[from_count++] = square_map[mux][ch];
 80042c6:	7f79      	ldrb	r1, [r7, #29]
 80042c8:	7f3a      	ldrb	r2, [r7, #28]
 80042ca:	7ffb      	ldrb	r3, [r7, #31]
 80042cc:	1c58      	adds	r0, r3, #1
 80042ce:	77f8      	strb	r0, [r7, #31]
 80042d0:	461c      	mov	r4, r3
 80042d2:	4841      	ldr	r0, [pc, #260]	@ (80043d8 <detect_move+0x1bc>)
 80042d4:	010b      	lsls	r3, r1, #4
 80042d6:	4413      	add	r3, r2
 80042d8:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80042dc:	00a3      	lsls	r3, r4, #2
 80042de:	3320      	adds	r3, #32
 80042e0:	443b      	add	r3, r7
 80042e2:	f843 2c18 	str.w	r2, [r3, #-24]

            if (!prev_state && curr_state && to_count < 2)
 80042e6:	7cfb      	ldrb	r3, [r7, #19]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d115      	bne.n	8004318 <detect_move+0xfc>
 80042ec:	7cbb      	ldrb	r3, [r7, #18]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d012      	beq.n	8004318 <detect_move+0xfc>
 80042f2:	7fbb      	ldrb	r3, [r7, #30]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d80f      	bhi.n	8004318 <detect_move+0xfc>
                to_squares[to_count++] = square_map[mux][ch];
 80042f8:	7f79      	ldrb	r1, [r7, #29]
 80042fa:	7f3a      	ldrb	r2, [r7, #28]
 80042fc:	7fbb      	ldrb	r3, [r7, #30]
 80042fe:	1c58      	adds	r0, r3, #1
 8004300:	77b8      	strb	r0, [r7, #30]
 8004302:	461c      	mov	r4, r3
 8004304:	4834      	ldr	r0, [pc, #208]	@ (80043d8 <detect_move+0x1bc>)
 8004306:	010b      	lsls	r3, r1, #4
 8004308:	4413      	add	r3, r2
 800430a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800430e:	00a3      	lsls	r3, r4, #2
 8004310:	3320      	adds	r3, #32
 8004312:	443b      	add	r3, r7
 8004314:	f843 2c20 	str.w	r2, [r3, #-32]
        for (uint8_t ch = 0; ch < 16; ch++) {
 8004318:	7f3b      	ldrb	r3, [r7, #28]
 800431a:	3301      	adds	r3, #1
 800431c:	773b      	strb	r3, [r7, #28]
 800431e:	7f3b      	ldrb	r3, [r7, #28]
 8004320:	2b0f      	cmp	r3, #15
 8004322:	d996      	bls.n	8004252 <detect_move+0x36>
    for (uint8_t mux = 0; mux < 4; mux++) {
 8004324:	7f7b      	ldrb	r3, [r7, #29]
 8004326:	3301      	adds	r3, #1
 8004328:	777b      	strb	r3, [r7, #29]
 800432a:	7f7b      	ldrb	r3, [r7, #29]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d98d      	bls.n	800424c <detect_move+0x30>
        }
    }
    if(count_piece != total_piece){
 8004330:	4b24      	ldr	r3, [pc, #144]	@ (80043c4 <detect_move+0x1a8>)
 8004332:	781a      	ldrb	r2, [r3, #0]
 8004334:	4b29      	ldr	r3, [pc, #164]	@ (80043dc <detect_move+0x1c0>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <detect_move+0x124>
    	return "0";
 800433c:	4b28      	ldr	r3, [pc, #160]	@ (80043e0 <detect_move+0x1c4>)
 800433e:	e03a      	b.n	80043b6 <detect_move+0x19a>
    }
    // normal move
    if (from_count == 1 && to_count == 1) {
 8004340:	7ffb      	ldrb	r3, [r7, #31]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d10c      	bne.n	8004360 <detect_move+0x144>
 8004346:	7fbb      	ldrb	r3, [r7, #30]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d109      	bne.n	8004360 <detect_move+0x144>
        sprintf(msg, "%s%s", from_squares[0], to_squares[0]);
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	4924      	ldr	r1, [pc, #144]	@ (80043e4 <detect_move+0x1c8>)
 8004352:	481b      	ldr	r0, [pc, #108]	@ (80043c0 <detect_move+0x1a4>)
 8004354:	f00a fa50 	bl	800e7f8 <siprintf>
        uart_puts("\rCase 1\r\n");
 8004358:	4823      	ldr	r0, [pc, #140]	@ (80043e8 <detect_move+0x1cc>)
 800435a:	f7ff fb69 	bl	8003a30 <uart_puts>
 800435e:	e029      	b.n	80043b4 <detect_move+0x198>
    }
    // castling
    else if (from_count == 2 && to_count == 2) {
 8004360:	7ffb      	ldrb	r3, [r7, #31]
 8004362:	2b02      	cmp	r3, #2
 8004364:	d126      	bne.n	80043b4 <detect_move+0x198>
 8004366:	7fbb      	ldrb	r3, [r7, #30]
 8004368:	2b02      	cmp	r3, #2
 800436a:	d123      	bne.n	80043b4 <detect_move+0x198>
        const char *from = from_squares[0];
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	61bb      	str	r3, [r7, #24]
        const char *to   = to_squares[0];
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	617b      	str	r3, [r7, #20]

        if (from_squares[1] && from_squares[1][0] == 'e') {
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d008      	beq.n	800438c <detect_move+0x170>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	2b65      	cmp	r3, #101	@ 0x65
 8004380:	d104      	bne.n	800438c <detect_move+0x170>
            from = from_squares[1];
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	61bb      	str	r3, [r7, #24]
            to   = to_squares[0];
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e00a      	b.n	80043a2 <detect_move+0x186>
        } else if (from_squares[0] && from_squares[0][0] == 'e') {
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d007      	beq.n	80043a2 <detect_move+0x186>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b65      	cmp	r3, #101	@ 0x65
 8004398:	d103      	bne.n	80043a2 <detect_move+0x186>
            from = from_squares[0];
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	61bb      	str	r3, [r7, #24]
            to   = to_squares[1];
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	617b      	str	r3, [r7, #20]
        }

        sprintf(msg, "%s%s", from, to);
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	69ba      	ldr	r2, [r7, #24]
 80043a6:	490f      	ldr	r1, [pc, #60]	@ (80043e4 <detect_move+0x1c8>)
 80043a8:	4805      	ldr	r0, [pc, #20]	@ (80043c0 <detect_move+0x1a4>)
 80043aa:	f00a fa25 	bl	800e7f8 <siprintf>
        uart_puts("\rCase 2\r\n");
 80043ae:	480f      	ldr	r0, [pc, #60]	@ (80043ec <detect_move+0x1d0>)
 80043b0:	f7ff fb3e 	bl	8003a30 <uart_puts>
    }

    return msg;
 80043b4:	4b02      	ldr	r3, [pc, #8]	@ (80043c0 <detect_move+0x1a4>)
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3724      	adds	r7, #36	@ 0x24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd90      	pop	{r4, r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000cb8 	.word	0x20000cb8
 80043c4:	200009a4 	.word	0x200009a4
 80043c8:	200007a4 	.word	0x200007a4
 80043cc:	200008a4 	.word	0x200008a4
 80043d0:	200009a8 	.word	0x200009a8
 80043d4:	20000bac 	.word	0x20000bac
 80043d8:	200001d4 	.word	0x200001d4
 80043dc:	200001d0 	.word	0x200001d0
 80043e0:	08012390 	.word	0x08012390
 80043e4:	08012394 	.word	0x08012394
 80043e8:	0801239c 	.word	0x0801239c
 80043ec:	080123a8 	.word	0x080123a8

080043f0 <restore_prev_board>:

void restore_prev_board(void) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08c      	sub	sp, #48	@ 0x30
 80043f4:	af00      	add	r7, sp, #0
    if (captured_square[0] == '\0') return; // no capture to restore
 80043f6:	4b31      	ldr	r3, [pc, #196]	@ (80044bc <restore_prev_board+0xcc>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d059      	beq.n	80044b2 <restore_prev_board+0xc2>

    for (uint8_t mux = 0; mux < 4; mux++) {
 80043fe:	2300      	movs	r3, #0
 8004400:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004404:	e047      	b.n	8004496 <restore_prev_board+0xa6>
        for (uint8_t ch = 0; ch < 16; ch++) {
 8004406:	2300      	movs	r3, #0
 8004408:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800440c:	e03a      	b.n	8004484 <restore_prev_board+0x94>
            if (strcmp(square_map[mux][ch], captured_square) == 0) {
 800440e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004412:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004416:	492a      	ldr	r1, [pc, #168]	@ (80044c0 <restore_prev_board+0xd0>)
 8004418:	0112      	lsls	r2, r2, #4
 800441a:	4413      	add	r3, r2
 800441c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004420:	4926      	ldr	r1, [pc, #152]	@ (80044bc <restore_prev_board+0xcc>)
 8004422:	4618      	mov	r0, r3
 8004424:	f7fb ff0c 	bl	8000240 <strcmp>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d125      	bne.n	800447a <restore_prev_board+0x8a>
                prev_board[mux][ch] = prev_threshold[mux][ch] - 1; // restore to "occupied"
 800442e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004432:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004436:	4923      	ldr	r1, [pc, #140]	@ (80044c4 <restore_prev_board+0xd4>)
 8004438:	0112      	lsls	r2, r2, #4
 800443a:	4413      	add	r3, r2
 800443c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8004440:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8004444:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004448:	3a01      	subs	r2, #1
 800444a:	481f      	ldr	r0, [pc, #124]	@ (80044c8 <restore_prev_board+0xd8>)
 800444c:	0109      	lsls	r1, r1, #4
 800444e:	440b      	add	r3, r1
 8004450:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                char msg[40];
                sprintf(msg, "Restored:%s\r\n", captured_square);
 8004454:	1d3b      	adds	r3, r7, #4
 8004456:	4a19      	ldr	r2, [pc, #100]	@ (80044bc <restore_prev_board+0xcc>)
 8004458:	491c      	ldr	r1, [pc, #112]	@ (80044cc <restore_prev_board+0xdc>)
 800445a:	4618      	mov	r0, r3
 800445c:	f00a f9cc 	bl	800e7f8 <siprintf>
                HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8004460:	1d3b      	adds	r3, r7, #4
 8004462:	4618      	mov	r0, r3
 8004464:	f7fb ff4c 	bl	8000300 <strlen>
 8004468:	4603      	mov	r3, r0
 800446a:	b29a      	uxth	r2, r3
 800446c:	1d39      	adds	r1, r7, #4
 800446e:	f04f 33ff 	mov.w	r3, #4294967295
 8004472:	4817      	ldr	r0, [pc, #92]	@ (80044d0 <restore_prev_board+0xe0>)
 8004474:	f007 fefc 	bl	800c270 <HAL_UART_Transmit>
                break;
 8004478:	e008      	b.n	800448c <restore_prev_board+0x9c>
        for (uint8_t ch = 0; ch < 16; ch++) {
 800447a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800447e:	3301      	adds	r3, #1
 8004480:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8004484:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004488:	2b0f      	cmp	r3, #15
 800448a:	d9c0      	bls.n	800440e <restore_prev_board+0x1e>
    for (uint8_t mux = 0; mux < 4; mux++) {
 800448c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004490:	3301      	adds	r3, #1
 8004492:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004496:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800449a:	2b03      	cmp	r3, #3
 800449c:	d9b3      	bls.n	8004406 <restore_prev_board+0x16>
            }
        }
    }
    total_piece += 1;
 800449e:	4b0d      	ldr	r3, [pc, #52]	@ (80044d4 <restore_prev_board+0xe4>)
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	3301      	adds	r3, #1
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	4b0b      	ldr	r3, [pc, #44]	@ (80044d4 <restore_prev_board+0xe4>)
 80044a8:	701a      	strb	r2, [r3, #0]
    captured_square[0] = '\0';
 80044aa:	4b04      	ldr	r3, [pc, #16]	@ (80044bc <restore_prev_board+0xcc>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]
 80044b0:	e000      	b.n	80044b4 <restore_prev_board+0xc4>
    if (captured_square[0] == '\0') return; // no capture to restore
 80044b2:	bf00      	nop
}
 80044b4:	3730      	adds	r7, #48	@ 0x30
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	20000aa8 	.word	0x20000aa8
 80044c0:	200001d4 	.word	0x200001d4
 80044c4:	200008a4 	.word	0x200008a4
 80044c8:	200007a4 	.word	0x200007a4
 80044cc:	080123b4 	.word	0x080123b4
 80044d0:	20000ec4 	.word	0x20000ec4
 80044d4:	200001d0 	.word	0x200001d0

080044d8 <update_board_from_reply>:

void update_board_from_reply(const char *reply) {
 80044d8:	b590      	push	{r4, r7, lr}
 80044da:	b087      	sub	sp, #28
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
    if (reply == NULL || strlen(reply) < 4) return;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d071      	beq.n	80045ca <update_board_from_reply+0xf2>
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fb ff0a 	bl	8000300 <strlen>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d96b      	bls.n	80045ca <update_board_from_reply+0xf2>

    char from_square[3], to_square[3];
    strncpy(from_square, reply, 2);
 80044f2:	f107 0310 	add.w	r3, r7, #16
 80044f6:	2202      	movs	r2, #2
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f00a fa46 	bl	800e98c <strncpy>
    from_square[2] = '\0';
 8004500:	2300      	movs	r3, #0
 8004502:	74bb      	strb	r3, [r7, #18]
    strncpy(to_square, reply + 2, 2);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	1c99      	adds	r1, r3, #2
 8004508:	f107 030c 	add.w	r3, r7, #12
 800450c:	2202      	movs	r2, #2
 800450e:	4618      	mov	r0, r3
 8004510:	f00a fa3c 	bl	800e98c <strncpy>
    to_square[2] = '\0';
 8004514:	2300      	movs	r3, #0
 8004516:	73bb      	strb	r3, [r7, #14]

    // Loop through all squares to find matches
    for (uint8_t mux = 0; mux < 4; mux++) {
 8004518:	2300      	movs	r3, #0
 800451a:	75fb      	strb	r3, [r7, #23]
 800451c:	e051      	b.n	80045c2 <update_board_from_reply+0xea>
        for (uint8_t ch = 0; ch < 16; ch++) {
 800451e:	2300      	movs	r3, #0
 8004520:	75bb      	strb	r3, [r7, #22]
 8004522:	e048      	b.n	80045b6 <update_board_from_reply+0xde>
            if (strcmp(square_map[mux][ch], from_square) == 0) {
 8004524:	7dfa      	ldrb	r2, [r7, #23]
 8004526:	7dbb      	ldrb	r3, [r7, #22]
 8004528:	492a      	ldr	r1, [pc, #168]	@ (80045d4 <update_board_from_reply+0xfc>)
 800452a:	0112      	lsls	r2, r2, #4
 800452c:	4413      	add	r3, r2
 800452e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004532:	f107 0210 	add.w	r2, r7, #16
 8004536:	4611      	mov	r1, r2
 8004538:	4618      	mov	r0, r3
 800453a:	f7fb fe81 	bl	8000240 <strcmp>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d116      	bne.n	8004572 <update_board_from_reply+0x9a>
                curr_board[mux][ch] = board_empty[mux][ch];
 8004544:	7df8      	ldrb	r0, [r7, #23]
 8004546:	7dba      	ldrb	r2, [r7, #22]
 8004548:	7df9      	ldrb	r1, [r7, #23]
 800454a:	7dbb      	ldrb	r3, [r7, #22]
 800454c:	4c22      	ldr	r4, [pc, #136]	@ (80045d8 <update_board_from_reply+0x100>)
 800454e:	0100      	lsls	r0, r0, #4
 8004550:	4402      	add	r2, r0
 8004552:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004556:	4821      	ldr	r0, [pc, #132]	@ (80045dc <update_board_from_reply+0x104>)
 8004558:	0109      	lsls	r1, r1, #4
 800455a:	440b      	add	r3, r1
 800455c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
                threshold[mux][ch] = 0;
 8004560:	7dfa      	ldrb	r2, [r7, #23]
 8004562:	7dbb      	ldrb	r3, [r7, #22]
 8004564:	491e      	ldr	r1, [pc, #120]	@ (80045e0 <update_board_from_reply+0x108>)
 8004566:	0112      	lsls	r2, r2, #4
 8004568:	4413      	add	r3, r2
 800456a:	2200      	movs	r2, #0
 800456c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004570:	e01e      	b.n	80045b0 <update_board_from_reply+0xd8>
            }
            else if (strcmp(square_map[mux][ch], to_square) == 0) {
 8004572:	7dfa      	ldrb	r2, [r7, #23]
 8004574:	7dbb      	ldrb	r3, [r7, #22]
 8004576:	4917      	ldr	r1, [pc, #92]	@ (80045d4 <update_board_from_reply+0xfc>)
 8004578:	0112      	lsls	r2, r2, #4
 800457a:	4413      	add	r3, r2
 800457c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004580:	f107 020c 	add.w	r2, r7, #12
 8004584:	4611      	mov	r1, r2
 8004586:	4618      	mov	r0, r3
 8004588:	f7fb fe5a 	bl	8000240 <strcmp>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10e      	bne.n	80045b0 <update_board_from_reply+0xd8>
                curr_board[mux][ch] = threshold[mux][ch] - 1;
 8004592:	7dfa      	ldrb	r2, [r7, #23]
 8004594:	7dbb      	ldrb	r3, [r7, #22]
 8004596:	4912      	ldr	r1, [pc, #72]	@ (80045e0 <update_board_from_reply+0x108>)
 8004598:	0112      	lsls	r2, r2, #4
 800459a:	4413      	add	r3, r2
 800459c:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80045a0:	7df9      	ldrb	r1, [r7, #23]
 80045a2:	7dbb      	ldrb	r3, [r7, #22]
 80045a4:	3a01      	subs	r2, #1
 80045a6:	480d      	ldr	r0, [pc, #52]	@ (80045dc <update_board_from_reply+0x104>)
 80045a8:	0109      	lsls	r1, r1, #4
 80045aa:	440b      	add	r3, r1
 80045ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        for (uint8_t ch = 0; ch < 16; ch++) {
 80045b0:	7dbb      	ldrb	r3, [r7, #22]
 80045b2:	3301      	adds	r3, #1
 80045b4:	75bb      	strb	r3, [r7, #22]
 80045b6:	7dbb      	ldrb	r3, [r7, #22]
 80045b8:	2b0f      	cmp	r3, #15
 80045ba:	d9b3      	bls.n	8004524 <update_board_from_reply+0x4c>
    for (uint8_t mux = 0; mux < 4; mux++) {
 80045bc:	7dfb      	ldrb	r3, [r7, #23]
 80045be:	3301      	adds	r3, #1
 80045c0:	75fb      	strb	r3, [r7, #23]
 80045c2:	7dfb      	ldrb	r3, [r7, #23]
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d9aa      	bls.n	800451e <update_board_from_reply+0x46>
 80045c8:	e000      	b.n	80045cc <update_board_from_reply+0xf4>
    if (reply == NULL || strlen(reply) < 4) return;
 80045ca:	bf00      	nop
            }
        }
    }
}
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd90      	pop	{r4, r7, pc}
 80045d2:	bf00      	nop
 80045d4:	200001d4 	.word	0x200001d4
 80045d8:	20000aac 	.word	0x20000aac
 80045dc:	200009a8 	.word	0x200009a8
 80045e0:	20000bac 	.word	0x20000bac

080045e4 <startup_scan>:

void startup_scan()
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
	scan_board();
 80045ea:	f7ff fc7b 	bl	8003ee4 <scan_board>
	for(int i = 0; i < 4; i++)
 80045ee:	2300      	movs	r3, #0
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	e062      	b.n	80046ba <startup_scan+0xd6>
	  {
		  for(int j = 0; j < 16; j++)
 80045f4:	2300      	movs	r3, #0
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	e059      	b.n	80046ae <startup_scan+0xca>
		  {
			  if(i==0 || i==3)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d002      	beq.n	8004606 <startup_scan+0x22>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b03      	cmp	r3, #3
 8004604:	d12b      	bne.n	800465e <startup_scan+0x7a>
			  {
				  board_empty[i][j] = ((curr_board[i][j])*100)/80;
 8004606:	4956      	ldr	r1, [pc, #344]	@ (8004760 <startup_scan+0x17c>)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	011a      	lsls	r2, r3, #4
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	4413      	add	r3, r2
 8004610:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004614:	2264      	movs	r2, #100	@ 0x64
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	4a52      	ldr	r2, [pc, #328]	@ (8004764 <startup_scan+0x180>)
 800461c:	fba2 2303 	umull	r2, r3, r2, r3
 8004620:	099a      	lsrs	r2, r3, #6
 8004622:	4851      	ldr	r0, [pc, #324]	@ (8004768 <startup_scan+0x184>)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	0119      	lsls	r1, r3, #4
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	440b      	add	r3, r1
 800462c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				  min_board[i][j] =board_empty[i][j];
 8004630:	494d      	ldr	r1, [pc, #308]	@ (8004768 <startup_scan+0x184>)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	011a      	lsls	r2, r3, #4
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	4413      	add	r3, r2
 800463a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800463e:	484b      	ldr	r0, [pc, #300]	@ (800476c <startup_scan+0x188>)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	0119      	lsls	r1, r3, #4
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	440b      	add	r3, r1
 8004648:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				  max_board[i][j] = 0 ;
 800464c:	4948      	ldr	r1, [pc, #288]	@ (8004770 <startup_scan+0x18c>)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	011a      	lsls	r2, r3, #4
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	4413      	add	r3, r2
 8004656:	2200      	movs	r2, #0
 8004658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800465c:	e024      	b.n	80046a8 <startup_scan+0xc4>
			  }
			  else
			  {
				  board_empty[i][j] = curr_board[i][j];
 800465e:	4940      	ldr	r1, [pc, #256]	@ (8004760 <startup_scan+0x17c>)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	011a      	lsls	r2, r3, #4
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	4413      	add	r3, r2
 8004668:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800466c:	483e      	ldr	r0, [pc, #248]	@ (8004768 <startup_scan+0x184>)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	0119      	lsls	r1, r3, #4
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	440b      	add	r3, r1
 8004676:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				  max_board[i][j] =board_empty[i][j];
 800467a:	493b      	ldr	r1, [pc, #236]	@ (8004768 <startup_scan+0x184>)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	011a      	lsls	r2, r3, #4
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	4413      	add	r3, r2
 8004684:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8004688:	4839      	ldr	r0, [pc, #228]	@ (8004770 <startup_scan+0x18c>)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	0119      	lsls	r1, r3, #4
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	440b      	add	r3, r1
 8004692:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
				  min_board[i][j] = 9999;
 8004696:	4935      	ldr	r1, [pc, #212]	@ (800476c <startup_scan+0x188>)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	011a      	lsls	r2, r3, #4
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	4413      	add	r3, r2
 80046a0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80046a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for(int j = 0; j < 16; j++)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	3301      	adds	r3, #1
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	2b0f      	cmp	r3, #15
 80046b2:	dda2      	ble.n	80045fa <startup_scan+0x16>
	for(int i = 0; i < 4; i++)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	3301      	adds	r3, #1
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2b03      	cmp	r3, #3
 80046be:	dd99      	ble.n	80045f4 <startup_scan+0x10>
			  }

		  }
	  }
	  for(int i=0; i<4; i++)
 80046c0:	2300      	movs	r3, #0
 80046c2:	607b      	str	r3, [r7, #4]
 80046c4:	e02a      	b.n	800471c <startup_scan+0x138>
		  {
			for(int j=0; j<16; j++)
 80046c6:	2300      	movs	r3, #0
 80046c8:	603b      	str	r3, [r7, #0]
 80046ca:	e021      	b.n	8004710 <startup_scan+0x12c>
			{



				if(i==0 ||i ==3)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d002      	beq.n	80046d8 <startup_scan+0xf4>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d110      	bne.n	80046fa <startup_scan+0x116>
				{
  //					threshold[i][j] = (board_empty[i][j]*90)/100;
					threshold[i][j] = curr_board[i][j] + 200;
 80046d8:	4921      	ldr	r1, [pc, #132]	@ (8004760 <startup_scan+0x17c>)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	011a      	lsls	r2, r3, #4
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	4413      	add	r3, r2
 80046e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046e6:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 80046ea:	4822      	ldr	r0, [pc, #136]	@ (8004774 <startup_scan+0x190>)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	0119      	lsls	r1, r3, #4
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	440b      	add	r3, r1
 80046f4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80046f8:	e007      	b.n	800470a <startup_scan+0x126>

				}
				else
				{
  //        			threshold[i][j] = (board_empty[i][j]*85)/100;
					threshold[i][j] = 0;
 80046fa:	491e      	ldr	r1, [pc, #120]	@ (8004774 <startup_scan+0x190>)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	011a      	lsls	r2, r3, #4
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	4413      	add	r3, r2
 8004704:	2200      	movs	r2, #0
 8004706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int j=0; j<16; j++)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	3301      	adds	r3, #1
 800470e:	603b      	str	r3, [r7, #0]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b0f      	cmp	r3, #15
 8004714:	ddda      	ble.n	80046cc <startup_scan+0xe8>
	  for(int i=0; i<4; i++)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	3301      	adds	r3, #1
 800471a:	607b      	str	r3, [r7, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b03      	cmp	r3, #3
 8004720:	ddd1      	ble.n	80046c6 <startup_scan+0xe2>
				}

			}
		  }

		memcpy((void*)prev_board, (void*)curr_board, sizeof(prev_board));
 8004722:	4a15      	ldr	r2, [pc, #84]	@ (8004778 <startup_scan+0x194>)
 8004724:	4b0e      	ldr	r3, [pc, #56]	@ (8004760 <startup_scan+0x17c>)
 8004726:	4610      	mov	r0, r2
 8004728:	4619      	mov	r1, r3
 800472a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800472e:	461a      	mov	r2, r3
 8004730:	f00a f9d5 	bl	800eade <memcpy>
		memcpy((void*)prev_threshold, (void*)threshold, sizeof(prev_threshold));
 8004734:	4a11      	ldr	r2, [pc, #68]	@ (800477c <startup_scan+0x198>)
 8004736:	4b0f      	ldr	r3, [pc, #60]	@ (8004774 <startup_scan+0x190>)
 8004738:	4610      	mov	r0, r2
 800473a:	4619      	mov	r1, r3
 800473c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004740:	461a      	mov	r2, r3
 8004742:	f00a f9cc 	bl	800eade <memcpy>
		print_board();
 8004746:	f7ff facb 	bl	8003ce0 <print_board>
		home_reset_sequence();
 800474a:	f7ff f8e7 	bl	800391c <home_reset_sequence>
		HAL_Delay(500);
 800474e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004752:	f003 fc97 	bl	8008084 <HAL_Delay>
//			HAL_Delay(100);
//		}
//		scan_board();
//		home_reset_sequence();
//		HAL_Delay(500);
}
 8004756:	bf00      	nop
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	200009a8 	.word	0x200009a8
 8004764:	cccccccd 	.word	0xcccccccd
 8004768:	20000aac 	.word	0x20000aac
 800476c:	200000d0 	.word	0x200000d0
 8004770:	200006a4 	.word	0x200006a4
 8004774:	20000bac 	.word	0x20000bac
 8004778:	200007a4 	.word	0x200007a4
 800477c:	200008a4 	.word	0x200008a4

08004780 <game_over_screen>:
  buf[idx] = '\0';
  return idx;
}

void game_over_screen(uint8_t winner)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b08e      	sub	sp, #56	@ 0x38
 8004784:	af02      	add	r7, sp, #8
 8004786:	4603      	mov	r3, r0
 8004788:	71fb      	strb	r3, [r7, #7]
    ILI9341_Fill_Screen(BLACK);
 800478a:	2000      	movs	r0, #0
 800478c:	f003 fab0 	bl	8007cf0 <ILI9341_Fill_Screen>

    char buffer[32];

    // ขึ้นข้อความ Game Over
    ILI9341_Draw_Text("GAME OVER", 50, 50, YELLOW, 4, BLACK);
 8004790:	2300      	movs	r3, #0
 8004792:	9301      	str	r3, [sp, #4]
 8004794:	2304      	movs	r3, #4
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800479c:	2232      	movs	r2, #50	@ 0x32
 800479e:	2132      	movs	r1, #50	@ 0x32
 80047a0:	4822      	ldr	r0, [pc, #136]	@ (800482c <game_over_screen+0xac>)
 80047a2:	f002 ff9b 	bl	80076dc <ILI9341_Draw_Text>

    if (winner == 1)
 80047a6:	79fb      	ldrb	r3, [r7, #7]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d106      	bne.n	80047ba <game_over_screen+0x3a>
        sprintf(buffer, " P1 : WIN");
 80047ac:	f107 0310 	add.w	r3, r7, #16
 80047b0:	491f      	ldr	r1, [pc, #124]	@ (8004830 <game_over_screen+0xb0>)
 80047b2:	4618      	mov	r0, r3
 80047b4:	f00a f820 	bl	800e7f8 <siprintf>
 80047b8:	e00f      	b.n	80047da <game_over_screen+0x5a>
    else if (winner == 2)
 80047ba:	79fb      	ldrb	r3, [r7, #7]
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d106      	bne.n	80047ce <game_over_screen+0x4e>
        sprintf(buffer, " P2 : WIN");
 80047c0:	f107 0310 	add.w	r3, r7, #16
 80047c4:	491b      	ldr	r1, [pc, #108]	@ (8004834 <game_over_screen+0xb4>)
 80047c6:	4618      	mov	r0, r3
 80047c8:	f00a f816 	bl	800e7f8 <siprintf>
 80047cc:	e005      	b.n	80047da <game_over_screen+0x5a>
    else
        sprintf(buffer, "DRAW");
 80047ce:	f107 0310 	add.w	r3, r7, #16
 80047d2:	4919      	ldr	r1, [pc, #100]	@ (8004838 <game_over_screen+0xb8>)
 80047d4:	4618      	mov	r0, r3
 80047d6:	f00a f80f 	bl	800e7f8 <siprintf>

    ILI9341_Draw_Text(buffer, 70, 110, GREEN, 3, BLACK);
 80047da:	f107 0010 	add.w	r0, r7, #16
 80047de:	2300      	movs	r3, #0
 80047e0:	9301      	str	r3, [sp, #4]
 80047e2:	2303      	movs	r3, #3
 80047e4:	9300      	str	r3, [sp, #0]
 80047e6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80047ea:	226e      	movs	r2, #110	@ 0x6e
 80047ec:	2146      	movs	r1, #70	@ 0x46
 80047ee:	f002 ff75 	bl	80076dc <ILI9341_Draw_Text>

    // แสดงข้อความกดเพื่อรีสตาร์ท (optional)
    ILI9341_Draw_Text("Touch to Restart", 60, 170, WHITE, 2, BLACK);
 80047f2:	2300      	movs	r3, #0
 80047f4:	9301      	str	r3, [sp, #4]
 80047f6:	2302      	movs	r3, #2
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80047fe:	22aa      	movs	r2, #170	@ 0xaa
 8004800:	213c      	movs	r1, #60	@ 0x3c
 8004802:	480e      	ldr	r0, [pc, #56]	@ (800483c <game_over_screen+0xbc>)
 8004804:	f002 ff6a 	bl	80076dc <ILI9341_Draw_Text>
    char ch = 'O';
 8004808:	234f      	movs	r3, #79	@ 0x4f
 800480a:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800480c:	f107 010f 	add.w	r1, r7, #15
 8004810:	f04f 33ff 	mov.w	r3, #4294967295
 8004814:	2201      	movs	r2, #1
 8004816:	480a      	ldr	r0, [pc, #40]	@ (8004840 <game_over_screen+0xc0>)
 8004818:	f007 fd2a 	bl	800c270 <HAL_UART_Transmit>

    while (1)
    {
        // รอผู้เล่นแตะจอเพื่อเริ่มใหม่
        if (TP_Touchpad_Pressed())
 800481c:	f003 fbc4 	bl	8007fa8 <TP_Touchpad_Pressed>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d0fa      	beq.n	800481c <game_over_screen+0x9c>
        {
        	NVIC_SystemReset();
 8004826:	f7ff f8ed 	bl	8003a04 <__NVIC_SystemReset>
 800482a:	bf00      	nop
 800482c:	080123c4 	.word	0x080123c4
 8004830:	080123d0 	.word	0x080123d0
 8004834:	080123dc 	.word	0x080123dc
 8004838:	080123e8 	.word	0x080123e8
 800483c:	080123f0 	.word	0x080123f0
 8004840:	20000e3c 	.word	0x20000e3c

08004844 <update_display>:
        }
    }
}

void update_display(void)
{
 8004844:	b590      	push	{r4, r7, lr}
 8004846:	b08b      	sub	sp, #44	@ 0x2c
 8004848:	af02      	add	r7, sp, #8

    char buffer[32];

    // Player 1
    sprintf(buffer, "P1: %02lu:%02lu", player1_time/60, player1_time%60);
 800484a:	4b37      	ldr	r3, [pc, #220]	@ (8004928 <update_display+0xe4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a37      	ldr	r2, [pc, #220]	@ (800492c <update_display+0xe8>)
 8004850:	fba2 2303 	umull	r2, r3, r2, r3
 8004854:	095c      	lsrs	r4, r3, #5
 8004856:	4b34      	ldr	r3, [pc, #208]	@ (8004928 <update_display+0xe4>)
 8004858:	6819      	ldr	r1, [r3, #0]
 800485a:	4b34      	ldr	r3, [pc, #208]	@ (800492c <update_display+0xe8>)
 800485c:	fba3 2301 	umull	r2, r3, r3, r1
 8004860:	095a      	lsrs	r2, r3, #5
 8004862:	4613      	mov	r3, r2
 8004864:	011b      	lsls	r3, r3, #4
 8004866:	1a9b      	subs	r3, r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	1aca      	subs	r2, r1, r3
 800486c:	4638      	mov	r0, r7
 800486e:	4613      	mov	r3, r2
 8004870:	4622      	mov	r2, r4
 8004872:	492f      	ldr	r1, [pc, #188]	@ (8004930 <update_display+0xec>)
 8004874:	f009 ffc0 	bl	800e7f8 <siprintf>
    ILI9341_Draw_Text(buffer, 10, 0, WHITE, 3, BLACK);
 8004878:	4638      	mov	r0, r7
 800487a:	2300      	movs	r3, #0
 800487c:	9301      	str	r3, [sp, #4]
 800487e:	2303      	movs	r3, #3
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004886:	2200      	movs	r2, #0
 8004888:	210a      	movs	r1, #10
 800488a:	f002 ff27 	bl	80076dc <ILI9341_Draw_Text>

    // Player 2
    sprintf(buffer, "P2: %02lu:%02lu", player2_time/60, player2_time%60);
 800488e:	4b29      	ldr	r3, [pc, #164]	@ (8004934 <update_display+0xf0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a26      	ldr	r2, [pc, #152]	@ (800492c <update_display+0xe8>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	095c      	lsrs	r4, r3, #5
 800489a:	4b26      	ldr	r3, [pc, #152]	@ (8004934 <update_display+0xf0>)
 800489c:	6819      	ldr	r1, [r3, #0]
 800489e:	4b23      	ldr	r3, [pc, #140]	@ (800492c <update_display+0xe8>)
 80048a0:	fba3 2301 	umull	r2, r3, r3, r1
 80048a4:	095a      	lsrs	r2, r3, #5
 80048a6:	4613      	mov	r3, r2
 80048a8:	011b      	lsls	r3, r3, #4
 80048aa:	1a9b      	subs	r3, r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	1aca      	subs	r2, r1, r3
 80048b0:	4638      	mov	r0, r7
 80048b2:	4613      	mov	r3, r2
 80048b4:	4622      	mov	r2, r4
 80048b6:	4920      	ldr	r1, [pc, #128]	@ (8004938 <update_display+0xf4>)
 80048b8:	f009 ff9e 	bl	800e7f8 <siprintf>
    ILI9341_Draw_Text(buffer, 10, 50, WHITE, 3, BLACK);
 80048bc:	4638      	mov	r0, r7
 80048be:	2300      	movs	r3, #0
 80048c0:	9301      	str	r3, [sp, #4]
 80048c2:	2303      	movs	r3, #3
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80048ca:	2232      	movs	r2, #50	@ 0x32
 80048cc:	210a      	movs	r1, #10
 80048ce:	f002 ff05 	bl	80076dc <ILI9341_Draw_Text>

    // Turn
    sprintf(buffer, "Turn: P%d", current_player);
 80048d2:	4b1a      	ldr	r3, [pc, #104]	@ (800493c <update_display+0xf8>)
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	461a      	mov	r2, r3
 80048da:	463b      	mov	r3, r7
 80048dc:	4918      	ldr	r1, [pc, #96]	@ (8004940 <update_display+0xfc>)
 80048de:	4618      	mov	r0, r3
 80048e0:	f009 ff8a 	bl	800e7f8 <siprintf>
    ILI9341_Draw_Text(buffer, 10, 100, YELLOW, 3, BLACK);
 80048e4:	4638      	mov	r0, r7
 80048e6:	2300      	movs	r3, #0
 80048e8:	9301      	str	r3, [sp, #4]
 80048ea:	2303      	movs	r3, #3
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80048f2:	2264      	movs	r2, #100	@ 0x64
 80048f4:	210a      	movs	r1, #10
 80048f6:	f002 fef1 	bl	80076dc <ILI9341_Draw_Text>

    // UART Zone

    ILI9341_Draw_Text("Move:", 10, 140, CYAN, 2, BLACK);
 80048fa:	2300      	movs	r3, #0
 80048fc:	9301      	str	r3, [sp, #4]
 80048fe:	2302      	movs	r3, #2
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004906:	228c      	movs	r2, #140	@ 0x8c
 8004908:	210a      	movs	r1, #10
 800490a:	480e      	ldr	r0, [pc, #56]	@ (8004944 <update_display+0x100>)
 800490c:	f002 fee6 	bl	80076dc <ILI9341_Draw_Text>

    rx_idx = 0;
 8004910:	4b0d      	ldr	r3, [pc, #52]	@ (8004948 <update_display+0x104>)
 8004912:	2200      	movs	r2, #0
 8004914:	701a      	strb	r2, [r3, #0]
    memset(rx_buffer, 0, RX_BUFFER_SIZE);
 8004916:	2240      	movs	r2, #64	@ 0x40
 8004918:	2100      	movs	r1, #0
 800491a:	480c      	ldr	r0, [pc, #48]	@ (800494c <update_display+0x108>)
 800491c:	f00a f80e 	bl	800e93c <memset>
}
 8004920:	bf00      	nop
 8004922:	3724      	adds	r7, #36	@ 0x24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd90      	pop	{r4, r7, pc}
 8004928:	200000c0 	.word	0x200000c0
 800492c:	88888889 	.word	0x88888889
 8004930:	08012404 	.word	0x08012404
 8004934:	200000c4 	.word	0x200000c4
 8004938:	08012414 	.word	0x08012414
 800493c:	200000c8 	.word	0x200000c8
 8004940:	08012424 	.word	0x08012424
 8004944:	08012430 	.word	0x08012430
 8004948:	200006a0 	.word	0x200006a0
 800494c:	20000660 	.word	0x20000660

08004950 <ready>:

void ready(char *mode)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af02      	add	r7, sp, #8
 8004956:	6078      	str	r0, [r7, #4]
    ILI9341_Fill_Screen(BLACK);
 8004958:	2000      	movs	r0, #0
 800495a:	f003 f9c9 	bl	8007cf0 <ILI9341_Fill_Screen>
    ILI9341_Draw_Text("Press button twice to start...", 10, 20, WHITE, 2, BLACK);
 800495e:	2300      	movs	r3, #0
 8004960:	9301      	str	r3, [sp, #4]
 8004962:	2302      	movs	r3, #2
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800496a:	2214      	movs	r2, #20
 800496c:	210a      	movs	r1, #10
 800496e:	4826      	ldr	r0, [pc, #152]	@ (8004a08 <ready+0xb8>)
 8004970:	f002 feb4 	bl	80076dc <ILI9341_Draw_Text>

    uint32_t last_tick = HAL_GetTick();
 8004974:	f003 fb7a 	bl	800806c <HAL_GetTick>
 8004978:	60f8      	str	r0, [r7, #12]
    int press_count = 0;
 800497a:	2300      	movs	r3, #0
 800497c:	617b      	str	r3, [r7, #20]
    uint8_t button15_flag = 0; // เก็บสถานะปุ่ม
 800497e:	2300      	movs	r3, #0
 8004980:	74fb      	strb	r3, [r7, #19]

    if (strcmp(mode, "C") == 0)
 8004982:	4922      	ldr	r1, [pc, #136]	@ (8004a0c <ready+0xbc>)
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7fb fc5b 	bl	8000240 <strcmp>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d137      	bne.n	8004a00 <ready+0xb0>
    {
        while (1)
        {
            GPIO_PinState button15_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8004990:	2101      	movs	r1, #1
 8004992:	481f      	ldr	r0, [pc, #124]	@ (8004a10 <ready+0xc0>)
 8004994:	f004 fa8a 	bl	8008eac <HAL_GPIO_ReadPin>
 8004998:	4603      	mov	r3, r0
 800499a:	72fb      	strb	r3, [r7, #11]

            // ถ้ากดปุ่มและยังไม่ถูกนับ
            if (button15_state == GPIO_PIN_SET && button15_flag == 0)
 800499c:	7afb      	ldrb	r3, [r7, #11]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d10e      	bne.n	80049c0 <ready+0x70>
 80049a2:	7cfb      	ldrb	r3, [r7, #19]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d10b      	bne.n	80049c0 <ready+0x70>
            {
            	char test[] = "\r";
 80049a8:	230d      	movs	r3, #13
 80049aa:	813b      	strh	r3, [r7, #8]
                press_count++; // นับครั้งที่กด
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	3301      	adds	r3, #1
 80049b0:	617b      	str	r3, [r7, #20]
                scan_board();
 80049b2:	f7ff fa97 	bl	8003ee4 <scan_board>
                print_board();
 80049b6:	f7ff f993 	bl	8003ce0 <print_board>
                button15_flag = 1; // ตั้ง flag ว่ากดแล้ว
 80049ba:	2301      	movs	r3, #1
 80049bc:	74fb      	strb	r3, [r7, #19]
            {
 80049be:	e004      	b.n	80049ca <ready+0x7a>
            }
            // รีเซ็ต flag เมื่อปล่อยปุ่ม
            else if (button15_state == GPIO_PIN_RESET)
 80049c0:	7afb      	ldrb	r3, [r7, #11]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <ready+0x7a>
            {
                button15_flag = 0;
 80049c6:	2300      	movs	r3, #0
 80049c8:	74fb      	strb	r3, [r7, #19]
            }

            if (press_count >= 2) // กดครบ 2 ครั้ง
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	dd13      	ble.n	80049f8 <ready+0xa8>
            {
                ILI9341_Fill_Screen(RED);
 80049d0:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80049d4:	f003 f98c 	bl	8007cf0 <ILI9341_Fill_Screen>
                ILI9341_Draw_Text("Start!", 100, 100, WHITE, 3, RED);
 80049d8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80049dc:	9301      	str	r3, [sp, #4]
 80049de:	2303      	movs	r3, #3
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80049e6:	2264      	movs	r2, #100	@ 0x64
 80049e8:	2164      	movs	r1, #100	@ 0x64
 80049ea:	480a      	ldr	r0, [pc, #40]	@ (8004a14 <ready+0xc4>)
 80049ec:	f002 fe76 	bl	80076dc <ILI9341_Draw_Text>
                HAL_Delay(200);
 80049f0:	20c8      	movs	r0, #200	@ 0xc8
 80049f2:	f003 fb47 	bl	8008084 <HAL_Delay>
                return;
 80049f6:	e003      	b.n	8004a00 <ready+0xb0>
            }

            HAL_Delay(10); // เล็กน้อยเพื่อไม่ให้ loop เร็วจนเกินไป
 80049f8:	200a      	movs	r0, #10
 80049fa:	f003 fb43 	bl	8008084 <HAL_Delay>
        {
 80049fe:	e7c7      	b.n	8004990 <ready+0x40>
        }
    }
}
 8004a00:	3718      	adds	r7, #24
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	08012438 	.word	0x08012438
 8004a0c:	08012458 	.word	0x08012458
 8004a10:	40020000 	.word	0x40020000
 8004a14:	0801245c 	.word	0x0801245c

08004a18 <select_initial_string>:

char select_initial_string(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b08c      	sub	sp, #48	@ 0x30
 8004a1c:	af02      	add	r7, sp, #8
    char *modes[] = {"C", "P"};   // โหมดทั้งหมด
 8004a1e:	4a6b      	ldr	r2, [pc, #428]	@ (8004bcc <select_initial_string+0x1b4>)
 8004a20:	f107 0318 	add.w	r3, r7, #24
 8004a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004a28:	e883 0003 	stmia.w	r3, {r0, r1}
    int mode_count = 2;
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	623b      	str	r3, [r7, #32]
    int current_mode = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	627b      	str	r3, [r7, #36]	@ 0x24
    char send_string[16];
    send_ready = 0;
 8004a34:	4b66      	ldr	r3, [pc, #408]	@ (8004bd0 <select_initial_string+0x1b8>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	701a      	strb	r2, [r3, #0]



    ILI9341_Fill_Screen(BLACK);
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	f003 f958 	bl	8007cf0 <ILI9341_Fill_Screen>
    ILI9341_Draw_Text("Btn1/Btn2 : SelectMode", 10, 20, WHITE, 2, BLACK);
 8004a40:	2300      	movs	r3, #0
 8004a42:	9301      	str	r3, [sp, #4]
 8004a44:	2302      	movs	r3, #2
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004a4c:	2214      	movs	r2, #20
 8004a4e:	210a      	movs	r1, #10
 8004a50:	4860      	ldr	r0, [pc, #384]	@ (8004bd4 <select_initial_string+0x1bc>)
 8004a52:	f002 fe43 	bl	80076dc <ILI9341_Draw_Text>
    ILI9341_Draw_Text("Btn3 : ScanBoard", 10, 50, WHITE, 2, BLACK);
 8004a56:	2300      	movs	r3, #0
 8004a58:	9301      	str	r3, [sp, #4]
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004a62:	2232      	movs	r2, #50	@ 0x32
 8004a64:	210a      	movs	r1, #10
 8004a66:	485c      	ldr	r0, [pc, #368]	@ (8004bd8 <select_initial_string+0x1c0>)
 8004a68:	f002 fe38 	bl	80076dc <ILI9341_Draw_Text>
    ILI9341_Draw_Text(modes[current_mode], 50, 100, YELLOW, 5, BLACK);
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	3328      	adds	r3, #40	@ 0x28
 8004a72:	443b      	add	r3, r7
 8004a74:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	2305      	movs	r3, #5
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004a84:	2264      	movs	r2, #100	@ 0x64
 8004a86:	2132      	movs	r1, #50	@ 0x32
 8004a88:	f002 fe28 	bl	80076dc <ILI9341_Draw_Text>

    while(1)
    {
    	button1_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15);
 8004a8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a90:	4852      	ldr	r0, [pc, #328]	@ (8004bdc <select_initial_string+0x1c4>)
 8004a92:	f004 fa0b 	bl	8008eac <HAL_GPIO_ReadPin>
 8004a96:	4603      	mov	r3, r0
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4b51      	ldr	r3, [pc, #324]	@ (8004be0 <select_initial_string+0x1c8>)
 8004a9c:	701a      	strb	r2, [r3, #0]
    	if (last_button_state1 == 0 && button1_state == 1) // กดลงจริง
 8004a9e:	4b51      	ldr	r3, [pc, #324]	@ (8004be4 <select_initial_string+0x1cc>)
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d12f      	bne.n	8004b06 <select_initial_string+0xee>
 8004aa6:	4b4e      	ldr	r3, [pc, #312]	@ (8004be0 <select_initial_string+0x1c8>)
 8004aa8:	781b      	ldrb	r3, [r3, #0]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d12b      	bne.n	8004b06 <select_initial_string+0xee>
    	{
    	    HAL_Delay(100); // debounce เล็กน้อย
 8004aae:	2064      	movs	r0, #100	@ 0x64
 8004ab0:	f003 fae8 	bl	8008084 <HAL_Delay>
    	    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15) == 0) // ตรวจซ้ำว่ายังกดอยู่
 8004ab4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ab8:	4848      	ldr	r0, [pc, #288]	@ (8004bdc <select_initial_string+0x1c4>)
 8004aba:	f004 f9f7 	bl	8008eac <HAL_GPIO_ReadPin>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d120      	bne.n	8004b06 <select_initial_string+0xee>
    	    {
    	        current_mode++;
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    	        if (current_mode >= mode_count)
 8004aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	db01      	blt.n	8004ad6 <select_initial_string+0xbe>
    	            current_mode = 0;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	627b      	str	r3, [r7, #36]	@ 0x24


    	        ILI9341_Draw_Rectangle(40, 90, 80, 60, BLACK);
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	233c      	movs	r3, #60	@ 0x3c
 8004adc:	2250      	movs	r2, #80	@ 0x50
 8004ade:	215a      	movs	r1, #90	@ 0x5a
 8004ae0:	2028      	movs	r0, #40	@ 0x28
 8004ae2:	f003 fa05 	bl	8007ef0 <ILI9341_Draw_Rectangle>
    	        ILI9341_Draw_Text(modes[current_mode], 50, 100, YELLOW, 5, BLACK);
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	3328      	adds	r3, #40	@ 0x28
 8004aec:	443b      	add	r3, r7
 8004aee:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8004af2:	2300      	movs	r3, #0
 8004af4:	9301      	str	r3, [sp, #4]
 8004af6:	2305      	movs	r3, #5
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004afe:	2264      	movs	r2, #100	@ 0x64
 8004b00:	2132      	movs	r1, #50	@ 0x32
 8004b02:	f002 fdeb 	bl	80076dc <ILI9341_Draw_Text>
    	    }
    	}
    	last_button_state1 = button1_state;
 8004b06:	4b36      	ldr	r3, [pc, #216]	@ (8004be0 <select_initial_string+0x1c8>)
 8004b08:	781a      	ldrb	r2, [r3, #0]
 8004b0a:	4b36      	ldr	r3, [pc, #216]	@ (8004be4 <select_initial_string+0x1cc>)
 8004b0c:	701a      	strb	r2, [r3, #0]

        // ปุ่ม 2 → โหมดถัดไป
    	button2_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8004b0e:	2101      	movs	r1, #1
 8004b10:	4835      	ldr	r0, [pc, #212]	@ (8004be8 <select_initial_string+0x1d0>)
 8004b12:	f004 f9cb 	bl	8008eac <HAL_GPIO_ReadPin>
 8004b16:	4603      	mov	r3, r0
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4b34      	ldr	r3, [pc, #208]	@ (8004bec <select_initial_string+0x1d4>)
 8004b1c:	701a      	strb	r2, [r3, #0]
    	if (last_button_state2 == 0 && button2_state == 1)
 8004b1e:	4b34      	ldr	r3, [pc, #208]	@ (8004bf0 <select_initial_string+0x1d8>)
 8004b20:	781b      	ldrb	r3, [r3, #0]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d114      	bne.n	8004b50 <select_initial_string+0x138>
 8004b26:	4b31      	ldr	r3, [pc, #196]	@ (8004bec <select_initial_string+0x1d4>)
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d110      	bne.n	8004b50 <select_initial_string+0x138>
    	{
    	    HAL_Delay(20);  // หน่วงเวลา 20ms เพื่อลด bouncing
 8004b2e:	2014      	movs	r0, #20
 8004b30:	f003 faa8 	bl	8008084 <HAL_Delay>
    	    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0)  // ตรวจซ้ำเพื่อยืนยันว่ากดจริง
 8004b34:	2101      	movs	r1, #1
 8004b36:	482c      	ldr	r0, [pc, #176]	@ (8004be8 <select_initial_string+0x1d0>)
 8004b38:	f004 f9b8 	bl	8008eac <HAL_GPIO_ReadPin>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <select_initial_string+0x138>
    	    {
    	    	HAL_UART_Transmit(&huart2, (uint8_t*)"Z", strlen("Z"), HAL_MAX_DELAY);
 8004b42:	f04f 33ff 	mov.w	r3, #4294967295
 8004b46:	2201      	movs	r2, #1
 8004b48:	492a      	ldr	r1, [pc, #168]	@ (8004bf4 <select_initial_string+0x1dc>)
 8004b4a:	482b      	ldr	r0, [pc, #172]	@ (8004bf8 <select_initial_string+0x1e0>)
 8004b4c:	f007 fb90 	bl	800c270 <HAL_UART_Transmit>
    	    }
    	}
    	last_button_state2 = button2_state;
 8004b50:	4b26      	ldr	r3, [pc, #152]	@ (8004bec <select_initial_string+0x1d4>)
 8004b52:	781a      	ldrb	r2, [r3, #0]
 8004b54:	4b26      	ldr	r3, [pc, #152]	@ (8004bf0 <select_initial_string+0x1d8>)
 8004b56:	701a      	strb	r2, [r3, #0]

        // ปุ่ม 3 → ส่ง string ผ่าน UART
        button15_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_14);
 8004b58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004b5c:	481f      	ldr	r0, [pc, #124]	@ (8004bdc <select_initial_string+0x1c4>)
 8004b5e:	f004 f9a5 	bl	8008eac <HAL_GPIO_ReadPin>
 8004b62:	4603      	mov	r3, r0
 8004b64:	461a      	mov	r2, r3
 8004b66:	4b25      	ldr	r3, [pc, #148]	@ (8004bfc <select_initial_string+0x1e4>)
 8004b68:	701a      	strb	r2, [r3, #0]
        if (last_button_state15 == 0 && button15_state == 1)
 8004b6a:	4b25      	ldr	r3, [pc, #148]	@ (8004c00 <select_initial_string+0x1e8>)
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d123      	bne.n	8004bba <select_initial_string+0x1a2>
 8004b72:	4b22      	ldr	r3, [pc, #136]	@ (8004bfc <select_initial_string+0x1e4>)
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d11f      	bne.n	8004bba <select_initial_string+0x1a2>
        {
			char test[] = "\r";
 8004b7a:	230d      	movs	r3, #13
 8004b7c:	80bb      	strh	r3, [r7, #4]


			if (strcmp(modes[current_mode], "C") == 0){
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	3328      	adds	r3, #40	@ 0x28
 8004b84:	443b      	add	r3, r7
 8004b86:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8004b8a:	491e      	ldr	r1, [pc, #120]	@ (8004c04 <select_initial_string+0x1ec>)
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7fb fb57 	bl	8000240 <strcmp>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <select_initial_string+0x184>
				return 'C';
 8004b98:	2343      	movs	r3, #67	@ 0x43
 8004b9a:	e013      	b.n	8004bc4 <select_initial_string+0x1ac>
						}
			//s
			if (strcmp(modes[current_mode], "P") == 0){
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	3328      	adds	r3, #40	@ 0x28
 8004ba2:	443b      	add	r3, r7
 8004ba4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8004ba8:	4917      	ldr	r1, [pc, #92]	@ (8004c08 <select_initial_string+0x1f0>)
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fb fb48 	bl	8000240 <strcmp>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <select_initial_string+0x1a2>
				return 'P';
 8004bb6:	2350      	movs	r3, #80	@ 0x50
 8004bb8:	e004      	b.n	8004bc4 <select_initial_string+0x1ac>
//
//			HAL_UART_Transmit(&huart3, (uint8_t*)send_string, 1, HAL_MAX_DELAY);
//			HAL_UART_Transmit(&huart3, (uint8_t*)test, strlen(test), HAL_MAX_DELAY);

        }
        last_button_state15 = button15_state;
 8004bba:	4b10      	ldr	r3, [pc, #64]	@ (8004bfc <select_initial_string+0x1e4>)
 8004bbc:	781a      	ldrb	r2, [r3, #0]
 8004bbe:	4b10      	ldr	r3, [pc, #64]	@ (8004c00 <select_initial_string+0x1e8>)
 8004bc0:	701a      	strb	r2, [r3, #0]
    	button1_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15);
 8004bc2:	e763      	b.n	8004a8c <select_initial_string+0x74>
    }
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3728      	adds	r7, #40	@ 0x28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	08012498 	.word	0x08012498
 8004bd0:	20000658 	.word	0x20000658
 8004bd4:	08012464 	.word	0x08012464
 8004bd8:	0801247c 	.word	0x0801247c
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	200000c9 	.word	0x200000c9
 8004be4:	200000cb 	.word	0x200000cb
 8004be8:	40020000 	.word	0x40020000
 8004bec:	200000cd 	.word	0x200000cd
 8004bf0:	200000ce 	.word	0x200000ce
 8004bf4:	08012490 	.word	0x08012490
 8004bf8:	20000e3c 	.word	0x20000e3c
 8004bfc:	200000ca 	.word	0x200000ca
 8004c00:	200000cc 	.word	0x200000cc
 8004c04:	08012458 	.word	0x08012458
 8004c08:	08012494 	.word	0x08012494

08004c0c <process_move>:

void process_move(char *rx)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b0bc      	sub	sp, #240	@ 0xf0
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	6078      	str	r0, [r7, #4]
    char rx_copy[RX_BUFFER_SIZE];
    strncpy(rx_copy, rx, sizeof(rx_copy));
 8004c14:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004c18:	2240      	movs	r2, #64	@ 0x40
 8004c1a:	6879      	ldr	r1, [r7, #4]
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f009 feb5 	bl	800e98c <strncpy>

    char *sep = NULL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    char *front = NULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    char *back  = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    uint8_t moved = 1;
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    uint8_t isCastle = 0;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    uint8_t istake = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    int cut_len = 0;
 8004c46:	2300      	movs	r3, #0
 8004c48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

    if ((sep = strstr(rx_copy, "-t:")) != NULL) {
 8004c4c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004c50:	49c7      	ldr	r1, [pc, #796]	@ (8004f70 <process_move+0x364>)
 8004c52:	4618      	mov	r0, r3
 8004c54:	f009 fead 	bl	800e9b2 <strstr>
 8004c58:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 8004c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00b      	beq.n	8004c7c <process_move+0x70>
        sep += 3;
 8004c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c68:	3303      	adds	r3, #3
 8004c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        istake = 1;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
        cut_len = 3;
 8004c74:	2303      	movs	r3, #3
 8004c76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004c7a:	e058      	b.n	8004d2e <process_move+0x122>
    }
    else if ((sep = strstr(rx_copy, "-n:")) != NULL) {
 8004c7c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004c80:	49bc      	ldr	r1, [pc, #752]	@ (8004f74 <process_move+0x368>)
 8004c82:	4618      	mov	r0, r3
 8004c84:	f009 fe95 	bl	800e9b2 <strstr>
 8004c88:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 8004c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d008      	beq.n	8004ca6 <process_move+0x9a>
        sep += 3;
 8004c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c98:	3303      	adds	r3, #3
 8004c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        cut_len = 3;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004ca4:	e043      	b.n	8004d2e <process_move+0x122>
    }
    else if ((sep = strstr(rx_copy, "-ck:")) != NULL) {
 8004ca6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004caa:	49b3      	ldr	r1, [pc, #716]	@ (8004f78 <process_move+0x36c>)
 8004cac:	4618      	mov	r0, r3
 8004cae:	f009 fe80 	bl	800e9b2 <strstr>
 8004cb2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 8004cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00b      	beq.n	8004cd6 <process_move+0xca>
        sep += 4;
 8004cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc2:	3304      	adds	r3, #4
 8004cc4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        isCastle = 1;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
        cut_len = 4;
 8004cce:	2304      	movs	r3, #4
 8004cd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004cd4:	e02b      	b.n	8004d2e <process_move+0x122>
    }
    else if ((sep = strstr(rx_copy, "-cq:")) != NULL) {
 8004cd6:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004cda:	49a8      	ldr	r1, [pc, #672]	@ (8004f7c <process_move+0x370>)
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f009 fe68 	bl	800e9b2 <strstr>
 8004ce2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 8004ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <process_move+0xfa>
        sep += 4;
 8004cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cf2:	3304      	adds	r3, #4
 8004cf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        isCastle = 1;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
        cut_len = 4;
 8004cfe:	2304      	movs	r3, #4
 8004d00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004d04:	e013      	b.n	8004d2e <process_move+0x122>
    }
    else if ((sep = strstr(rx_copy, ":")) != NULL) {
 8004d06:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004d0a:	213a      	movs	r1, #58	@ 0x3a
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f009 fe1d 	bl	800e94c <strchr>
 8004d12:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 8004d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d007      	beq.n	8004d2e <process_move+0x122>
        sep += 1;
 8004d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d22:	3301      	adds	r3, #1
 8004d24:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        cut_len = 1;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    }

    if (sep) {
 8004d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d010      	beq.n	8004d58 <process_move+0x14c>
        *(sep - cut_len) = '\0';
 8004d36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d3a:	425b      	negs	r3, r3
 8004d3c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004d40:	4413      	add	r3, r2
 8004d42:	2200      	movs	r2, #0
 8004d44:	701a      	strb	r2, [r3, #0]
        front = rx_copy;
 8004d46:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004d4a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
        back = sep;
 8004d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004d56:	e006      	b.n	8004d66 <process_move+0x15a>
    } else {
        front = rx_copy;
 8004d58:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8004d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
        back = NULL;
 8004d60:	2300      	movs	r3, #0
 8004d62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    }

    // ทำเหมือนโค้ด main loop เดิมของคุณ
    if (front)
 8004d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 80fc 	beq.w	8004f68 <process_move+0x35c>
    {
        uint8_t valid_move = 1;
 8004d70:	2301      	movs	r3, #1
 8004d72:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        if(strcmp(front, "t") == 0){
 8004d76:	4982      	ldr	r1, [pc, #520]	@ (8004f80 <process_move+0x374>)
 8004d78:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8004d7c:	f7fb fa60 	bl	8000240 <strcmp>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10f      	bne.n	8004da6 <process_move+0x19a>
            current_player = (current_player == 1) ? 2 : 1;
 8004d86:	4b7f      	ldr	r3, [pc, #508]	@ (8004f84 <process_move+0x378>)
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d101      	bne.n	8004d94 <process_move+0x188>
 8004d90:	2202      	movs	r2, #2
 8004d92:	e000      	b.n	8004d96 <process_move+0x18a>
 8004d94:	2201      	movs	r2, #1
 8004d96:	4b7b      	ldr	r3, [pc, #492]	@ (8004f84 <process_move+0x378>)
 8004d98:	701a      	strb	r2, [r3, #0]
            moved = 0;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            valid_move = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        }

        char formatted1[64];
        snprintf(formatted1, sizeof(formatted1), "%.2s to %.2s", front, front+2);
 8004da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004daa:	3302      	adds	r3, #2
 8004dac:	f107 000c 	add.w	r0, r7, #12
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004db6:	4a74      	ldr	r2, [pc, #464]	@ (8004f88 <process_move+0x37c>)
 8004db8:	2140      	movs	r1, #64	@ 0x40
 8004dba:	f009 fce7 	bl	800e78c <sniprintf>

        ILI9341_Draw_Rectangle(0, 140, 240, 180, BLACK);
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	9300      	str	r3, [sp, #0]
 8004dc2:	23b4      	movs	r3, #180	@ 0xb4
 8004dc4:	22f0      	movs	r2, #240	@ 0xf0
 8004dc6:	218c      	movs	r1, #140	@ 0x8c
 8004dc8:	2000      	movs	r0, #0
 8004dca:	f003 f891 	bl	8007ef0 <ILI9341_Draw_Rectangle>
        if (moved){
 8004dce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00b      	beq.n	8004dee <process_move+0x1e2>
            ILI9341_Draw_Text(formatted1, 50, 165, YELLOW, 3, BLACK);
 8004dd6:	f107 000c 	add.w	r0, r7, #12
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	2303      	movs	r3, #3
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004de6:	22a5      	movs	r2, #165	@ 0xa5
 8004de8:	2132      	movs	r1, #50	@ 0x32
 8004dea:	f002 fc77 	bl	80076dc <ILI9341_Draw_Text>
        }

        if(back && moved)
 8004dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 8091 	beq.w	8004f1a <process_move+0x30e>
 8004df8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 808c 	beq.w	8004f1a <process_move+0x30e>
        {
            if (strcmp(back, "nv") == 0)
 8004e02:	4962      	ldr	r1, [pc, #392]	@ (8004f8c <process_move+0x380>)
 8004e04:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004e08:	f7fb fa1a 	bl	8000240 <strcmp>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10e      	bne.n	8004e30 <process_move+0x224>
            {
                ILI9341_Draw_Text("Not-Valid-Move", 40, 190, GREEN, 2, BLACK);
 8004e12:	2300      	movs	r3, #0
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	2302      	movs	r3, #2
 8004e18:	9300      	str	r3, [sp, #0]
 8004e1a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004e1e:	22be      	movs	r2, #190	@ 0xbe
 8004e20:	2128      	movs	r1, #40	@ 0x28
 8004e22:	485b      	ldr	r0, [pc, #364]	@ (8004f90 <process_move+0x384>)
 8004e24:	f002 fc5a 	bl	80076dc <ILI9341_Draw_Text>
                valid_move = 0;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            if (strcmp(back, "nv") == 0)
 8004e2e:	e087      	b.n	8004f40 <process_move+0x334>
            }
            else if (strcmp(back, "CHECKMATE") == 0){
 8004e30:	4958      	ldr	r1, [pc, #352]	@ (8004f94 <process_move+0x388>)
 8004e32:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004e36:	f7fb fa03 	bl	8000240 <strcmp>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d120      	bne.n	8004e82 <process_move+0x276>
                ILI9341_Draw_Text(back, 40, 190, RED, 3, BLACK);
 8004e40:	2300      	movs	r3, #0
 8004e42:	9301      	str	r3, [sp, #4]
 8004e44:	2303      	movs	r3, #3
 8004e46:	9300      	str	r3, [sp, #0]
 8004e48:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004e4c:	22be      	movs	r2, #190	@ 0xbe
 8004e4e:	2128      	movs	r1, #40	@ 0x28
 8004e50:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004e54:	f002 fc42 	bl	80076dc <ILI9341_Draw_Text>
                HAL_Delay(100);
 8004e58:	2064      	movs	r0, #100	@ 0x64
 8004e5a:	f003 f913 	bl	8008084 <HAL_Delay>

                if (current_player == 1){
 8004e5e:	4b49      	ldr	r3, [pc, #292]	@ (8004f84 <process_move+0x378>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d103      	bne.n	8004e70 <process_move+0x264>
                    game_over_screen(1);
 8004e68:	2001      	movs	r0, #1
 8004e6a:	f7ff fc89 	bl	8004780 <game_over_screen>
            if (strcmp(back, "nv") == 0)
 8004e6e:	e067      	b.n	8004f40 <process_move+0x334>
                }
                else if (current_player == 2){
 8004e70:	4b44      	ldr	r3, [pc, #272]	@ (8004f84 <process_move+0x378>)
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d162      	bne.n	8004f40 <process_move+0x334>
                    game_over_screen(2);
 8004e7a:	2002      	movs	r0, #2
 8004e7c:	f7ff fc80 	bl	8004780 <game_over_screen>
            if (strcmp(back, "nv") == 0)
 8004e80:	e05e      	b.n	8004f40 <process_move+0x334>
                }
            }
            else
            {
                if (isCastle) {
 8004e82:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d016      	beq.n	8004eb8 <process_move+0x2ac>
                    ILI9341_Draw_Text(back, 20, 190, GREEN, 3, BLACK);
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	9301      	str	r3, [sp, #4]
 8004e8e:	2303      	movs	r3, #3
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004e96:	22be      	movs	r2, #190	@ 0xbe
 8004e98:	2114      	movs	r1, #20
 8004e9a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004e9e:	f002 fc1d 	bl	80076dc <ILI9341_Draw_Text>
                    ILI9341_Draw_Text("CASTLE", 130, 190, CYAN, 3, BLACK);
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	9301      	str	r3, [sp, #4]
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004eae:	22be      	movs	r2, #190	@ 0xbe
 8004eb0:	2182      	movs	r1, #130	@ 0x82
 8004eb2:	4839      	ldr	r0, [pc, #228]	@ (8004f98 <process_move+0x38c>)
 8004eb4:	f002 fc12 	bl	80076dc <ILI9341_Draw_Text>
                }
                if (istake) {
 8004eb8:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d017      	beq.n	8004ef0 <process_move+0x2e4>
                    ILI9341_Draw_Text(back, 10, 190, GREEN, 3, BLACK);
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004ecc:	22be      	movs	r2, #190	@ 0xbe
 8004ece:	210a      	movs	r1, #10
 8004ed0:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004ed4:	f002 fc02 	bl	80076dc <ILI9341_Draw_Text>
                    ILI9341_Draw_Text("TAKE", 150, 190, RED, 3, BLACK);
 8004ed8:	2300      	movs	r3, #0
 8004eda:	9301      	str	r3, [sp, #4]
 8004edc:	2303      	movs	r3, #3
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8004ee4:	22be      	movs	r2, #190	@ 0xbe
 8004ee6:	2196      	movs	r1, #150	@ 0x96
 8004ee8:	482c      	ldr	r0, [pc, #176]	@ (8004f9c <process_move+0x390>)
 8004eea:	f002 fbf7 	bl	80076dc <ILI9341_Draw_Text>
            if (strcmp(back, "nv") == 0)
 8004eee:	e027      	b.n	8004f40 <process_move+0x334>
                }
                else if (!istake && !isCastle){
 8004ef0:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d123      	bne.n	8004f40 <process_move+0x334>
 8004ef8:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d11f      	bne.n	8004f40 <process_move+0x334>
                    ILI9341_Draw_Text(back, 60, 190, GREEN, 3, BLACK);
 8004f00:	2300      	movs	r3, #0
 8004f02:	9301      	str	r3, [sp, #4]
 8004f04:	2303      	movs	r3, #3
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004f0c:	22be      	movs	r2, #190	@ 0xbe
 8004f0e:	213c      	movs	r1, #60	@ 0x3c
 8004f10:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8004f14:	f002 fbe2 	bl	80076dc <ILI9341_Draw_Text>
            if (strcmp(back, "nv") == 0)
 8004f18:	e012      	b.n	8004f40 <process_move+0x334>
                }
            }
        }
        else if(moved)
 8004f1a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00f      	beq.n	8004f42 <process_move+0x336>
        {
            ILI9341_Draw_Text("Invalid", 70, 190, GREEN, 3, BLACK);
 8004f22:	2300      	movs	r3, #0
 8004f24:	9301      	str	r3, [sp, #4]
 8004f26:	2303      	movs	r3, #3
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004f2e:	22be      	movs	r2, #190	@ 0xbe
 8004f30:	2146      	movs	r1, #70	@ 0x46
 8004f32:	481b      	ldr	r0, [pc, #108]	@ (8004fa0 <process_move+0x394>)
 8004f34:	f002 fbd2 	bl	80076dc <ILI9341_Draw_Text>
            valid_move = 0;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
 8004f3e:	e000      	b.n	8004f42 <process_move+0x336>
            if (strcmp(back, "nv") == 0)
 8004f40:	bf00      	nop
        }

        if(valid_move)
 8004f42:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00b      	beq.n	8004f62 <process_move+0x356>
        {
            current_player = (current_player == 1) ? 2 : 1;
 8004f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f84 <process_move+0x378>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d101      	bne.n	8004f58 <process_move+0x34c>
 8004f54:	2202      	movs	r2, #2
 8004f56:	e000      	b.n	8004f5a <process_move+0x34e>
 8004f58:	2201      	movs	r2, #1
 8004f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f84 <process_move+0x378>)
 8004f5c:	701a      	strb	r2, [r3, #0]
            update_display();
 8004f5e:	f7ff fc71 	bl	8004844 <update_display>
        }

        // ส่ง debug
        char msg[128];
        char test[] = "\r";
 8004f62:	230d      	movs	r3, #13
 8004f64:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c

    }
}
 8004f68:	bf00      	nop
 8004f6a:	37e8      	adds	r7, #232	@ 0xe8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	080124a0 	.word	0x080124a0
 8004f74:	080124a4 	.word	0x080124a4
 8004f78:	080124a8 	.word	0x080124a8
 8004f7c:	080124b0 	.word	0x080124b0
 8004f80:	080124b8 	.word	0x080124b8
 8004f84:	200000c8 	.word	0x200000c8
 8004f88:	080124bc 	.word	0x080124bc
 8004f8c:	080124cc 	.word	0x080124cc
 8004f90:	080124d0 	.word	0x080124d0
 8004f94:	080124e0 	.word	0x080124e0
 8004f98:	080124ec 	.word	0x080124ec
 8004f9c:	080124f4 	.word	0x080124f4
 8004fa0:	080124fc 	.word	0x080124fc

08004fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004fa4:	b5b0      	push	{r4, r5, r7, lr}
 8004fa6:	b0aa      	sub	sp, #168	@ 0xa8
 8004fa8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004faa:	f003 f80d 	bl	8007fc8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004fae:	f000 fb71 	bl	8005694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004fb2:	f7fe fa75 	bl	80034a0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8004fb6:	f002 f953 	bl	8007260 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8004fba:	f002 fa23 	bl	8007404 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8004fbe:	f001 ff75 	bl	8006eac <MX_TIM3_Init>
  MX_TIM4_Init();
 8004fc2:	f001 ffeb 	bl	8006f9c <MX_TIM4_Init>
  MX_ADC1_Init();
 8004fc6:	f7fe f9c5 	bl	8003354 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8004fca:	f002 f919 	bl	8007200 <MX_USART2_UART_Init>
  MX_SPI5_Init();
 8004fce:	f001 f96f 	bl	80062b0 <MX_SPI5_Init>
  MX_RNG_Init();
 8004fd2:	f001 f925 	bl	8006220 <MX_RNG_Init>
  MX_TIM1_Init();
 8004fd6:	f001 ff15 	bl	8006e04 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  Stepper_StopAll();
 8004fda:	f001 fc33 	bl	8006844 <Stepper_StopAll>
  ILI9341_Init();
 8004fde:	f002 fcdb 	bl	8007998 <ILI9341_Init>
  ILI9341_Set_Rotation(1);
 8004fe2:	2001      	movs	r0, #1
 8004fe4:	f002 fc7a 	bl	80078dc <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(BLACK);
 8004fe8:	2000      	movs	r0, #0
 8004fea:	f002 fe81 	bl	8007cf0 <ILI9341_Fill_Screen>


  char hello[] = "STM32 UART ready! Type something and press Enter:\r\n";
 8004fee:	4bbb      	ldr	r3, [pc, #748]	@ (80052dc <main+0x338>)
 8004ff0:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 8004ff4:	461d      	mov	r5, r3
 8004ff6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ff8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ffa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ffc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ffe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005000:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005002:	682b      	ldr	r3, [r5, #0]
 8005004:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t *)hello, strlen(hello), HAL_MAX_DELAY);
 8005006:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800500a:	4618      	mov	r0, r3
 800500c:	f7fb f978 	bl	8000300 <strlen>
 8005010:	4603      	mov	r3, r0
 8005012:	b29a      	uxth	r2, r3
 8005014:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8005018:	f04f 33ff 	mov.w	r3, #4294967295
 800501c:	48b0      	ldr	r0, [pc, #704]	@ (80052e0 <main+0x33c>)
 800501e:	f007 f927 	bl	800c270 <HAL_UART_Transmit>
  char line[LINE_BUFSIZE];
  char state = 'S';
 8005022:	2353      	movs	r3, #83	@ 0x53
 8005024:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  ILI9341_Fill_Screen(BLACK);
 8005028:	2000      	movs	r0, #0
 800502a:	f002 fe61 	bl	8007cf0 <ILI9341_Fill_Screen>
  update_display();               // first draw   // start timer if you use it
 800502e:	f7ff fc09 	bl	8004844 <update_display>
  HAL_UART_Receive_IT(&huart2, &rx_char, 1);
 8005032:	2201      	movs	r2, #1
 8005034:	49ab      	ldr	r1, [pc, #684]	@ (80052e4 <main+0x340>)
 8005036:	48ac      	ldr	r0, [pc, #688]	@ (80052e8 <main+0x344>)
 8005038:	f007 fa6b 	bl	800c512 <HAL_UART_Receive_IT>
  uint32_t last_tick = HAL_GetTick();
 800503c:	f003 f816 	bl	800806c <HAL_GetTick>
 8005040:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  update_display();
 8005044:	f7ff fbfe 	bl	8004844 <update_display>
	  if(state=='S'){
 8005048:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800504c:	2b53      	cmp	r3, #83	@ 0x53
 800504e:	d123      	bne.n	8005098 <main+0xf4>
		  uart_puts("\r\nSelect Mode> ");
 8005050:	48a6      	ldr	r0, [pc, #664]	@ (80052ec <main+0x348>)
 8005052:	f7fe fced 	bl	8003a30 <uart_puts>
		  char sel = select_initial_string();
 8005056:	f7ff fcdf 	bl	8004a18 <select_initial_string>
 800505a:	4603      	mov	r3, r0
 800505c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93

		  uart_puts("\r\n Received>");
 8005060:	48a3      	ldr	r0, [pc, #652]	@ (80052f0 <main+0x34c>)
 8005062:	f7fe fce5 	bl	8003a30 <uart_puts>
		  uart_puts(line);
 8005066:	1d3b      	adds	r3, r7, #4
 8005068:	4618      	mov	r0, r3
 800506a:	f7fe fce1 	bl	8003a30 <uart_puts>

		  if(sel == 'S'){state = 'S';}
 800506e:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8005072:	2b53      	cmp	r3, #83	@ 0x53
 8005074:	d102      	bne.n	800507c <main+0xd8>
 8005076:	2353      	movs	r3, #83	@ 0x53
 8005078:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		  if(sel == 'P'){state = 'P';}
 800507c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8005080:	2b50      	cmp	r3, #80	@ 0x50
 8005082:	d102      	bne.n	800508a <main+0xe6>
 8005084:	2350      	movs	r3, #80	@ 0x50
 8005086:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
		  if(sel == 'C'){state = 'C';}
 800508a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800508e:	2b43      	cmp	r3, #67	@ 0x43
 8005090:	d102      	bne.n	8005098 <main+0xf4>
 8005092:	2343      	movs	r3, #67	@ 0x43
 8005094:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

	  }
	  if(state == 'C'){
 8005098:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800509c:	2b43      	cmp	r3, #67	@ 0x43
 800509e:	f040 81e3 	bne.w	8005468 <main+0x4c4>
		  	if(started == 0)
 80050a2:	4b94      	ldr	r3, [pc, #592]	@ (80052f4 <main+0x350>)
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10f      	bne.n	80050ca <main+0x126>
		  	{
		  		startup_scan();
 80050aa:	f7ff fa9b 	bl	80045e4 <startup_scan>
		  		started = 1;
 80050ae:	4b91      	ldr	r3, [pc, #580]	@ (80052f4 <main+0x350>)
 80050b0:	2201      	movs	r2, #1
 80050b2:	701a      	strb	r2, [r3, #0]
		  		ready("C");
 80050b4:	4890      	ldr	r0, [pc, #576]	@ (80052f8 <main+0x354>)
 80050b6:	f7ff fc4b 	bl	8004950 <ready>
		  		ILI9341_Fill_Screen(BLACK);
 80050ba:	2000      	movs	r0, #0
 80050bc:	f002 fe18 	bl	8007cf0 <ILI9341_Fill_Screen>
		  		update_display();
 80050c0:	f7ff fbc0 	bl	8004844 <update_display>
		  		HAL_TIM_Base_Start_IT(&htim1);
 80050c4:	488d      	ldr	r0, [pc, #564]	@ (80052fc <main+0x358>)
 80050c6:	f005 fe17 	bl	800acf8 <HAL_TIM_Base_Start_IT>
		  	}

		  	button1_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80050ca:	2101      	movs	r1, #1
 80050cc:	488c      	ldr	r0, [pc, #560]	@ (8005300 <main+0x35c>)
 80050ce:	f003 feed 	bl	8008eac <HAL_GPIO_ReadPin>
 80050d2:	4603      	mov	r3, r0
 80050d4:	461a      	mov	r2, r3
 80050d6:	4b8b      	ldr	r3, [pc, #556]	@ (8005304 <main+0x360>)
 80050d8:	701a      	strb	r2, [r3, #0]
			button2_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15);
 80050da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050de:	488a      	ldr	r0, [pc, #552]	@ (8005308 <main+0x364>)
 80050e0:	f003 fee4 	bl	8008eac <HAL_GPIO_ReadPin>
 80050e4:	4603      	mov	r3, r0
 80050e6:	461a      	mov	r2, r3
 80050e8:	4b88      	ldr	r3, [pc, #544]	@ (800530c <main+0x368>)
 80050ea:	701a      	strb	r2, [r3, #0]
			button15_state = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_14);
 80050ec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80050f0:	4885      	ldr	r0, [pc, #532]	@ (8005308 <main+0x364>)
 80050f2:	f003 fedb 	bl	8008eac <HAL_GPIO_ReadPin>
 80050f6:	4603      	mov	r3, r0
 80050f8:	461a      	mov	r2, r3
 80050fa:	4b85      	ldr	r3, [pc, #532]	@ (8005310 <main+0x36c>)
 80050fc:	701a      	strb	r2, [r3, #0]
			  if (button2_state == 1 && button2_flag == 0)
 80050fe:	4b83      	ldr	r3, [pc, #524]	@ (800530c <main+0x368>)
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	2b01      	cmp	r3, #1
 8005104:	d10e      	bne.n	8005124 <main+0x180>
 8005106:	4b83      	ldr	r3, [pc, #524]	@ (8005314 <main+0x370>)
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d10a      	bne.n	8005124 <main+0x180>
			  {
				  strcpy(line, "a");
 800510e:	1d3b      	adds	r3, r7, #4
 8005110:	2261      	movs	r2, #97	@ 0x61
 8005112:	801a      	strh	r2, [r3, #0]
				  uart_puts(line);
 8005114:	1d3b      	adds	r3, r7, #4
 8005116:	4618      	mov	r0, r3
 8005118:	f7fe fc8a 	bl	8003a30 <uart_puts>
				  button2_flag = 1;
 800511c:	4b7d      	ldr	r3, [pc, #500]	@ (8005314 <main+0x370>)
 800511e:	2201      	movs	r2, #1
 8005120:	701a      	strb	r2, [r3, #0]
 8005122:	e034      	b.n	800518e <main+0x1ea>
			  }
			  else if (button15_state == 1 && button15_flag == 0)
 8005124:	4b7a      	ldr	r3, [pc, #488]	@ (8005310 <main+0x36c>)
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d10e      	bne.n	800514a <main+0x1a6>
 800512c:	4b7a      	ldr	r3, [pc, #488]	@ (8005318 <main+0x374>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10a      	bne.n	800514a <main+0x1a6>
			  {
				  strcpy(line, "e");
 8005134:	1d3b      	adds	r3, r7, #4
 8005136:	2265      	movs	r2, #101	@ 0x65
 8005138:	801a      	strh	r2, [r3, #0]
				  uart_puts(line);
 800513a:	1d3b      	adds	r3, r7, #4
 800513c:	4618      	mov	r0, r3
 800513e:	f7fe fc77 	bl	8003a30 <uart_puts>
				  button15_flag = 1;
 8005142:	4b75      	ldr	r3, [pc, #468]	@ (8005318 <main+0x374>)
 8005144:	2201      	movs	r2, #1
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	e021      	b.n	800518e <main+0x1ea>
			  }
			  else if(button1_state == 1 && button1_flag == 0)
 800514a:	4b6e      	ldr	r3, [pc, #440]	@ (8005304 <main+0x360>)
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d113      	bne.n	800517a <main+0x1d6>
 8005152:	4b72      	ldr	r3, [pc, #456]	@ (800531c <main+0x378>)
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10f      	bne.n	800517a <main+0x1d6>
			  {
				  scan_board();
 800515a:	f7fe fec3 	bl	8003ee4 <scan_board>
				  print_board();
 800515e:	f7fe fdbf 	bl	8003ce0 <print_board>
				  button2_flag = 0;
 8005162:	4b6c      	ldr	r3, [pc, #432]	@ (8005314 <main+0x370>)
 8005164:	2200      	movs	r2, #0
 8005166:	701a      	strb	r2, [r3, #0]
				  button15_flag = 0;
 8005168:	4b6b      	ldr	r3, [pc, #428]	@ (8005318 <main+0x374>)
 800516a:	2200      	movs	r2, #0
 800516c:	701a      	strb	r2, [r3, #0]
				  button1_flag = 0;
 800516e:	4b6b      	ldr	r3, [pc, #428]	@ (800531c <main+0x378>)
 8005170:	2200      	movs	r2, #0
 8005172:	701a      	strb	r2, [r3, #0]
				  home_reset_sequence();
 8005174:	f7fe fbd2 	bl	800391c <home_reset_sequence>
				  continue;
 8005178:	e28b      	b.n	8005692 <main+0x6ee>
			  }
			  else
			  {
				  button2_flag = 0;
 800517a:	4b66      	ldr	r3, [pc, #408]	@ (8005314 <main+0x370>)
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
				  button15_flag = 0;
 8005180:	4b65      	ldr	r3, [pc, #404]	@ (8005318 <main+0x374>)
 8005182:	2200      	movs	r2, #0
 8005184:	701a      	strb	r2, [r3, #0]
				  button1_flag = 0;
 8005186:	4b65      	ldr	r3, [pc, #404]	@ (800531c <main+0x378>)
 8005188:	2200      	movs	r2, #0
 800518a:	701a      	strb	r2, [r3, #0]
				  continue;
 800518c:	e281      	b.n	8005692 <main+0x6ee>
			  }


			// คำสั่งพิเศษ
			if (strcmp(line, "board") == 0) {
 800518e:	1d3b      	adds	r3, r7, #4
 8005190:	4963      	ldr	r1, [pc, #396]	@ (8005320 <main+0x37c>)
 8005192:	4618      	mov	r0, r3
 8005194:	f7fb f854 	bl	8000240 <strcmp>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 824a 	beq.w	8005634 <main+0x690>
//			  uart_puts("\r\nCurrent board:\r\n");
//			  serialBoard();
			  continue;
			}
			if (line[0] == 'r') {
 80051a0:	793b      	ldrb	r3, [r7, #4]
 80051a2:	2b72      	cmp	r3, #114	@ 0x72
 80051a4:	d102      	bne.n	80051ac <main+0x208>
				home_reset_sequence();
 80051a6:	f7fe fbb9 	bl	800391c <home_reset_sequence>
				continue;
 80051aa:	e272      	b.n	8005692 <main+0x6ee>
			}
			if (line[0] == 'm') {
 80051ac:	793b      	ldrb	r3, [r7, #4]
 80051ae:	2b6d      	cmp	r3, #109	@ 0x6d
 80051b0:	d104      	bne.n	80051bc <main+0x218>
					HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_0);
 80051b2:	2101      	movs	r1, #1
 80051b4:	485b      	ldr	r0, [pc, #364]	@ (8005324 <main+0x380>)
 80051b6:	f003 feaa 	bl	8008f0e <HAL_GPIO_TogglePin>
//					uart_puts("mg");
					continue;
 80051ba:	e26a      	b.n	8005692 <main+0x6ee>
				}

			if (strcmp(line, "help") == 0) {
 80051bc:	1d3b      	adds	r3, r7, #4
 80051be:	495a      	ldr	r1, [pc, #360]	@ (8005328 <main+0x384>)
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fb f83d 	bl	8000240 <strcmp>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 8235 	beq.w	8005638 <main+0x694>
//			{
//				strncpy(mov, line, 4);
//			}
//			else
//			{
				char *move = NULL;
 80051ce:	2300      	movs	r3, #0
 80051d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
				if (line[0] == 'a') {  // กด Enter
 80051d4:	793b      	ldrb	r3, [r7, #4]
 80051d6:	2b61      	cmp	r3, #97	@ 0x61
 80051d8:	d116      	bne.n	8005208 <main+0x264>
					  scan_board();
 80051da:	f7fe fe83 	bl	8003ee4 <scan_board>
					  print_board();
 80051de:	f7fe fd7f 	bl	8003ce0 <print_board>

					  move = detect_move();
 80051e2:	f7ff f81b 	bl	800421c <detect_move>
 80051e6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
//					  uart_puts(move);
					  if(move[0] == '\0')
 80051ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d103      	bne.n	80051fc <main+0x258>
					  {
						  uart_puts("\rEmpty\r\n");
 80051f4:	484d      	ldr	r0, [pc, #308]	@ (800532c <main+0x388>)
 80051f6:	f7fe fc1b 	bl	8003a30 <uart_puts>
//						  uart_puts2("e");
						  continue;
 80051fa:	e24a      	b.n	8005692 <main+0x6ee>
					  }
					  if(move[0] == '0')
 80051fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	2b30      	cmp	r3, #48	@ 0x30
 8005204:	d10f      	bne.n	8005226 <main+0x282>
					  {
//						  uart_puts("\r\Make sure piece is in the center.\r\n");
//						  uart_puts2("e");
						  continue;
 8005206:	e244      	b.n	8005692 <main+0x6ee>
					  }

				  }
				else if (line[0] == 'e') {
 8005208:	793b      	ldrb	r3, [r7, #4]
 800520a:	2b65      	cmp	r3, #101	@ 0x65
 800520c:	d10b      	bne.n	8005226 <main+0x282>
					  if (captured_square[0] != '\0')
 800520e:	4b48      	ldr	r3, [pc, #288]	@ (8005330 <main+0x38c>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	f040 8212 	bne.w	800563c <main+0x698>
//						  uart_puts("\r\nYou already captured something.\r\n");
//						  uart_puts2("e");
						  continue;
					  }

					  scan_board();
 8005218:	f7fe fe64 	bl	8003ee4 <scan_board>
					  print_board();
 800521c:	f7fe fd60 	bl	8003ce0 <print_board>
					  detect_capture();
 8005220:	f7fe ff00 	bl	8004024 <detect_capture>
					  continue;
 8005224:	e235      	b.n	8005692 <main+0x6ee>
				 }

				if (!is_valid_mov4(move)) {
 8005226:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800522a:	f7fe fc6d 	bl	8003b08 <is_valid_mov4>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	f000 8205 	beq.w	8005640 <main+0x69c>
//				  uart_puts("\r\nInvalid format. Use like e2e4\r\n");
//				  uart_puts2("e");
				  continue;
				}

				strncpy(mov, move, 4);
 8005236:	2204      	movs	r2, #4
 8005238:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800523c:	483d      	ldr	r0, [pc, #244]	@ (8005334 <main+0x390>)
 800523e:	f009 fba5 	bl	800e98c <strncpy>

//			}
			mov[4] = '\0';
 8005242:	4b3c      	ldr	r3, [pc, #240]	@ (8005334 <main+0x390>)
 8005244:	2200      	movs	r2, #0
 8005246:	711a      	strb	r2, [r3, #4]
			// ✅ เพิ่ม \n ตอนส่งไป UART2
			process_move(mov);
 8005248:	483a      	ldr	r0, [pc, #232]	@ (8005334 <main+0x390>)
 800524a:	f7ff fcdf 	bl	8004c0c <process_move>

			// --- แสดงผลบน UART3 (TeraTerm) ---


			const char* reply = AI_HvsC();
 800524e:	f7fd fb6f 	bl	8002930 <AI_HvsC>
 8005252:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

//			uart_puts("Computer: ");
//			uart_puts(reply);
			if(strcmp(reply, ":nv\n") == 0){
 8005256:	4938      	ldr	r1, [pc, #224]	@ (8005338 <main+0x394>)
 8005258:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800525c:	f7fa fff0 	bl	8000240 <strcmp>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d102      	bne.n	800526c <main+0x2c8>
//				uart_puts("\r\nno valid send back");
				restore_prev_board();
 8005266:	f7ff f8c3 	bl	80043f0 <restore_prev_board>
				continue;
 800526a:	e212      	b.n	8005692 <main+0x6ee>
			}
			HAL_Delay(10);
 800526c:	200a      	movs	r0, #10
 800526e:	f002 ff09 	bl	8008084 <HAL_Delay>
			memcpy((void*)prev_board, (void*)curr_board, sizeof(prev_board));
 8005272:	4a32      	ldr	r2, [pc, #200]	@ (800533c <main+0x398>)
 8005274:	4b32      	ldr	r3, [pc, #200]	@ (8005340 <main+0x39c>)
 8005276:	4610      	mov	r0, r2
 8005278:	4619      	mov	r1, r3
 800527a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800527e:	461a      	mov	r2, r3
 8005280:	f009 fc2d 	bl	800eade <memcpy>
			memcpy((void*)prev_threshold, (void*)threshold, sizeof(prev_threshold));
 8005284:	4a2f      	ldr	r2, [pc, #188]	@ (8005344 <main+0x3a0>)
 8005286:	4b30      	ldr	r3, [pc, #192]	@ (8005348 <main+0x3a4>)
 8005288:	4610      	mov	r0, r2
 800528a:	4619      	mov	r1, r3
 800528c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005290:	461a      	mov	r2, r3
 8005292:	f009 fc24 	bl	800eade <memcpy>
			captured_square[0] = '\0';
 8005296:	4b26      	ldr	r3, [pc, #152]	@ (8005330 <main+0x38c>)
 8005298:	2200      	movs	r2, #0
 800529a:	701a      	strb	r2, [r3, #0]

			if(strstr(reply, "-c") != NULL){
 800529c:	492b      	ldr	r1, [pc, #172]	@ (800534c <main+0x3a8>)
 800529e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80052a2:	f009 fb86 	bl	800e9b2 <strstr>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d055      	beq.n	8005358 <main+0x3b4>
				if(strstr(reply, "-k") != NULL){motion_castle_left();}
 80052ac:	4928      	ldr	r1, [pc, #160]	@ (8005350 <main+0x3ac>)
 80052ae:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80052b2:	f009 fb7e 	bl	800e9b2 <strstr>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <main+0x31e>
 80052bc:	f000 fd7c 	bl	8005db8 <motion_castle_left>
 80052c0:	e0b5      	b.n	800542e <main+0x48a>
				else if(strstr(reply, "-q") != NULL){motion_castle_right();}
 80052c2:	4924      	ldr	r1, [pc, #144]	@ (8005354 <main+0x3b0>)
 80052c4:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80052c8:	f009 fb73 	bl	800e9b2 <strstr>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 80ad 	beq.w	800542e <main+0x48a>
 80052d4:	f000 fe02 	bl	8005edc <motion_castle_right>
 80052d8:	e0a9      	b.n	800542e <main+0x48a>
 80052da:	bf00      	nop
 80052dc:	08012558 	.word	0x08012558
 80052e0:	20000ec4 	.word	0x20000ec4
 80052e4:	2000065c 	.word	0x2000065c
 80052e8:	20000e3c 	.word	0x20000e3c
 80052ec:	08012504 	.word	0x08012504
 80052f0:	08012514 	.word	0x08012514
 80052f4:	20000cac 	.word	0x20000cac
 80052f8:	08012458 	.word	0x08012458
 80052fc:	20000d58 	.word	0x20000d58
 8005300:	40020000 	.word	0x40020000
 8005304:	200000c9 	.word	0x200000c9
 8005308:	40021000 	.word	0x40021000
 800530c:	200000cd 	.word	0x200000cd
 8005310:	200000ca 	.word	0x200000ca
 8005314:	2000065b 	.word	0x2000065b
 8005318:	2000065a 	.word	0x2000065a
 800531c:	20000659 	.word	0x20000659
 8005320:	08012524 	.word	0x08012524
 8005324:	40021800 	.word	0x40021800
 8005328:	0801252c 	.word	0x0801252c
 800532c:	08012534 	.word	0x08012534
 8005330:	20000aa8 	.word	0x20000aa8
 8005334:	20000cb0 	.word	0x20000cb0
 8005338:	08012540 	.word	0x08012540
 800533c:	200007a4 	.word	0x200007a4
 8005340:	200009a8 	.word	0x200009a8
 8005344:	200008a4 	.word	0x200008a4
 8005348:	20000bac 	.word	0x20000bac
 800534c:	08012548 	.word	0x08012548
 8005350:	0801254c 	.word	0x0801254c
 8005354:	08012550 	.word	0x08012550
			}
			else{
				if(strstr(reply, "-t") != NULL){
 8005358:	49c0      	ldr	r1, [pc, #768]	@ (800565c <main+0x6b8>)
 800535a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800535e:	f009 fb28 	bl	800e9b2 <strstr>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01b      	beq.n	80053a0 <main+0x3fc>
					motion_capture_to_row8((uint8_t)char_to_int(reply[3]),(uint8_t)char_to_int(reply[2]));
 8005368:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800536c:	3303      	adds	r3, #3
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f7fe fc00 	bl	8003b76 <char_to_int>
 8005376:	4603      	mov	r3, r0
 8005378:	b2dc      	uxtb	r4, r3
 800537a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800537e:	3302      	adds	r3, #2
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f7fe fbf7 	bl	8003b76 <char_to_int>
 8005388:	4603      	mov	r3, r0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	4619      	mov	r1, r3
 800538e:	4620      	mov	r0, r4
 8005390:	f000 fe38 	bl	8006004 <motion_capture_to_row8>
//					uart_puts("take!!\r\n");
					total_piece -= 1;
 8005394:	4bb2      	ldr	r3, [pc, #712]	@ (8005660 <main+0x6bc>)
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	3b01      	subs	r3, #1
 800539a:	b2da      	uxtb	r2, r3
 800539c:	4bb0      	ldr	r3, [pc, #704]	@ (8005660 <main+0x6bc>)
 800539e:	701a      	strb	r2, [r3, #0]
				}
				int yi = char_to_int(reply[0]);
 80053a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7fe fbe5 	bl	8003b76 <char_to_int>
 80053ac:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
				int xi = char_to_int(reply[1]);
 80053b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053b4:	3301      	adds	r3, #1
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fe fbdc 	bl	8003b76 <char_to_int>
 80053be:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
//				uart_puts("\r\nbefore move");
				corexy_move_to_cell((uint8_t)xi,(uint8_t)yi, DEFAULT_FREQ);
 80053c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80053cc:	b2d1      	uxtb	r1, r2
 80053ce:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 fbd8 	bl	8005b88 <corexy_move_to_cell>
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, 1);
 80053d8:	2201      	movs	r2, #1
 80053da:	2101      	movs	r1, #1
 80053dc:	48a1      	ldr	r0, [pc, #644]	@ (8005664 <main+0x6c0>)
 80053de:	f003 fd7d 	bl	8008edc <HAL_GPIO_WritePin>
				HAL_Delay(500);
 80053e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80053e6:	f002 fe4d 	bl	8008084 <HAL_Delay>
				yi = char_to_int(reply[2]);
 80053ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053ee:	3302      	adds	r3, #2
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fe fbbf 	bl	8003b76 <char_to_int>
 80053f8:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
				xi = char_to_int(reply[3]);
 80053fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005400:	3303      	adds	r3, #3
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	4618      	mov	r0, r3
 8005406:	f7fe fbb6 	bl	8003b76 <char_to_int>
 800540a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
				corexy_move_to_cell((uint8_t)xi,(uint8_t)yi, DEFAULT_FREQ);
 800540e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005412:	b2db      	uxtb	r3, r3
 8005414:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005418:	b2d1      	uxtb	r1, r2
 800541a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fbb2 	bl	8005b88 <corexy_move_to_cell>
				HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, 0);
 8005424:	2200      	movs	r2, #0
 8005426:	2101      	movs	r1, #1
 8005428:	488e      	ldr	r0, [pc, #568]	@ (8005664 <main+0x6c0>)
 800542a:	f003 fd57 	bl	8008edc <HAL_GPIO_WritePin>
//				uart_puts("\r\after move\r\n");
			}


			update_board_from_reply(reply);
 800542e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005432:	f7ff f851 	bl	80044d8 <update_board_from_reply>
			memcpy((void*)prev_board, (void*)curr_board, sizeof(prev_board));
 8005436:	4a8c      	ldr	r2, [pc, #560]	@ (8005668 <main+0x6c4>)
 8005438:	4b8c      	ldr	r3, [pc, #560]	@ (800566c <main+0x6c8>)
 800543a:	4610      	mov	r0, r2
 800543c:	4619      	mov	r1, r3
 800543e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005442:	461a      	mov	r2, r3
 8005444:	f009 fb4b 	bl	800eade <memcpy>
			memcpy((void*)prev_threshold, (void*)threshold, sizeof(prev_threshold));
 8005448:	4a89      	ldr	r2, [pc, #548]	@ (8005670 <main+0x6cc>)
 800544a:	4b8a      	ldr	r3, [pc, #552]	@ (8005674 <main+0x6d0>)
 800544c:	4610      	mov	r0, r2
 800544e:	4619      	mov	r1, r3
 8005450:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005454:	461a      	mov	r2, r3
 8005456:	f009 fb42 	bl	800eade <memcpy>
			process_move(reply);
 800545a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800545e:	f7ff fbd5 	bl	8004c0c <process_move>
			HAL_Delay(10);
 8005462:	200a      	movs	r0, #10
 8005464:	f002 fe0e 	bl	8008084 <HAL_Delay>

	  }
	  if(state == 'P'){
 8005468:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800546c:	2b50      	cmp	r3, #80	@ 0x50
 800546e:	f47f ade9 	bne.w	8005044 <main+0xa0>
//	    uart_puts("\r\nPYour move> ");

	    int n = uart_getline(line, sizeof(line));
 8005472:	1d3b      	adds	r3, r7, #4
 8005474:	2140      	movs	r1, #64	@ 0x40
 8005476:	4618      	mov	r0, r3
 8005478:	f7fe faf0 	bl	8003a5c <uart_getline>
 800547c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
	    if (n <= 0) {
 8005480:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005484:	2b00      	cmp	r3, #0
 8005486:	f340 80dd 	ble.w	8005644 <main+0x6a0>
	      continue;
	    }

	    // ทำให้เป็นตัวพิมพ์เล็ก
	    for (int i = 0; i < n; ++i) {
 800548a:	2300      	movs	r3, #0
 800548c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005490:	e01f      	b.n	80054d2 <main+0x52e>
	      if (line[i] >= 'A' && line[i] <= 'Z') line[i] = (char)(line[i] - 'A' + 'a');
 8005492:	1d3a      	adds	r2, r7, #4
 8005494:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005498:	4413      	add	r3, r2
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	2b40      	cmp	r3, #64	@ 0x40
 800549e:	d913      	bls.n	80054c8 <main+0x524>
 80054a0:	1d3a      	adds	r2, r7, #4
 80054a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a6:	4413      	add	r3, r2
 80054a8:	781b      	ldrb	r3, [r3, #0]
 80054aa:	2b5a      	cmp	r3, #90	@ 0x5a
 80054ac:	d80c      	bhi.n	80054c8 <main+0x524>
 80054ae:	1d3a      	adds	r2, r7, #4
 80054b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054b4:	4413      	add	r3, r2
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	3320      	adds	r3, #32
 80054ba:	b2d9      	uxtb	r1, r3
 80054bc:	1d3a      	adds	r2, r7, #4
 80054be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054c2:	4413      	add	r3, r2
 80054c4:	460a      	mov	r2, r1
 80054c6:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < n; ++i) {
 80054c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054cc:	3301      	adds	r3, #1
 80054ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054d2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80054d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054da:	429a      	cmp	r2, r3
 80054dc:	dbd9      	blt.n	8005492 <main+0x4ee>
	    }

	    // คำสั่งพิเศษ
	    if (strcmp(line, "board") == 0) {
 80054de:	1d3b      	adds	r3, r7, #4
 80054e0:	4965      	ldr	r1, [pc, #404]	@ (8005678 <main+0x6d4>)
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fa feac 	bl	8000240 <strcmp>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f000 80ac 	beq.w	8005648 <main+0x6a4>
//	      uart_puts("\r\nCurrent board:\r\n");
//	      serialBoard();
	      continue;
	    }
	    if (line[0] == 'r') {
 80054f0:	793b      	ldrb	r3, [r7, #4]
 80054f2:	2b72      	cmp	r3, #114	@ 0x72
 80054f4:	d102      	bne.n	80054fc <main+0x558>
	      home_reset_sequence();
 80054f6:	f7fe fa11 	bl	800391c <home_reset_sequence>
	      continue;
 80054fa:	e0ca      	b.n	8005692 <main+0x6ee>
	    }
	    if (line[0] == 'm') {
 80054fc:	793b      	ldrb	r3, [r7, #4]
 80054fe:	2b6d      	cmp	r3, #109	@ 0x6d
 8005500:	d104      	bne.n	800550c <main+0x568>
	      HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_0);
 8005502:	2101      	movs	r1, #1
 8005504:	4857      	ldr	r0, [pc, #348]	@ (8005664 <main+0x6c0>)
 8005506:	f003 fd02 	bl	8008f0e <HAL_GPIO_TogglePin>
//	      uart_puts("mg");
	      continue;
 800550a:	e0c2      	b.n	8005692 <main+0x6ee>
	    }
	    if (strcmp(line, "help") == 0) {
 800550c:	1d3b      	adds	r3, r7, #4
 800550e:	495b      	ldr	r1, [pc, #364]	@ (800567c <main+0x6d8>)
 8005510:	4618      	mov	r0, r3
 8005512:	f7fa fe95 	bl	8000240 <strcmp>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8097 	beq.w	800564c <main+0x6a8>
//	      uart_puts("\r\nCommands:\r\n  e2e4  - make a move\r\n  board - show board\r\n  help  - this help\r\n");
	      continue;
	    }

	    // ---------------- สร้าง mov ----------------
	    if(is_valid_mov4(line)) {
 800551e:	1d3b      	adds	r3, r7, #4
 8005520:	4618      	mov	r0, r3
 8005522:	f7fe faf1 	bl	8003b08 <is_valid_mov4>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d006      	beq.n	800553a <main+0x596>
	      strncpy(mov, line, 4);
 800552c:	1d3b      	adds	r3, r7, #4
 800552e:	2204      	movs	r2, #4
 8005530:	4619      	mov	r1, r3
 8005532:	4853      	ldr	r0, [pc, #332]	@ (8005680 <main+0x6dc>)
 8005534:	f009 fa2a 	bl	800e98c <strncpy>
 8005538:	e059      	b.n	80055ee <main+0x64a>
	    } else {
	      char *move = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	67fb      	str	r3, [r7, #124]	@ 0x7c

	      if (line[0] == 'a') {  // โหมดสแกนกระดาน
 800553e:	793b      	ldrb	r3, [r7, #4]
 8005540:	2b61      	cmp	r3, #97	@ 0x61
 8005542:	d10e      	bne.n	8005562 <main+0x5be>
	        scan_board();
 8005544:	f7fe fcce 	bl	8003ee4 <scan_board>
	        print_board();
 8005548:	f7fe fbca 	bl	8003ce0 <print_board>
	        move = detect_move();
 800554c:	f7fe fe66 	bl	800421c <detect_move>
 8005550:	67f8      	str	r0, [r7, #124]	@ 0x7c
	        if (!move || move[0] == '0') {
 8005552:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005554:	2b00      	cmp	r3, #0
 8005556:	d07b      	beq.n	8005650 <main+0x6ac>
 8005558:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	2b30      	cmp	r3, #48	@ 0x30
 800555e:	d111      	bne.n	8005584 <main+0x5e0>
//	          uart_puts("\r\nMake sure piece is in the center.\r\n");
	          continue;
 8005560:	e076      	b.n	8005650 <main+0x6ac>
	        }
	      }
	      else if (line[0] == 'e') { // โหมดตรวจจับการกิน
 8005562:	793b      	ldrb	r3, [r7, #4]
 8005564:	2b65      	cmp	r3, #101	@ 0x65
 8005566:	d175      	bne.n	8005654 <main+0x6b0>
	        if (captured_square[0] != '\0') {
 8005568:	4b46      	ldr	r3, [pc, #280]	@ (8005684 <main+0x6e0>)
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d173      	bne.n	8005658 <main+0x6b4>
//	          uart_puts("\r\nYou already captured something.\r\n");
	          continue;
	        }
	        scan_board();
 8005570:	f7fe fcb8 	bl	8003ee4 <scan_board>
	        print_board();
 8005574:	f7fe fbb4 	bl	8003ce0 <print_board>
	        detect_capture();
 8005578:	f7fe fd54 	bl	8004024 <detect_capture>
	        if (captured_square[0] == '\0') {
 800557c:	4b41      	ldr	r3, [pc, #260]	@ (8005684 <main+0x6e0>)
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	2b00      	cmp	r3, #0
	          // ยังจับไม่ครบ/ไม่นิ่ง
	          continue;
	        }
	        continue; // โหมด e จบเท่านี้
 8005582:	e086      	b.n	8005692 <main+0x6ee>
//	        uart_puts("\r\nInvalid format. Use like e2e4\r\n");
	        continue;
	      }

	      // แปลงเป็นตัวเล็กที่ตัว move จริง ๆ
	      for (int i = 0; move[i]; ++i) {
 8005584:	2300      	movs	r3, #0
 8005586:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800558a:	e01e      	b.n	80055ca <main+0x626>
	        if (move[i] >= 'A' && move[i] <= 'Z')
 800558c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005590:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005592:	4413      	add	r3, r2
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	2b40      	cmp	r3, #64	@ 0x40
 8005598:	d912      	bls.n	80055c0 <main+0x61c>
 800559a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800559e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80055a0:	4413      	add	r3, r2
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b5a      	cmp	r3, #90	@ 0x5a
 80055a6:	d80b      	bhi.n	80055c0 <main+0x61c>
	          move[i] = (char)(move[i] - 'A' + 'a');
 80055a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055ac:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80055ae:	4413      	add	r3, r2
 80055b0:	781a      	ldrb	r2, [r3, #0]
 80055b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055b6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055b8:	440b      	add	r3, r1
 80055ba:	3220      	adds	r2, #32
 80055bc:	b2d2      	uxtb	r2, r2
 80055be:	701a      	strb	r2, [r3, #0]
	      for (int i = 0; move[i]; ++i) {
 80055c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055c4:	3301      	adds	r3, #1
 80055c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80055ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055ce:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80055d0:	4413      	add	r3, r2
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1d9      	bne.n	800558c <main+0x5e8>
	      }

	      if (!is_valid_mov4(move)) {
 80055d8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80055da:	f7fe fa95 	bl	8003b08 <is_valid_mov4>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d053      	beq.n	800568c <main+0x6e8>
//	        uart_puts("\r\nInvalid format. Use like e2e4\r\n");
	        continue;
	      }

	      strncpy(mov, move, 4);
 80055e4:	2204      	movs	r2, #4
 80055e6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055e8:	4825      	ldr	r0, [pc, #148]	@ (8005680 <main+0x6dc>)
 80055ea:	f009 f9cf 	bl	800e98c <strncpy>
	    }

	    mov[4] = '\0';
 80055ee:	4b24      	ldr	r3, [pc, #144]	@ (8005680 <main+0x6dc>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	711a      	strb	r2, [r3, #4]
	    // --- รอรับ response จาก UART2 ---


	    // --- แสดงผลบน UART3 (TeraTerm) ---
	    // ---------- เรียกเอนจิน HvH (จะคืนสตริง + suffix :CHECK/:CHECKMATE/...) ----------
	    const char* reply = AI_HvsH();
 80055f4:	f7fd fc56 	bl	8002ea4 <AI_HvsH>
 80055f8:	67b8      	str	r0, [r7, #120]	@ 0x78


//	    uart_puts("Computer: ");
//	    uart_puts(reply);
	    if(strcmp(reply, ":nv\n") == 0){
 80055fa:	4923      	ldr	r1, [pc, #140]	@ (8005688 <main+0x6e4>)
 80055fc:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80055fe:	f7fa fe1f 	bl	8000240 <strcmp>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d043      	beq.n	8005690 <main+0x6ec>
//	      uart_puts("\r\nno valid send back");
	      continue;
	    }

	    // (ถ้าต้อง sync กระดานจาก reply ให้ parse แล้ว update_board_from_reply(reply) ที่นี่)
	    memcpy((void*)prev_board, (void*)curr_board, sizeof(prev_board));
 8005608:	4a17      	ldr	r2, [pc, #92]	@ (8005668 <main+0x6c4>)
 800560a:	4b18      	ldr	r3, [pc, #96]	@ (800566c <main+0x6c8>)
 800560c:	4610      	mov	r0, r2
 800560e:	4619      	mov	r1, r3
 8005610:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005614:	461a      	mov	r2, r3
 8005616:	f009 fa62 	bl	800eade <memcpy>
	    memcpy((void*)prev_threshold, (void*)threshold, sizeof(prev_threshold));
 800561a:	4a15      	ldr	r2, [pc, #84]	@ (8005670 <main+0x6cc>)
 800561c:	4b15      	ldr	r3, [pc, #84]	@ (8005674 <main+0x6d0>)
 800561e:	4610      	mov	r0, r2
 8005620:	4619      	mov	r1, r3
 8005622:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005626:	461a      	mov	r2, r3
 8005628:	f009 fa59 	bl	800eade <memcpy>
	    captured_square[0] = '\0';
 800562c:	4b15      	ldr	r3, [pc, #84]	@ (8005684 <main+0x6e0>)
 800562e:	2200      	movs	r2, #0
 8005630:	701a      	strb	r2, [r3, #0]
 8005632:	e507      	b.n	8005044 <main+0xa0>
			  continue;
 8005634:	bf00      	nop
 8005636:	e505      	b.n	8005044 <main+0xa0>
			  continue;
 8005638:	bf00      	nop
 800563a:	e503      	b.n	8005044 <main+0xa0>
						  continue;
 800563c:	bf00      	nop
 800563e:	e501      	b.n	8005044 <main+0xa0>
				  continue;
 8005640:	bf00      	nop
 8005642:	e4ff      	b.n	8005044 <main+0xa0>
	      continue;
 8005644:	bf00      	nop
 8005646:	e4fd      	b.n	8005044 <main+0xa0>
	      continue;
 8005648:	bf00      	nop
 800564a:	e4fb      	b.n	8005044 <main+0xa0>
	      continue;
 800564c:	bf00      	nop
 800564e:	e4f9      	b.n	8005044 <main+0xa0>
	          continue;
 8005650:	bf00      	nop
 8005652:	e4f7      	b.n	8005044 <main+0xa0>
	        continue;
 8005654:	bf00      	nop
 8005656:	e4f5      	b.n	8005044 <main+0xa0>
	          continue;
 8005658:	bf00      	nop
 800565a:	e4f3      	b.n	8005044 <main+0xa0>
 800565c:	08012554 	.word	0x08012554
 8005660:	200001d0 	.word	0x200001d0
 8005664:	40021800 	.word	0x40021800
 8005668:	200007a4 	.word	0x200007a4
 800566c:	200009a8 	.word	0x200009a8
 8005670:	200008a4 	.word	0x200008a4
 8005674:	20000bac 	.word	0x20000bac
 8005678:	08012524 	.word	0x08012524
 800567c:	0801252c 	.word	0x0801252c
 8005680:	20000cb0 	.word	0x20000cb0
 8005684:	20000aa8 	.word	0x20000aa8
 8005688:	08012540 	.word	0x08012540
	        continue;
 800568c:	bf00      	nop
 800568e:	e4d9      	b.n	8005044 <main+0xa0>
	      continue;
 8005690:	bf00      	nop
	  update_display();
 8005692:	e4d7      	b.n	8005044 <main+0xa0>

08005694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b094      	sub	sp, #80	@ 0x50
 8005698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800569a:	f107 031c 	add.w	r3, r7, #28
 800569e:	2234      	movs	r2, #52	@ 0x34
 80056a0:	2100      	movs	r1, #0
 80056a2:	4618      	mov	r0, r3
 80056a4:	f009 f94a 	bl	800e93c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80056a8:	f107 0308 	add.w	r3, r7, #8
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
 80056b0:	605a      	str	r2, [r3, #4]
 80056b2:	609a      	str	r2, [r3, #8]
 80056b4:	60da      	str	r2, [r3, #12]
 80056b6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80056b8:	f003 fd96 	bl	80091e8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80056bc:	4b2b      	ldr	r3, [pc, #172]	@ (800576c <SystemClock_Config+0xd8>)
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	4a2a      	ldr	r2, [pc, #168]	@ (800576c <SystemClock_Config+0xd8>)
 80056c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80056c8:	4b28      	ldr	r3, [pc, #160]	@ (800576c <SystemClock_Config+0xd8>)
 80056ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d0:	607b      	str	r3, [r7, #4]
 80056d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80056d4:	4b26      	ldr	r3, [pc, #152]	@ (8005770 <SystemClock_Config+0xdc>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a25      	ldr	r2, [pc, #148]	@ (8005770 <SystemClock_Config+0xdc>)
 80056da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	4b23      	ldr	r3, [pc, #140]	@ (8005770 <SystemClock_Config+0xdc>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80056e8:	603b      	str	r3, [r7, #0]
 80056ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80056ec:	2301      	movs	r3, #1
 80056ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80056f0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80056f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80056f6:	2302      	movs	r3, #2
 80056f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80056fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80056fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005700:	2304      	movs	r3, #4
 8005702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8005704:	23d8      	movs	r3, #216	@ 0xd8
 8005706:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005708:	2302      	movs	r3, #2
 800570a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800570c:	2309      	movs	r3, #9
 800570e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005710:	2302      	movs	r3, #2
 8005712:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005714:	f107 031c 	add.w	r3, r7, #28
 8005718:	4618      	mov	r0, r3
 800571a:	f003 fdc5 	bl	80092a8 <HAL_RCC_OscConfig>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005724:	f000 f826 	bl	8005774 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005728:	f003 fd6e 	bl	8009208 <HAL_PWREx_EnableOverDrive>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8005732:	f000 f81f 	bl	8005774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005736:	230f      	movs	r3, #15
 8005738:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800573a:	2302      	movs	r3, #2
 800573c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800573e:	2300      	movs	r3, #0
 8005740:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005742:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005748:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800574c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800574e:	f107 0308 	add.w	r3, r7, #8
 8005752:	2107      	movs	r1, #7
 8005754:	4618      	mov	r0, r3
 8005756:	f004 f855 	bl	8009804 <HAL_RCC_ClockConfig>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d001      	beq.n	8005764 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8005760:	f000 f808 	bl	8005774 <Error_Handler>
  }
}
 8005764:	bf00      	nop
 8005766:	3750      	adds	r7, #80	@ 0x50
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	40023800 	.word	0x40023800
 8005770:	40007000 	.word	0x40007000

08005774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005778:	b672      	cpsid	i
}
 800577a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800577c:	bf00      	nop
 800577e:	e7fd      	b.n	800577c <Error_Handler+0x8>

08005780 <uabs32>:
#endif
#ifndef MAG_Pin
#define MAG_Pin       GPIO_PIN_0
#endif

static inline uint32_t uabs32(int32_t v){ return (v < 0) ? (uint32_t)(-v) : (uint32_t)v; }
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	bfb8      	it	lt
 800578e:	425b      	neglt	r3, r3
 8005790:	4618      	mov	r0, r3
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <magnet_on>:
static inline void magnet_on(void)  { HAL_GPIO_WritePin(MAG_GPIO_Port, MAG_Pin, GPIO_PIN_SET);  HAL_Delay(5); }
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
 80057a0:	2201      	movs	r2, #1
 80057a2:	2101      	movs	r1, #1
 80057a4:	4803      	ldr	r0, [pc, #12]	@ (80057b4 <magnet_on+0x18>)
 80057a6:	f003 fb99 	bl	8008edc <HAL_GPIO_WritePin>
 80057aa:	2005      	movs	r0, #5
 80057ac:	f002 fc6a 	bl	8008084 <HAL_Delay>
 80057b0:	bf00      	nop
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40021800 	.word	0x40021800

080057b8 <magnet_off>:
static inline void magnet_off(void) { HAL_GPIO_WritePin(MAG_GPIO_Port, MAG_Pin, GPIO_PIN_RESET); HAL_Delay(5); }
 80057b8:	b580      	push	{r7, lr}
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	2200      	movs	r2, #0
 80057be:	2101      	movs	r1, #1
 80057c0:	4803      	ldr	r0, [pc, #12]	@ (80057d0 <magnet_off+0x18>)
 80057c2:	f003 fb8b 	bl	8008edc <HAL_GPIO_WritePin>
 80057c6:	2005      	movs	r0, #5
 80057c8:	f002 fc5c 	bl	8008084 <HAL_Delay>
 80057cc:	bf00      	nop
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40021800 	.word	0x40021800

080057d4 <move_rel_steps>:

static inline int move_rel_steps(int32_t dx_steps, int32_t dy_steps, uint32_t freq){
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
    if (INVERT_X) dx_steps = -dx_steps;
    if (INVERT_Y) dy_steps = -dy_steps;
    return corexy_move_delta_steps(dx_steps, dy_steps, freq, MOTION_DEFAULT_TIMEOUT_MS);
 80057e0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	68b9      	ldr	r1, [r7, #8]
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f805 	bl	80057f8 <corexy_move_delta_steps>
 80057ee:	4603      	mov	r3, r0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <corexy_move_delta_steps>:

int corexy_move_delta_steps(int32_t dx_steps,
                            int32_t dy_steps,
                            uint32_t freq,
                            uint32_t timeout_ms)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08a      	sub	sp, #40	@ 0x28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	603b      	str	r3, [r7, #0]
    int32_t A = dx_steps + dy_steps; /* TIM3 */
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	4413      	add	r3, r2
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t B = dx_steps - dy_steps; /* TIM4 */
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	623b      	str	r3, [r7, #32]
    uint32_t a = uabs32(A), b = uabs32(B);
 8005816:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005818:	f7ff ffb2 	bl	8005780 <uabs32>
 800581c:	61f8      	str	r0, [r7, #28]
 800581e:	6a38      	ldr	r0, [r7, #32]
 8005820:	f7ff ffae 	bl	8005780 <uabs32>
 8005824:	61b8      	str	r0, [r7, #24]

    stepDone1 = (a == 0);
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	2b00      	cmp	r3, #0
 800582a:	bf0c      	ite	eq
 800582c:	2301      	moveq	r3, #1
 800582e:	2300      	movne	r3, #0
 8005830:	b2db      	uxtb	r3, r3
 8005832:	461a      	mov	r2, r3
 8005834:	4b25      	ldr	r3, [pc, #148]	@ (80058cc <corexy_move_delta_steps+0xd4>)
 8005836:	701a      	strb	r2, [r3, #0]
    stepDone2 = (b == 0);
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	2b00      	cmp	r3, #0
 800583c:	bf0c      	ite	eq
 800583e:	2301      	moveq	r3, #1
 8005840:	2300      	movne	r3, #0
 8005842:	b2db      	uxtb	r3, r3
 8005844:	461a      	mov	r2, r3
 8005846:	4b22      	ldr	r3, [pc, #136]	@ (80058d0 <corexy_move_delta_steps+0xd8>)
 8005848:	701a      	strb	r2, [r3, #0]

    if (a) Stepper1_Start(a, freq, (A >= 0));
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d008      	beq.n	8005862 <corexy_move_delta_steps+0x6a>
 8005850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005852:	43db      	mvns	r3, r3
 8005854:	0fdb      	lsrs	r3, r3, #31
 8005856:	b2db      	uxtb	r3, r3
 8005858:	461a      	mov	r2, r3
 800585a:	6879      	ldr	r1, [r7, #4]
 800585c:	69f8      	ldr	r0, [r7, #28]
 800585e:	f000 fee9 	bl	8006634 <Stepper1_Start>
    if (b) Stepper2_Start(b, freq, (B >= 0));
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d008      	beq.n	800587a <corexy_move_delta_steps+0x82>
 8005868:	6a3b      	ldr	r3, [r7, #32]
 800586a:	43db      	mvns	r3, r3
 800586c:	0fdb      	lsrs	r3, r3, #31
 800586e:	b2db      	uxtb	r3, r3
 8005870:	461a      	mov	r2, r3
 8005872:	6879      	ldr	r1, [r7, #4]
 8005874:	69b8      	ldr	r0, [r7, #24]
 8005876:	f000 ff15 	bl	80066a4 <Stepper2_Start>

    uint32_t t0 = HAL_GetTick();
 800587a:	f002 fbf7 	bl	800806c <HAL_GetTick>
 800587e:	6178      	str	r0, [r7, #20]
    if (timeout_ms == 0) timeout_ms = MOTION_DEFAULT_TIMEOUT_MS;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d110      	bne.n	80058a8 <corexy_move_delta_steps+0xb0>
 8005886:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800588a:	603b      	str	r3, [r7, #0]

    while (!(stepDone1 && stepDone2)) {
 800588c:	e00c      	b.n	80058a8 <corexy_move_delta_steps+0xb0>
        if ((HAL_GetTick() - t0) > timeout_ms) {
 800588e:	f002 fbed 	bl	800806c <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	683a      	ldr	r2, [r7, #0]
 800589a:	429a      	cmp	r2, r3
 800589c:	d204      	bcs.n	80058a8 <corexy_move_delta_steps+0xb0>
            Stepper_StopAll();
 800589e:	f000 ffd1 	bl	8006844 <Stepper_StopAll>
            return -1;
 80058a2:	f04f 33ff 	mov.w	r3, #4294967295
 80058a6:	e00d      	b.n	80058c4 <corexy_move_delta_steps+0xcc>
    while (!(stepDone1 && stepDone2)) {
 80058a8:	4b08      	ldr	r3, [pc, #32]	@ (80058cc <corexy_move_delta_steps+0xd4>)
 80058aa:	781b      	ldrb	r3, [r3, #0]
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0ed      	beq.n	800588e <corexy_move_delta_steps+0x96>
 80058b2:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <corexy_move_delta_steps+0xd8>)
 80058b4:	781b      	ldrb	r3, [r3, #0]
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d0e8      	beq.n	800588e <corexy_move_delta_steps+0x96>
        }
    }
    /* STABLE finish: force STEP pins to GPIO LOW + hold torque */
    Stepper_SoftHoldBoth(0);
 80058bc:	2000      	movs	r0, #0
 80058be:	f001 f8af 	bl	8006a20 <Stepper_SoftHoldBoth>
    return 0;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3728      	adds	r7, #40	@ 0x28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	200002d4 	.word	0x200002d4
 80058d0:	200002d5 	.word	0x200002d5

080058d4 <diag_single_locked>:

/* lock axis using SoftHold(0) (drive STEP LOW), run the other with Start_no_dis, finish with SoftHold(0) */
static int diag_single_locked(int8_t xsign, int8_t ysign, uint32_t s, uint32_t freq)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60ba      	str	r2, [r7, #8]
 80058dc:	607b      	str	r3, [r7, #4]
 80058de:	4603      	mov	r3, r0
 80058e0:	73fb      	strb	r3, [r7, #15]
 80058e2:	460b      	mov	r3, r1
 80058e4:	73bb      	strb	r3, [r7, #14]
    if (s == 0) return 0;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d101      	bne.n	80058f0 <diag_single_locked+0x1c>
 80058ec:	2300      	movs	r3, #0
 80058ee:	e06d      	b.n	80059cc <diag_single_locked+0xf8>

    if (xsign == ysign) {
 80058f0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80058f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d133      	bne.n	8005964 <diag_single_locked+0x90>
        /* x=y → A-only, lock B */
        Stepper2_SoftHold(0);                    /* lock B with STEP=LOW */
 80058fc:	2000      	movs	r0, #0
 80058fe:	f001 f86f 	bl	80069e0 <Stepper2_SoftHold>
        stepDone1 = 0; stepDone2 = 1;
 8005902:	4b34      	ldr	r3, [pc, #208]	@ (80059d4 <diag_single_locked+0x100>)
 8005904:	2200      	movs	r2, #0
 8005906:	701a      	strb	r2, [r3, #0]
 8005908:	4b33      	ldr	r3, [pc, #204]	@ (80059d8 <diag_single_locked+0x104>)
 800590a:	2201      	movs	r2, #1
 800590c:	701a      	strb	r2, [r3, #0]
        Stepper1_ResumePWM(freq);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 ffa0 	bl	8006854 <Stepper1_ResumePWM>
        Stepper1_Start_no_dis(2u*s, freq, (xsign > 0));
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	0058      	lsls	r0, r3, #1
 8005918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800591c:	2b00      	cmp	r3, #0
 800591e:	bfcc      	ite	gt
 8005920:	2301      	movgt	r3, #1
 8005922:	2300      	movle	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	461a      	mov	r2, r3
 8005928:	6879      	ldr	r1, [r7, #4]
 800592a:	f000 fef3 	bl	8006714 <Stepper1_Start_no_dis>

        uint32_t t0 = HAL_GetTick();
 800592e:	f002 fb9d 	bl	800806c <HAL_GetTick>
 8005932:	6138      	str	r0, [r7, #16]
        while (!stepDone1) {
 8005934:	e00d      	b.n	8005952 <diag_single_locked+0x7e>
            if ((HAL_GetTick() - t0) > MOTION_DEFAULT_TIMEOUT_MS) { Stepper_StopAll(); return -1; }
 8005936:	f002 fb99 	bl	800806c <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8005944:	4293      	cmp	r3, r2
 8005946:	d904      	bls.n	8005952 <diag_single_locked+0x7e>
 8005948:	f000 ff7c 	bl	8006844 <Stepper_StopAll>
 800594c:	f04f 33ff 	mov.w	r3, #4294967295
 8005950:	e03c      	b.n	80059cc <diag_single_locked+0xf8>
        while (!stepDone1) {
 8005952:	4b20      	ldr	r3, [pc, #128]	@ (80059d4 <diag_single_locked+0x100>)
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	d0ec      	beq.n	8005936 <diag_single_locked+0x62>
        }
        Stepper1_SoftHold(0);                    /* finish A with STEP=LOW */
 800595c:	2000      	movs	r0, #0
 800595e:	f001 f81f 	bl	80069a0 <Stepper1_SoftHold>
 8005962:	e032      	b.n	80059ca <diag_single_locked+0xf6>
    } else {
        /* x=-y → B-only, lock A */
        Stepper1_SoftHold(0);                    /* lock A with STEP=LOW */
 8005964:	2000      	movs	r0, #0
 8005966:	f001 f81b 	bl	80069a0 <Stepper1_SoftHold>
        stepDone1 = 1; stepDone2 = 0;
 800596a:	4b1a      	ldr	r3, [pc, #104]	@ (80059d4 <diag_single_locked+0x100>)
 800596c:	2201      	movs	r2, #1
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	4b19      	ldr	r3, [pc, #100]	@ (80059d8 <diag_single_locked+0x104>)
 8005972:	2200      	movs	r2, #0
 8005974:	701a      	strb	r2, [r3, #0]
        Stepper2_ResumePWM(freq);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 ff82 	bl	8006880 <Stepper2_ResumePWM>
        Stepper2_Start_no_dis(2u*s, freq, (xsign > 0));
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	0058      	lsls	r0, r3, #1
 8005980:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005984:	2b00      	cmp	r3, #0
 8005986:	bfcc      	ite	gt
 8005988:	2301      	movgt	r3, #1
 800598a:	2300      	movle	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	461a      	mov	r2, r3
 8005990:	6879      	ldr	r1, [r7, #4]
 8005992:	f000 fef5 	bl	8006780 <Stepper2_Start_no_dis>

        uint32_t t0 = HAL_GetTick();
 8005996:	f002 fb69 	bl	800806c <HAL_GetTick>
 800599a:	6178      	str	r0, [r7, #20]
        while (!stepDone2) {
 800599c:	e00d      	b.n	80059ba <diag_single_locked+0xe6>
            if ((HAL_GetTick() - t0) > MOTION_DEFAULT_TIMEOUT_MS) { Stepper_StopAll(); return -1; }
 800599e:	f002 fb65 	bl	800806c <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d904      	bls.n	80059ba <diag_single_locked+0xe6>
 80059b0:	f000 ff48 	bl	8006844 <Stepper_StopAll>
 80059b4:	f04f 33ff 	mov.w	r3, #4294967295
 80059b8:	e008      	b.n	80059cc <diag_single_locked+0xf8>
        while (!stepDone2) {
 80059ba:	4b07      	ldr	r3, [pc, #28]	@ (80059d8 <diag_single_locked+0x104>)
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0ec      	beq.n	800599e <diag_single_locked+0xca>
        }
        Stepper2_SoftHold(0);                    /* finish B with STEP=LOW */
 80059c4:	2000      	movs	r0, #0
 80059c6:	f001 f80b 	bl	80069e0 <Stepper2_SoftHold>
    }
    return 0;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	200002d4 	.word	0x200002d4
 80059d8:	200002d5 	.word	0x200002d5

080059dc <corexy_knight_to_cell>:

int corexy_knight_to_cell(uint8_t target_x, uint8_t target_y, uint32_t freq)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b08c      	sub	sp, #48	@ 0x30
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	4603      	mov	r3, r0
 80059e4:	603a      	str	r2, [r7, #0]
 80059e6:	71fb      	strb	r3, [r7, #7]
 80059e8:	460b      	mov	r3, r1
 80059ea:	71bb      	strb	r3, [r7, #6]
    if (target_x >= GRID_SIZE_X || target_y >= GRID_SIZE_Y) return MOTION_ERR_OOB;
 80059ec:	79fb      	ldrb	r3, [r7, #7]
 80059ee:	2b07      	cmp	r3, #7
 80059f0:	d802      	bhi.n	80059f8 <corexy_knight_to_cell+0x1c>
 80059f2:	79bb      	ldrb	r3, [r7, #6]
 80059f4:	2b07      	cmp	r3, #7
 80059f6:	d902      	bls.n	80059fe <corexy_knight_to_cell+0x22>
 80059f8:	f06f 0301 	mvn.w	r3, #1
 80059fc:	e0bc      	b.n	8005b78 <corexy_knight_to_cell+0x19c>
    if (target_x == (uint8_t)cur_x && target_y == (uint8_t)cur_y) return MOTION_ERR_SAME_POS;
 80059fe:	4b60      	ldr	r3, [pc, #384]	@ (8005b80 <corexy_knight_to_cell+0x1a4>)
 8005a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	79fa      	ldrb	r2, [r7, #7]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d109      	bne.n	8005a20 <corexy_knight_to_cell+0x44>
 8005a0c:	4b5d      	ldr	r3, [pc, #372]	@ (8005b84 <corexy_knight_to_cell+0x1a8>)
 8005a0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	79ba      	ldrb	r2, [r7, #6]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d102      	bne.n	8005a20 <corexy_knight_to_cell+0x44>
 8005a1a:	f06f 0302 	mvn.w	r3, #2
 8005a1e:	e0ab      	b.n	8005b78 <corexy_knight_to_cell+0x19c>
    if (freq == 0) freq = DEFAULT_FREQ;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d102      	bne.n	8005a2c <corexy_knight_to_cell+0x50>
 8005a26:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8005a2a:	603b      	str	r3, [r7, #0]

    int32_t cx = (int32_t)target_x - cur_x;
 8005a2c:	79fb      	ldrb	r3, [r7, #7]
 8005a2e:	4a54      	ldr	r2, [pc, #336]	@ (8005b80 <corexy_knight_to_cell+0x1a4>)
 8005a30:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005a34:	1a9b      	subs	r3, r3, r2
 8005a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t cy = (int32_t)target_y - cur_y;
 8005a38:	79bb      	ldrb	r3, [r7, #6]
 8005a3a:	4a52      	ldr	r2, [pc, #328]	@ (8005b84 <corexy_knight_to_cell+0x1a8>)
 8005a3c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005a40:	1a9b      	subs	r3, r3, r2
 8005a42:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t acx = (cx<0)?-cx:cx, acy = (cy<0)?-cy:cy;
 8005a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfb8      	it	lt
 8005a4a:	425b      	neglt	r3, r3
 8005a4c:	623b      	str	r3, [r7, #32]
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	bfb8      	it	lt
 8005a54:	425b      	neglt	r3, r3
 8005a56:	61fb      	str	r3, [r7, #28]
    if (!((acx==1 && acy==2) || (acx==2 && acy==1))) return MOTION_ERR_PATTERN;
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d102      	bne.n	8005a64 <corexy_knight_to_cell+0x88>
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d008      	beq.n	8005a76 <corexy_knight_to_cell+0x9a>
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d102      	bne.n	8005a70 <corexy_knight_to_cell+0x94>
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d002      	beq.n	8005a76 <corexy_knight_to_cell+0x9a>
 8005a70:	f06f 0303 	mvn.w	r3, #3
 8005a74:	e080      	b.n	8005b78 <corexy_knight_to_cell+0x19c>

    int32_t DX = cx * (int32_t)STEPS_PER_CELL_X;
 8005a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a78:	22ee      	movs	r2, #238	@ 0xee
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	61bb      	str	r3, [r7, #24]
    int32_t DY = cy * (int32_t)STEPS_PER_CELL_Y;
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	22ee      	movs	r2, #238	@ 0xee
 8005a84:	fb02 f303 	mul.w	r3, r2, r3
 8005a88:	617b      	str	r3, [r7, #20]
    if (INVERT_X) DX = -DX;
    if (INVERT_Y) DY = -DY;

    int8_t xsign = (DX >= 0)? +1 : -1;
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	db01      	blt.n	8005a94 <corexy_knight_to_cell+0xb8>
 8005a90:	2301      	movs	r3, #1
 8005a92:	e001      	b.n	8005a98 <corexy_knight_to_cell+0xbc>
 8005a94:	f04f 33ff 	mov.w	r3, #4294967295
 8005a98:	74fb      	strb	r3, [r7, #19]
    int8_t ysign = (DY >= 0)? +1 : -1;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	db01      	blt.n	8005aa4 <corexy_knight_to_cell+0xc8>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e001      	b.n	8005aa8 <corexy_knight_to_cell+0xcc>
 8005aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa8:	74bb      	strb	r3, [r7, #18]

    uint32_t s = (acx==1 && acy==2) ? (uint32_t)(STEPS_PER_CELL_X/2u)
 8005aaa:	2377      	movs	r3, #119	@ 0x77
 8005aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    : (uint32_t)(STEPS_PER_CELL_Y/2u);
    if (s==0) s=1;
 8005aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <corexy_knight_to_cell+0xdc>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (diag_single_locked(xsign, ysign, s, freq) != 0) return MOTION_ERR;
 8005ab8:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8005abc:	f997 0013 	ldrsb.w	r0, [r7, #19]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ac4:	f7ff ff06 	bl	80058d4 <diag_single_locked>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <corexy_knight_to_cell+0xf8>
 8005ace:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad2:	e051      	b.n	8005b78 <corexy_knight_to_cell+0x19c>

    if (acx==1 && acy==2) {
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d11c      	bne.n	8005b14 <corexy_knight_to_cell+0x138>
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d119      	bne.n	8005b14 <corexy_knight_to_cell+0x138>
        int32_t dy_mid = DY - (int32_t)(2u*s)*(int32_t)ysign;
 8005ae0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8005ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	461a      	mov	r2, r3
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	60fb      	str	r3, [r7, #12]
        if (dy_mid && corexy_move_delta_steps(0, dy_mid, freq, MOTION_DEFAULT_TIMEOUT_MS)!=0) return MOTION_ERR;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d026      	beq.n	8005b48 <corexy_knight_to_cell+0x16c>
 8005afa:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	68f9      	ldr	r1, [r7, #12]
 8005b02:	2000      	movs	r0, #0
 8005b04:	f7ff fe78 	bl	80057f8 <corexy_move_delta_steps>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d01c      	beq.n	8005b48 <corexy_knight_to_cell+0x16c>
 8005b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b12:	e031      	b.n	8005b78 <corexy_knight_to_cell+0x19c>
    } else {
        int32_t dx_mid = DX - (int32_t)(2u*s)*(int32_t)xsign;
 8005b14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005b18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b1a:	fb02 f303 	mul.w	r3, r2, r3
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	461a      	mov	r2, r3
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	60bb      	str	r3, [r7, #8]
        if (dx_mid && corexy_move_delta_steps(dx_mid, 0, freq, MOTION_DEFAULT_TIMEOUT_MS)!=0) return MOTION_ERR;
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00d      	beq.n	8005b4a <corexy_knight_to_cell+0x16e>
 8005b2e:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	2100      	movs	r1, #0
 8005b36:	68b8      	ldr	r0, [r7, #8]
 8005b38:	f7ff fe5e 	bl	80057f8 <corexy_move_delta_steps>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <corexy_knight_to_cell+0x16e>
 8005b42:	f04f 33ff 	mov.w	r3, #4294967295
 8005b46:	e017      	b.n	8005b78 <corexy_knight_to_cell+0x19c>
    if (acx==1 && acy==2) {
 8005b48:	bf00      	nop
    }

    if (diag_single_locked(xsign, ysign, s, freq) != 0) return MOTION_ERR;
 8005b4a:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8005b4e:	f997 0013 	ldrsb.w	r0, [r7, #19]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b56:	f7ff febd 	bl	80058d4 <diag_single_locked>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <corexy_knight_to_cell+0x18a>
 8005b60:	f04f 33ff 	mov.w	r3, #4294967295
 8005b64:	e008      	b.n	8005b78 <corexy_knight_to_cell+0x19c>

    cur_x = target_x; cur_y = target_y;
 8005b66:	79fb      	ldrb	r3, [r7, #7]
 8005b68:	b21a      	sxth	r2, r3
 8005b6a:	4b05      	ldr	r3, [pc, #20]	@ (8005b80 <corexy_knight_to_cell+0x1a4>)
 8005b6c:	801a      	strh	r2, [r3, #0]
 8005b6e:	79bb      	ldrb	r3, [r7, #6]
 8005b70:	b21a      	sxth	r2, r3
 8005b72:	4b04      	ldr	r3, [pc, #16]	@ (8005b84 <corexy_knight_to_cell+0x1a8>)
 8005b74:	801a      	strh	r2, [r3, #0]
    return MOTION_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3730      	adds	r7, #48	@ 0x30
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	20000ccc 	.word	0x20000ccc
 8005b84:	20000cce 	.word	0x20000cce

08005b88 <corexy_move_to_cell>:

int corexy_move_to_cell(uint8_t x, uint8_t y, uint32_t freq)
{
 8005b88:	b590      	push	{r4, r7, lr}
 8005b8a:	b08d      	sub	sp, #52	@ 0x34
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	4603      	mov	r3, r0
 8005b90:	603a      	str	r2, [r7, #0]
 8005b92:	71fb      	strb	r3, [r7, #7]
 8005b94:	460b      	mov	r3, r1
 8005b96:	71bb      	strb	r3, [r7, #6]
    if (x >= GRID_SIZE_X || y >= GRID_SIZE_Y) return MOTION_ERR_OOB;
 8005b98:	79fb      	ldrb	r3, [r7, #7]
 8005b9a:	2b07      	cmp	r3, #7
 8005b9c:	d802      	bhi.n	8005ba4 <corexy_move_to_cell+0x1c>
 8005b9e:	79bb      	ldrb	r3, [r7, #6]
 8005ba0:	2b07      	cmp	r3, #7
 8005ba2:	d902      	bls.n	8005baa <corexy_move_to_cell+0x22>
 8005ba4:	f06f 0301 	mvn.w	r3, #1
 8005ba8:	e0fe      	b.n	8005da8 <corexy_move_to_cell+0x220>
    if (x == (uint8_t)cur_x && y == (uint8_t)cur_y) return MOTION_ERR_SAME_POS;
 8005baa:	4b81      	ldr	r3, [pc, #516]	@ (8005db0 <corexy_move_to_cell+0x228>)
 8005bac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	79fa      	ldrb	r2, [r7, #7]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d109      	bne.n	8005bcc <corexy_move_to_cell+0x44>
 8005bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8005db4 <corexy_move_to_cell+0x22c>)
 8005bba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	79ba      	ldrb	r2, [r7, #6]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d102      	bne.n	8005bcc <corexy_move_to_cell+0x44>
 8005bc6:	f06f 0302 	mvn.w	r3, #2
 8005bca:	e0ed      	b.n	8005da8 <corexy_move_to_cell+0x220>
    if (freq == 0) freq = DEFAULT_FREQ;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d102      	bne.n	8005bd8 <corexy_move_to_cell+0x50>
 8005bd2:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8005bd6:	603b      	str	r3, [r7, #0]

    int32_t cx = (int32_t)x - cur_x;
 8005bd8:	79fb      	ldrb	r3, [r7, #7]
 8005bda:	4a75      	ldr	r2, [pc, #468]	@ (8005db0 <corexy_move_to_cell+0x228>)
 8005bdc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005be0:	1a9b      	subs	r3, r3, r2
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t cy = (int32_t)y - cur_y;
 8005be4:	79bb      	ldrb	r3, [r7, #6]
 8005be6:	4a73      	ldr	r2, [pc, #460]	@ (8005db4 <corexy_move_to_cell+0x22c>)
 8005be8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8005bec:	1a9b      	subs	r3, r3, r2
 8005bee:	623b      	str	r3, [r7, #32]

    int32_t acx = (cx<0)?-cx:cx, acy = (cy<0)?-cy:cy;
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	bfb8      	it	lt
 8005bf6:	425b      	neglt	r3, r3
 8005bf8:	61fb      	str	r3, [r7, #28]
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	bfb8      	it	lt
 8005c00:	425b      	neglt	r3, r3
 8005c02:	61bb      	str	r3, [r7, #24]
    if ((acx==1 && acy==2) || (acx==2 && acy==1)) {
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d102      	bne.n	8005c10 <corexy_move_to_cell+0x88>
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	d005      	beq.n	8005c1c <corexy_move_to_cell+0x94>
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d10a      	bne.n	8005c2c <corexy_move_to_cell+0xa4>
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d107      	bne.n	8005c2c <corexy_move_to_cell+0xa4>
        return corexy_knight_to_cell(x, y, freq);
 8005c1c:	79b9      	ldrb	r1, [r7, #6]
 8005c1e:	79fb      	ldrb	r3, [r7, #7]
 8005c20:	683a      	ldr	r2, [r7, #0]
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff feda 	bl	80059dc <corexy_knight_to_cell>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	e0bd      	b.n	8005da8 <corexy_move_to_cell+0x220>
    }

    int32_t dx = cx * (int32_t)STEPS_PER_CELL_X;
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2e:	22ee      	movs	r2, #238	@ 0xee
 8005c30:	fb02 f303 	mul.w	r3, r2, r3
 8005c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int32_t dy = cy * (int32_t)STEPS_PER_CELL_Y;
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	22ee      	movs	r2, #238	@ 0xee
 8005c3a:	fb02 f303 	mul.w	r3, r2, r3
 8005c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (INVERT_X) dx = -dx;
    if (INVERT_Y) dy = -dy;

    if (dx==0 && dy==0) return MOTION_OK;
 8005c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d104      	bne.n	8005c50 <corexy_move_to_cell+0xc8>
 8005c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <corexy_move_to_cell+0xc8>
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	e0ab      	b.n	8005da8 <corexy_move_to_cell+0x220>

    if (cx!=0 && cy!=0 && (cx==cy || cx==-cy)) {
 8005c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d07f      	beq.n	8005d56 <corexy_move_to_cell+0x1ce>
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d07c      	beq.n	8005d56 <corexy_move_to_cell+0x1ce>
 8005c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d004      	beq.n	8005c6e <corexy_move_to_cell+0xe6>
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	425b      	negs	r3, r3
 8005c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d173      	bne.n	8005d56 <corexy_move_to_cell+0x1ce>
        uint32_t s = (uabs32(dx) < uabs32(dy)) ? uabs32(dx) : uabs32(dy);
 8005c6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c70:	f7ff fd86 	bl	8005780 <uabs32>
 8005c74:	4604      	mov	r4, r0
 8005c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c78:	f7ff fd82 	bl	8005780 <uabs32>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	429c      	cmp	r4, r3
 8005c80:	d204      	bcs.n	8005c8c <corexy_move_to_cell+0x104>
 8005c82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c84:	f7ff fd7c 	bl	8005780 <uabs32>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	e003      	b.n	8005c94 <corexy_move_to_cell+0x10c>
 8005c8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c8e:	f7ff fd77 	bl	8005780 <uabs32>
 8005c92:	4603      	mov	r3, r0
 8005c94:	617b      	str	r3, [r7, #20]
        if (s > 0) {
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d05c      	beq.n	8005d56 <corexy_move_to_cell+0x1ce>
            int8_t xsign = (dx>=0)? +1 : -1;
 8005c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	db01      	blt.n	8005ca6 <corexy_move_to_cell+0x11e>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e001      	b.n	8005caa <corexy_move_to_cell+0x122>
 8005ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8005caa:	74fb      	strb	r3, [r7, #19]
            int8_t ysign = (dy>=0)? +1 : -1;
 8005cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	db01      	blt.n	8005cb6 <corexy_move_to_cell+0x12e>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e001      	b.n	8005cba <corexy_move_to_cell+0x132>
 8005cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cba:	74bb      	strb	r3, [r7, #18]

            if (diag_single_locked(xsign, ysign, s, freq) != 0) return MOTION_ERR;
 8005cbc:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8005cc0:	f997 0013 	ldrsb.w	r0, [r7, #19]
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	f7ff fe04 	bl	80058d4 <diag_single_locked>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <corexy_move_to_cell+0x150>
 8005cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd6:	e067      	b.n	8005da8 <corexy_move_to_cell+0x220>

            int32_t sdx = (dx>=0)? +1 : -1;
 8005cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	db01      	blt.n	8005ce2 <corexy_move_to_cell+0x15a>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e001      	b.n	8005ce6 <corexy_move_to_cell+0x15e>
 8005ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce6:	60fb      	str	r3, [r7, #12]
            if (cx == cy) {
 8005ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cea:	6a3b      	ldr	r3, [r7, #32]
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d114      	bne.n	8005d1a <corexy_move_to_cell+0x192>
                dx -= (int32_t)s * sdx;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	fb02 f303 	mul.w	r3, r2, r3
 8005cf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                dy -= (int32_t)s * ((dy>=0)? +1 : -1);
 8005cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	db01      	blt.n	8005d08 <corexy_move_to_cell+0x180>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e001      	b.n	8005d0c <corexy_move_to_cell+0x184>
 8005d08:	f04f 33ff 	mov.w	r3, #4294967295
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	fb02 f303 	mul.w	r3, r2, r3
 8005d12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d18:	e00d      	b.n	8005d36 <corexy_move_to_cell+0x1ae>
            } else {
                dx -= (int32_t)s * sdx;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	fb02 f303 	mul.w	r3, r2, r3
 8005d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
                dy += (int32_t)s * sdx;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	fb02 f303 	mul.w	r3, r2, r3
 8005d30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d32:	4413      	add	r3, r2
 8005d34:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

            if (dx==0 && dy==0) {
 8005d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10c      	bne.n	8005d56 <corexy_move_to_cell+0x1ce>
 8005d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d109      	bne.n	8005d56 <corexy_move_to_cell+0x1ce>
                cur_x = x; cur_y = y;
 8005d42:	79fb      	ldrb	r3, [r7, #7]
 8005d44:	b21a      	sxth	r2, r3
 8005d46:	4b1a      	ldr	r3, [pc, #104]	@ (8005db0 <corexy_move_to_cell+0x228>)
 8005d48:	801a      	strh	r2, [r3, #0]
 8005d4a:	79bb      	ldrb	r3, [r7, #6]
 8005d4c:	b21a      	sxth	r2, r3
 8005d4e:	4b19      	ldr	r3, [pc, #100]	@ (8005db4 <corexy_move_to_cell+0x22c>)
 8005d50:	801a      	strh	r2, [r3, #0]
                return MOTION_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e028      	b.n	8005da8 <corexy_move_to_cell+0x220>
            }
        }
    }

    if (dx && corexy_move_delta_steps(dx, 0, freq, MOTION_DEFAULT_TIMEOUT_MS)!=0) return MOTION_ERR;
 8005d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00c      	beq.n	8005d76 <corexy_move_to_cell+0x1ee>
 8005d5c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	2100      	movs	r1, #0
 8005d64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d66:	f7ff fd47 	bl	80057f8 <corexy_move_delta_steps>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <corexy_move_to_cell+0x1ee>
 8005d70:	f04f 33ff 	mov.w	r3, #4294967295
 8005d74:	e018      	b.n	8005da8 <corexy_move_to_cell+0x220>
    if (dy && corexy_move_delta_steps(0, dy, freq, MOTION_DEFAULT_TIMEOUT_MS)!=0) return MOTION_ERR;
 8005d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00c      	beq.n	8005d96 <corexy_move_to_cell+0x20e>
 8005d7c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d84:	2000      	movs	r0, #0
 8005d86:	f7ff fd37 	bl	80057f8 <corexy_move_delta_steps>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <corexy_move_to_cell+0x20e>
 8005d90:	f04f 33ff 	mov.w	r3, #4294967295
 8005d94:	e008      	b.n	8005da8 <corexy_move_to_cell+0x220>

    cur_x = x; cur_y = y;
 8005d96:	79fb      	ldrb	r3, [r7, #7]
 8005d98:	b21a      	sxth	r2, r3
 8005d9a:	4b05      	ldr	r3, [pc, #20]	@ (8005db0 <corexy_move_to_cell+0x228>)
 8005d9c:	801a      	strh	r2, [r3, #0]
 8005d9e:	79bb      	ldrb	r3, [r7, #6]
 8005da0:	b21a      	sxth	r2, r3
 8005da2:	4b04      	ldr	r3, [pc, #16]	@ (8005db4 <corexy_move_to_cell+0x22c>)
 8005da4:	801a      	strh	r2, [r3, #0]
    return MOTION_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3734      	adds	r7, #52	@ 0x34
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd90      	pop	{r4, r7, pc}
 8005db0:	20000ccc 	.word	0x20000ccc
 8005db4:	20000cce 	.word	0x20000cce

08005db8 <motion_castle_left>:


int motion_castle_left(void)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
    const uint32_t f  = DEFAULT_FREQ;
 8005dbe:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8005dc2:	60fb      	str	r3, [r7, #12]
    const uint32_t hx = (uint32_t)STEPS_PER_CELL_X;
 8005dc4:	23ee      	movs	r3, #238	@ 0xee
 8005dc6:	60bb      	str	r3, [r7, #8]
    const uint32_t hy = (uint32_t)STEPS_PER_CELL_Y;
 8005dc8:	23ee      	movs	r3, #238	@ 0xee
 8005dca:	607b      	str	r3, [r7, #4]
    const uint32_t hx2 = hx/2u;
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	085b      	lsrs	r3, r3, #1
 8005dd0:	603b      	str	r3, [r7, #0]

    if (corexy_move_to_cell(7,3,f)!=0) return -1;
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	2103      	movs	r1, #3
 8005dd6:	2007      	movs	r0, #7
 8005dd8:	f7ff fed6 	bl	8005b88 <corexy_move_to_cell>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <motion_castle_left+0x30>
 8005de2:	f04f 33ff 	mov.w	r3, #4294967295
 8005de6:	e070      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005de8:	2064      	movs	r0, #100	@ 0x64
 8005dea:	f002 f94b 	bl	8008084 <HAL_Delay>
    magnet_on();
 8005dee:	f7ff fcd5 	bl	800579c <magnet_on>
    HAL_Delay(100);
 8005df2:	2064      	movs	r0, #100	@ 0x64
 8005df4:	f002 f946 	bl	8008084 <HAL_Delay>
    if (corexy_move_to_cell(7,1,f)!=0){ magnet_off(); return -1; }
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	2101      	movs	r1, #1
 8005dfc:	2007      	movs	r0, #7
 8005dfe:	f7ff fec3 	bl	8005b88 <corexy_move_to_cell>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d004      	beq.n	8005e12 <motion_castle_left+0x5a>
 8005e08:	f7ff fcd6 	bl	80057b8 <magnet_off>
 8005e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e10:	e05b      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005e12:	2064      	movs	r0, #100	@ 0x64
 8005e14:	f002 f936 	bl	8008084 <HAL_Delay>
    magnet_off();
 8005e18:	f7ff fcce 	bl	80057b8 <magnet_off>
    HAL_Delay(100);
 8005e1c:	2064      	movs	r0, #100	@ 0x64
 8005e1e:	f002 f931 	bl	8008084 <HAL_Delay>
    if (corexy_move_to_cell(7,0,f)!=0) return -1;
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	2100      	movs	r1, #0
 8005e26:	2007      	movs	r0, #7
 8005e28:	f7ff feae 	bl	8005b88 <corexy_move_to_cell>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <motion_castle_left+0x80>
 8005e32:	f04f 33ff 	mov.w	r3, #4294967295
 8005e36:	e048      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005e38:	2064      	movs	r0, #100	@ 0x64
 8005e3a:	f002 f923 	bl	8008084 <HAL_Delay>
    magnet_on();
 8005e3e:	f7ff fcad 	bl	800579c <magnet_on>
    HAL_Delay(100);
 8005e42:	2064      	movs	r0, #100	@ 0x64
 8005e44:	f002 f91e 	bl	8008084 <HAL_Delay>
    if (move_rel_steps(-(int32_t)hx2, 0, f)!=0){ magnet_off(); return -1; }
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	425b      	negs	r3, r3
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	2100      	movs	r1, #0
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7ff fcbf 	bl	80057d4 <move_rel_steps>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d004      	beq.n	8005e66 <motion_castle_left+0xae>
 8005e5c:	f7ff fcac 	bl	80057b8 <magnet_off>
 8005e60:	f04f 33ff 	mov.w	r3, #4294967295
 8005e64:	e031      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005e66:	2064      	movs	r0, #100	@ 0x64
 8005e68:	f002 f90c 	bl	8008084 <HAL_Delay>
    if (move_rel_steps(0, (int32_t)(2u*hy), f)!=0){ magnet_off(); return -1; }
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	005b      	lsls	r3, r3, #1
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4619      	mov	r1, r3
 8005e74:	2000      	movs	r0, #0
 8005e76:	f7ff fcad 	bl	80057d4 <move_rel_steps>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d004      	beq.n	8005e8a <motion_castle_left+0xd2>
 8005e80:	f7ff fc9a 	bl	80057b8 <magnet_off>
 8005e84:	f04f 33ff 	mov.w	r3, #4294967295
 8005e88:	e01f      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005e8a:	2064      	movs	r0, #100	@ 0x64
 8005e8c:	f002 f8fa 	bl	8008084 <HAL_Delay>
    if (move_rel_steps( (int32_t)hx2, 0, f)!=0){ magnet_off(); return -1; }
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	2100      	movs	r1, #0
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff fc9c 	bl	80057d4 <move_rel_steps>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d004      	beq.n	8005eac <motion_castle_left+0xf4>
 8005ea2:	f7ff fc89 	bl	80057b8 <magnet_off>
 8005ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eaa:	e00e      	b.n	8005eca <motion_castle_left+0x112>
    HAL_Delay(100);
 8005eac:	2064      	movs	r0, #100	@ 0x64
 8005eae:	f002 f8e9 	bl	8008084 <HAL_Delay>
    magnet_off();
 8005eb2:	f7ff fc81 	bl	80057b8 <magnet_off>
    HAL_Delay(100);
 8005eb6:	2064      	movs	r0, #100	@ 0x64
 8005eb8:	f002 f8e4 	bl	8008084 <HAL_Delay>
    cur_x = 7; cur_y = 2;
 8005ebc:	4b05      	ldr	r3, [pc, #20]	@ (8005ed4 <motion_castle_left+0x11c>)
 8005ebe:	2207      	movs	r2, #7
 8005ec0:	801a      	strh	r2, [r3, #0]
 8005ec2:	4b05      	ldr	r3, [pc, #20]	@ (8005ed8 <motion_castle_left+0x120>)
 8005ec4:	2202      	movs	r2, #2
 8005ec6:	801a      	strh	r2, [r3, #0]
    return 0;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000ccc 	.word	0x20000ccc
 8005ed8:	20000cce 	.word	0x20000cce

08005edc <motion_castle_right>:

int motion_castle_right(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
    const uint32_t f  = DEFAULT_FREQ;
 8005ee2:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8005ee6:	60fb      	str	r3, [r7, #12]
    const uint32_t hx = (uint32_t)STEPS_PER_CELL_X;
 8005ee8:	23ee      	movs	r3, #238	@ 0xee
 8005eea:	60bb      	str	r3, [r7, #8]
    const uint32_t hy = (uint32_t)STEPS_PER_CELL_Y;
 8005eec:	23ee      	movs	r3, #238	@ 0xee
 8005eee:	607b      	str	r3, [r7, #4]
    const uint32_t hx2 = hx/2u;
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	085b      	lsrs	r3, r3, #1
 8005ef4:	603b      	str	r3, [r7, #0]

    if (corexy_move_to_cell(7,3,f)!=0) return -1;
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	2103      	movs	r1, #3
 8005efa:	2007      	movs	r0, #7
 8005efc:	f7ff fe44 	bl	8005b88 <corexy_move_to_cell>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d002      	beq.n	8005f0c <motion_castle_right+0x30>
 8005f06:	f04f 33ff 	mov.w	r3, #4294967295
 8005f0a:	e073      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005f0c:	2064      	movs	r0, #100	@ 0x64
 8005f0e:	f002 f8b9 	bl	8008084 <HAL_Delay>
    magnet_on();
 8005f12:	f7ff fc43 	bl	800579c <magnet_on>
    HAL_Delay(100);
 8005f16:	2064      	movs	r0, #100	@ 0x64
 8005f18:	f002 f8b4 	bl	8008084 <HAL_Delay>
    if (corexy_move_to_cell(7,5,f)!=0){ magnet_off(); return -1; }
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	2105      	movs	r1, #5
 8005f20:	2007      	movs	r0, #7
 8005f22:	f7ff fe31 	bl	8005b88 <corexy_move_to_cell>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d004      	beq.n	8005f36 <motion_castle_right+0x5a>
 8005f2c:	f7ff fc44 	bl	80057b8 <magnet_off>
 8005f30:	f04f 33ff 	mov.w	r3, #4294967295
 8005f34:	e05e      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005f36:	2064      	movs	r0, #100	@ 0x64
 8005f38:	f002 f8a4 	bl	8008084 <HAL_Delay>
    magnet_off();
 8005f3c:	f7ff fc3c 	bl	80057b8 <magnet_off>
    HAL_Delay(100);
 8005f40:	2064      	movs	r0, #100	@ 0x64
 8005f42:	f002 f89f 	bl	8008084 <HAL_Delay>
    if (corexy_move_to_cell(7,7,f)!=0) return -1;
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	2107      	movs	r1, #7
 8005f4a:	2007      	movs	r0, #7
 8005f4c:	f7ff fe1c 	bl	8005b88 <corexy_move_to_cell>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <motion_castle_right+0x80>
 8005f56:	f04f 33ff 	mov.w	r3, #4294967295
 8005f5a:	e04b      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005f5c:	2064      	movs	r0, #100	@ 0x64
 8005f5e:	f002 f891 	bl	8008084 <HAL_Delay>
    magnet_on();
 8005f62:	f7ff fc1b 	bl	800579c <magnet_on>
    HAL_Delay(100);
 8005f66:	2064      	movs	r0, #100	@ 0x64
 8005f68:	f002 f88c 	bl	8008084 <HAL_Delay>
    if (move_rel_steps(-(int32_t)hx2, 0, f)!=0){ magnet_off(); return -1; }
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	425b      	negs	r3, r3
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	2100      	movs	r1, #0
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff fc2d 	bl	80057d4 <move_rel_steps>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <motion_castle_right+0xae>
 8005f80:	f7ff fc1a 	bl	80057b8 <magnet_off>
 8005f84:	f04f 33ff 	mov.w	r3, #4294967295
 8005f88:	e034      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005f8a:	2064      	movs	r0, #100	@ 0x64
 8005f8c:	f002 f87a 	bl	8008084 <HAL_Delay>
    if (move_rel_steps(0, -(int32_t)(3u*hy), f)!=0){ magnet_off(); return -1; }
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	4613      	mov	r3, r2
 8005f94:	005b      	lsls	r3, r3, #1
 8005f96:	4413      	add	r3, r2
 8005f98:	425b      	negs	r3, r3
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	f7ff fc18 	bl	80057d4 <move_rel_steps>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d004      	beq.n	8005fb4 <motion_castle_right+0xd8>
 8005faa:	f7ff fc05 	bl	80057b8 <magnet_off>
 8005fae:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb2:	e01f      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005fb4:	2064      	movs	r0, #100	@ 0x64
 8005fb6:	f002 f865 	bl	8008084 <HAL_Delay>
    if (move_rel_steps( (int32_t)hx2, 0, f)!=0){ magnet_off(); return -1; }
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	2100      	movs	r1, #0
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7ff fc07 	bl	80057d4 <move_rel_steps>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <motion_castle_right+0xfa>
 8005fcc:	f7ff fbf4 	bl	80057b8 <magnet_off>
 8005fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fd4:	e00e      	b.n	8005ff4 <motion_castle_right+0x118>
    HAL_Delay(100);
 8005fd6:	2064      	movs	r0, #100	@ 0x64
 8005fd8:	f002 f854 	bl	8008084 <HAL_Delay>
    magnet_off();
 8005fdc:	f7ff fbec 	bl	80057b8 <magnet_off>
    HAL_Delay(100);
 8005fe0:	2064      	movs	r0, #100	@ 0x64
 8005fe2:	f002 f84f 	bl	8008084 <HAL_Delay>
    cur_x = 7; cur_y = 4;
 8005fe6:	4b05      	ldr	r3, [pc, #20]	@ (8005ffc <motion_castle_right+0x120>)
 8005fe8:	2207      	movs	r2, #7
 8005fea:	801a      	strh	r2, [r3, #0]
 8005fec:	4b04      	ldr	r3, [pc, #16]	@ (8006000 <motion_castle_right+0x124>)
 8005fee:	2204      	movs	r2, #4
 8005ff0:	801a      	strh	r2, [r3, #0]
    return 0;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	20000ccc 	.word	0x20000ccc
 8006000:	20000cce 	.word	0x20000cce

08006004 <motion_capture_to_row8>:

int motion_capture_to_row8(uint8_t x, uint8_t y)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af00      	add	r7, sp, #0
 800600a:	4603      	mov	r3, r0
 800600c:	460a      	mov	r2, r1
 800600e:	71fb      	strb	r3, [r7, #7]
 8006010:	4613      	mov	r3, r2
 8006012:	71bb      	strb	r3, [r7, #6]
	uartPrint_raw("\r\n1");
 8006014:	483e      	ldr	r0, [pc, #248]	@ (8006110 <motion_capture_to_row8+0x10c>)
 8006016:	f7fa fd05 	bl	8000a24 <uartPrint_raw>
    if (x >= GRID_SIZE_X || y >= GRID_SIZE_Y){uartPrint_raw("\r\n2");return -1;}
 800601a:	79fb      	ldrb	r3, [r7, #7]
 800601c:	2b07      	cmp	r3, #7
 800601e:	d802      	bhi.n	8006026 <motion_capture_to_row8+0x22>
 8006020:	79bb      	ldrb	r3, [r7, #6]
 8006022:	2b07      	cmp	r3, #7
 8006024:	d905      	bls.n	8006032 <motion_capture_to_row8+0x2e>
 8006026:	483b      	ldr	r0, [pc, #236]	@ (8006114 <motion_capture_to_row8+0x110>)
 8006028:	f7fa fcfc 	bl	8000a24 <uartPrint_raw>
 800602c:	f04f 33ff 	mov.w	r3, #4294967295
 8006030:	e069      	b.n	8006106 <motion_capture_to_row8+0x102>

    const uint32_t f  = DEFAULT_FREQ;
 8006032:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8006036:	61fb      	str	r3, [r7, #28]
    const uint32_t hx = (uint32_t)STEPS_PER_CELL_X;
 8006038:	23ee      	movs	r3, #238	@ 0xee
 800603a:	61bb      	str	r3, [r7, #24]
    const uint32_t hy = (uint32_t)STEPS_PER_CELL_Y;
 800603c:	23ee      	movs	r3, #238	@ 0xee
 800603e:	617b      	str	r3, [r7, #20]
    const uint32_t hx2 = hx / 2u;
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	085b      	lsrs	r3, r3, #1
 8006044:	613b      	str	r3, [r7, #16]

    if (corexy_move_to_cell(x, y, f) != 0) {uartPrint_raw("\r\n3");}
 8006046:	79b9      	ldrb	r1, [r7, #6]
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	69fa      	ldr	r2, [r7, #28]
 800604c:	4618      	mov	r0, r3
 800604e:	f7ff fd9b 	bl	8005b88 <corexy_move_to_cell>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <motion_capture_to_row8+0x5a>
 8006058:	482f      	ldr	r0, [pc, #188]	@ (8006118 <motion_capture_to_row8+0x114>)
 800605a:	f7fa fce3 	bl	8000a24 <uartPrint_raw>

    magnet_on();
 800605e:	f7ff fb9d 	bl	800579c <magnet_on>
    uartPrint_raw("\r\n4");
 8006062:	482e      	ldr	r0, [pc, #184]	@ (800611c <motion_capture_to_row8+0x118>)
 8006064:	f7fa fcde 	bl	8000a24 <uartPrint_raw>
    if (x >= 4) {
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	2b03      	cmp	r3, #3
 800606c:	d911      	bls.n	8006092 <motion_capture_to_row8+0x8e>
        if (move_rel_steps(-(int32_t)hx2, 0, f) != 0) { uartPrint_raw("\r\n5");magnet_off(); return -1; }
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	425b      	negs	r3, r3
 8006072:	69fa      	ldr	r2, [r7, #28]
 8006074:	2100      	movs	r1, #0
 8006076:	4618      	mov	r0, r3
 8006078:	f7ff fbac 	bl	80057d4 <move_rel_steps>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d018      	beq.n	80060b4 <motion_capture_to_row8+0xb0>
 8006082:	4827      	ldr	r0, [pc, #156]	@ (8006120 <motion_capture_to_row8+0x11c>)
 8006084:	f7fa fcce 	bl	8000a24 <uartPrint_raw>
 8006088:	f7ff fb96 	bl	80057b8 <magnet_off>
 800608c:	f04f 33ff 	mov.w	r3, #4294967295
 8006090:	e039      	b.n	8006106 <motion_capture_to_row8+0x102>
    } else {
        if (move_rel_steps( (int32_t)hx2, 0, f) != 0) { uartPrint_raw("\r\n6");magnet_off(); return -1; }
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	69fa      	ldr	r2, [r7, #28]
 8006096:	2100      	movs	r1, #0
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fb9b 	bl	80057d4 <move_rel_steps>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d007      	beq.n	80060b4 <motion_capture_to_row8+0xb0>
 80060a4:	481f      	ldr	r0, [pc, #124]	@ (8006124 <motion_capture_to_row8+0x120>)
 80060a6:	f7fa fcbd 	bl	8000a24 <uartPrint_raw>
 80060aa:	f7ff fb85 	bl	80057b8 <magnet_off>
 80060ae:	f04f 33ff 	mov.w	r3, #4294967295
 80060b2:	e028      	b.n	8006106 <motion_capture_to_row8+0x102>
    }

    int32_t dy_cells = (int32_t)7 - (int32_t)y;
 80060b4:	79bb      	ldrb	r3, [r7, #6]
 80060b6:	f1c3 0307 	rsb	r3, r3, #7
 80060ba:	60fb      	str	r3, [r7, #12]
    if (dy_cells != 0) {
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d019      	beq.n	80060f6 <motion_capture_to_row8+0xf2>
    	uartPrint_raw("\r\n7");
 80060c2:	4819      	ldr	r0, [pc, #100]	@ (8006128 <motion_capture_to_row8+0x124>)
 80060c4:	f7fa fcae 	bl	8000a24 <uartPrint_raw>
        if (move_rel_steps(0, dy_cells * (int32_t)hy + hx2, f) != 0) { uartPrint_raw("\r\n8");magnet_off(); return -1; }
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	fb02 f303 	mul.w	r3, r2, r3
 80060d0:	461a      	mov	r2, r3
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4413      	add	r3, r2
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	4619      	mov	r1, r3
 80060da:	2000      	movs	r0, #0
 80060dc:	f7ff fb7a 	bl	80057d4 <move_rel_steps>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <motion_capture_to_row8+0xf2>
 80060e6:	4811      	ldr	r0, [pc, #68]	@ (800612c <motion_capture_to_row8+0x128>)
 80060e8:	f7fa fc9c 	bl	8000a24 <uartPrint_raw>
 80060ec:	f7ff fb64 	bl	80057b8 <magnet_off>
 80060f0:	f04f 33ff 	mov.w	r3, #4294967295
 80060f4:	e007      	b.n	8006106 <motion_capture_to_row8+0x102>
    }
    uartPrint_raw("\r\n9");
 80060f6:	480e      	ldr	r0, [pc, #56]	@ (8006130 <motion_capture_to_row8+0x12c>)
 80060f8:	f7fa fc94 	bl	8000a24 <uartPrint_raw>
    magnet_off();
 80060fc:	f7ff fb5c 	bl	80057b8 <magnet_off>
    home_reset_sequence();
 8006100:	f7fd fc0c 	bl	800391c <home_reset_sequence>
    return 0;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3720      	adds	r7, #32
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	0801258c 	.word	0x0801258c
 8006114:	08012590 	.word	0x08012590
 8006118:	08012594 	.word	0x08012594
 800611c:	08012598 	.word	0x08012598
 8006120:	0801259c 	.word	0x0801259c
 8006124:	080125a0 	.word	0x080125a0
 8006128:	080125a4 	.word	0x080125a4
 800612c:	080125a8 	.word	0x080125a8
 8006130:	080125ac 	.word	0x080125ac

08006134 <corexy_move_delta_steps_no_dis>:

int corexy_move_delta_steps_no_dis(int32_t dx_steps,
                                   int32_t dy_steps,
                                   uint32_t freq,
                                   uint32_t timeout_ms)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	@ 0x28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]
 8006140:	603b      	str	r3, [r7, #0]
    int32_t A = dx_steps + dy_steps; /* TIM3 */
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4413      	add	r3, r2
 8006148:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t B = dx_steps - dy_steps; /* TIM4 */
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	623b      	str	r3, [r7, #32]
    uint32_t a = (A >= 0) ? (uint32_t)A : (uint32_t)(-A);
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	2b00      	cmp	r3, #0
 8006156:	bfb8      	it	lt
 8006158:	425b      	neglt	r3, r3
 800615a:	61fb      	str	r3, [r7, #28]
    uint32_t b = (B >= 0) ? (uint32_t)B : (uint32_t)(-B);
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	2b00      	cmp	r3, #0
 8006160:	bfb8      	it	lt
 8006162:	425b      	neglt	r3, r3
 8006164:	61bb      	str	r3, [r7, #24]

    stepDone1 = (a == 0);
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	2b00      	cmp	r3, #0
 800616a:	bf0c      	ite	eq
 800616c:	2301      	moveq	r3, #1
 800616e:	2300      	movne	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	461a      	mov	r2, r3
 8006174:	4b28      	ldr	r3, [pc, #160]	@ (8006218 <corexy_move_delta_steps_no_dis+0xe4>)
 8006176:	701a      	strb	r2, [r3, #0]
    stepDone2 = (b == 0);
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	2b00      	cmp	r3, #0
 800617c:	bf0c      	ite	eq
 800617e:	2301      	moveq	r3, #1
 8006180:	2300      	movne	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	461a      	mov	r2, r3
 8006186:	4b25      	ldr	r3, [pc, #148]	@ (800621c <corexy_move_delta_steps_no_dis+0xe8>)
 8006188:	701a      	strb	r2, [r3, #0]

    if (a) { Stepper1_ResumePWM(freq); Stepper1_Start_no_dis(a, freq, (A >= 0)); }
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00b      	beq.n	80061a8 <corexy_move_delta_steps_no_dis+0x74>
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fb5f 	bl	8006854 <Stepper1_ResumePWM>
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	43db      	mvns	r3, r3
 800619a:	0fdb      	lsrs	r3, r3, #31
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	6879      	ldr	r1, [r7, #4]
 80061a2:	69f8      	ldr	r0, [r7, #28]
 80061a4:	f000 fab6 	bl	8006714 <Stepper1_Start_no_dis>
    if (b) { Stepper2_ResumePWM(freq); Stepper2_Start_no_dis(b, freq, (B >= 0)); }
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00b      	beq.n	80061c6 <corexy_move_delta_steps_no_dis+0x92>
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 fb66 	bl	8006880 <Stepper2_ResumePWM>
 80061b4:	6a3b      	ldr	r3, [r7, #32]
 80061b6:	43db      	mvns	r3, r3
 80061b8:	0fdb      	lsrs	r3, r3, #31
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	6879      	ldr	r1, [r7, #4]
 80061c0:	69b8      	ldr	r0, [r7, #24]
 80061c2:	f000 fadd 	bl	8006780 <Stepper2_Start_no_dis>

    uint32_t t0 = HAL_GetTick();
 80061c6:	f001 ff51 	bl	800806c <HAL_GetTick>
 80061ca:	6178      	str	r0, [r7, #20]
    if (timeout_ms == 0) timeout_ms = MOTION_DEFAULT_TIMEOUT_MS;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d110      	bne.n	80061f4 <corexy_move_delta_steps_no_dis+0xc0>
 80061d2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80061d6:	603b      	str	r3, [r7, #0]

    while (!(stepDone1 && stepDone2)) {
 80061d8:	e00c      	b.n	80061f4 <corexy_move_delta_steps_no_dis+0xc0>
        if ((HAL_GetTick() - t0) > timeout_ms) {
 80061da:	f001 ff47 	bl	800806c <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d204      	bcs.n	80061f4 <corexy_move_delta_steps_no_dis+0xc0>
            Stepper_StopAll();
 80061ea:	f000 fb2b 	bl	8006844 <Stepper_StopAll>
            return -1;
 80061ee:	f04f 33ff 	mov.w	r3, #4294967295
 80061f2:	e00d      	b.n	8006210 <corexy_move_delta_steps_no_dis+0xdc>
    while (!(stepDone1 && stepDone2)) {
 80061f4:	4b08      	ldr	r3, [pc, #32]	@ (8006218 <corexy_move_delta_steps_no_dis+0xe4>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0ed      	beq.n	80061da <corexy_move_delta_steps_no_dis+0xa6>
 80061fe:	4b07      	ldr	r3, [pc, #28]	@ (800621c <corexy_move_delta_steps_no_dis+0xe8>)
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	d0e8      	beq.n	80061da <corexy_move_delta_steps_no_dis+0xa6>
        }
    }
    /* STABLE finish */
    Stepper_SoftHoldBoth(0);
 8006208:	2000      	movs	r0, #0
 800620a:	f000 fc09 	bl	8006a20 <Stepper_SoftHoldBoth>
    return 0;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3728      	adds	r7, #40	@ 0x28
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	200002d4 	.word	0x200002d4
 800621c:	200002d5 	.word	0x200002d5

08006220 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8006224:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <MX_RNG_Init+0x20>)
 8006226:	4a07      	ldr	r2, [pc, #28]	@ (8006244 <MX_RNG_Init+0x24>)
 8006228:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800622a:	4805      	ldr	r0, [pc, #20]	@ (8006240 <MX_RNG_Init+0x20>)
 800622c:	f004 f938 	bl	800a4a0 <HAL_RNG_Init>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8006236:	f7ff fa9d 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800623a:	bf00      	nop
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000cd0 	.word	0x20000cd0
 8006244:	50060800 	.word	0x50060800

08006248 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b0a8      	sub	sp, #160	@ 0xa0
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006250:	f107 0310 	add.w	r3, r7, #16
 8006254:	2290      	movs	r2, #144	@ 0x90
 8006256:	2100      	movs	r1, #0
 8006258:	4618      	mov	r0, r3
 800625a:	f008 fb6f 	bl	800e93c <memset>
  if(rngHandle->Instance==RNG)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a11      	ldr	r2, [pc, #68]	@ (80062a8 <HAL_RNG_MspInit+0x60>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d11b      	bne.n	80062a0 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8006268:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800626c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800626e:	2300      	movs	r3, #0
 8006270:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006274:	f107 0310 	add.w	r3, r7, #16
 8006278:	4618      	mov	r0, r3
 800627a:	f003 fce9 	bl	8009c50 <HAL_RCCEx_PeriphCLKConfig>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8006284:	f7ff fa76 	bl	8005774 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8006288:	4b08      	ldr	r3, [pc, #32]	@ (80062ac <HAL_RNG_MspInit+0x64>)
 800628a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800628c:	4a07      	ldr	r2, [pc, #28]	@ (80062ac <HAL_RNG_MspInit+0x64>)
 800628e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006292:	6353      	str	r3, [r2, #52]	@ 0x34
 8006294:	4b05      	ldr	r3, [pc, #20]	@ (80062ac <HAL_RNG_MspInit+0x64>)
 8006296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629c:	60fb      	str	r3, [r7, #12]
 800629e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80062a0:	bf00      	nop
 80062a2:	37a0      	adds	r7, #160	@ 0xa0
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	50060800 	.word	0x50060800
 80062ac:	40023800 	.word	0x40023800

080062b0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80062b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006328 <MX_SPI5_Init+0x78>)
 80062b8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80062ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80062c0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80062c2:	4b18      	ldr	r3, [pc, #96]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062c4:	2200      	movs	r2, #0
 80062c6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80062c8:	4b16      	ldr	r3, [pc, #88]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80062ce:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80062d0:	4b14      	ldr	r3, [pc, #80]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062d2:	2200      	movs	r2, #0
 80062d4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80062d6:	4b13      	ldr	r3, [pc, #76]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062d8:	2200      	movs	r2, #0
 80062da:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80062dc:	4b11      	ldr	r3, [pc, #68]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062e2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062e6:	2200      	movs	r2, #0
 80062e8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80062ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062ec:	2200      	movs	r2, #0
 80062ee:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80062f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 80062fc:	4b09      	ldr	r3, [pc, #36]	@ (8006324 <MX_SPI5_Init+0x74>)
 80062fe:	2207      	movs	r2, #7
 8006300:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006302:	4b08      	ldr	r3, [pc, #32]	@ (8006324 <MX_SPI5_Init+0x74>)
 8006304:	2200      	movs	r2, #0
 8006306:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006308:	4b06      	ldr	r3, [pc, #24]	@ (8006324 <MX_SPI5_Init+0x74>)
 800630a:	2208      	movs	r2, #8
 800630c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800630e:	4805      	ldr	r0, [pc, #20]	@ (8006324 <MX_SPI5_Init+0x74>)
 8006310:	f004 f8f0 	bl	800a4f4 <HAL_SPI_Init>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 800631a:	f7ff fa2b 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800631e:	bf00      	nop
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	20000ce0 	.word	0x20000ce0
 8006328:	40015000 	.word	0x40015000

0800632c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b08a      	sub	sp, #40	@ 0x28
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006334:	f107 0314 	add.w	r3, r7, #20
 8006338:	2200      	movs	r2, #0
 800633a:	601a      	str	r2, [r3, #0]
 800633c:	605a      	str	r2, [r3, #4]
 800633e:	609a      	str	r2, [r3, #8]
 8006340:	60da      	str	r2, [r3, #12]
 8006342:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a17      	ldr	r2, [pc, #92]	@ (80063a8 <HAL_SPI_MspInit+0x7c>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d128      	bne.n	80063a0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800634e:	4b17      	ldr	r3, [pc, #92]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 8006350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006352:	4a16      	ldr	r2, [pc, #88]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 8006354:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006358:	6453      	str	r3, [r2, #68]	@ 0x44
 800635a:	4b14      	ldr	r3, [pc, #80]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 800635c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006362:	613b      	str	r3, [r7, #16]
 8006364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006366:	4b11      	ldr	r3, [pc, #68]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 8006368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636a:	4a10      	ldr	r2, [pc, #64]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 800636c:	f043 0320 	orr.w	r3, r3, #32
 8006370:	6313      	str	r3, [r2, #48]	@ 0x30
 8006372:	4b0e      	ldr	r3, [pc, #56]	@ (80063ac <HAL_SPI_MspInit+0x80>)
 8006374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006376:	f003 0320 	and.w	r3, r3, #32
 800637a:	60fb      	str	r3, [r7, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800637e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8006382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006384:	2302      	movs	r3, #2
 8006386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006388:	2300      	movs	r3, #0
 800638a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800638c:	2303      	movs	r3, #3
 800638e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8006390:	2305      	movs	r3, #5
 8006392:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006394:	f107 0314 	add.w	r3, r7, #20
 8006398:	4619      	mov	r1, r3
 800639a:	4805      	ldr	r0, [pc, #20]	@ (80063b0 <HAL_SPI_MspInit+0x84>)
 800639c:	f002 fbda 	bl	8008b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80063a0:	bf00      	nop
 80063a2:	3728      	adds	r7, #40	@ 0x28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	40015000 	.word	0x40015000
 80063ac:	40023800 	.word	0x40023800
 80063b0:	40021400 	.word	0x40021400

080063b4 <_tim3_ch1_set_af>:

volatile uint32_t stepCount1 = 0, targetSteps1 = 0;
volatile uint32_t stepCount2 = 0, targetSteps2 = 0;
volatile uint8_t  stepDone1  = 1, stepDone2  = 1;

static void _tim3_ch1_set_af(void) {
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 80063ba:	1d3b      	adds	r3, r7, #4
 80063bc:	2200      	movs	r2, #0
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	605a      	str	r2, [r3, #4]
 80063c2:	609a      	str	r2, [r3, #8]
 80063c4:	60da      	str	r2, [r3, #12]
 80063c6:	611a      	str	r2, [r3, #16]
    gi.Pin       = STEP1_Pin;
 80063c8:	2310      	movs	r3, #16
 80063ca:	607b      	str	r3, [r7, #4]
    gi.Mode      = GPIO_MODE_AF_PP;
 80063cc:	2302      	movs	r3, #2
 80063ce:	60bb      	str	r3, [r7, #8]
    gi.Pull      = GPIO_NOPULL;
 80063d0:	2300      	movs	r3, #0
 80063d2:	60fb      	str	r3, [r7, #12]
    gi.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80063d4:	2303      	movs	r3, #3
 80063d6:	613b      	str	r3, [r7, #16]
    gi.Alternate = GPIO_AF2_TIM3;
 80063d8:	2302      	movs	r3, #2
 80063da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEP1_GPIO_Port, &gi);
 80063dc:	1d3b      	adds	r3, r7, #4
 80063de:	4619      	mov	r1, r3
 80063e0:	4803      	ldr	r0, [pc, #12]	@ (80063f0 <_tim3_ch1_set_af+0x3c>)
 80063e2:	f002 fbb7 	bl	8008b54 <HAL_GPIO_Init>
}
 80063e6:	bf00      	nop
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40020400 	.word	0x40020400

080063f4 <_tim3_ch1_set_gpio_output>:
static void _tim3_ch1_set_gpio_output(void) {
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 80063fa:	1d3b      	adds	r3, r7, #4
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]
 8006400:	605a      	str	r2, [r3, #4]
 8006402:	609a      	str	r2, [r3, #8]
 8006404:	60da      	str	r2, [r3, #12]
 8006406:	611a      	str	r2, [r3, #16]
    gi.Pin   = STEP1_Pin;
 8006408:	2310      	movs	r3, #16
 800640a:	607b      	str	r3, [r7, #4]
    gi.Mode  = GPIO_MODE_OUTPUT_PP;
 800640c:	2301      	movs	r3, #1
 800640e:	60bb      	str	r3, [r7, #8]
    gi.Pull  = GPIO_NOPULL;
 8006410:	2300      	movs	r3, #0
 8006412:	60fb      	str	r3, [r7, #12]
    gi.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006414:	2303      	movs	r3, #3
 8006416:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(STEP1_GPIO_Port, &gi);
 8006418:	1d3b      	adds	r3, r7, #4
 800641a:	4619      	mov	r1, r3
 800641c:	4803      	ldr	r0, [pc, #12]	@ (800642c <_tim3_ch1_set_gpio_output+0x38>)
 800641e:	f002 fb99 	bl	8008b54 <HAL_GPIO_Init>
}
 8006422:	bf00      	nop
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	40020400 	.word	0x40020400

08006430 <_tim4_ch1_set_af>:

static void _tim4_ch1_set_af(void) {
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 8006436:	1d3b      	adds	r3, r7, #4
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	605a      	str	r2, [r3, #4]
 800643e:	609a      	str	r2, [r3, #8]
 8006440:	60da      	str	r2, [r3, #12]
 8006442:	611a      	str	r2, [r3, #16]
    gi.Pin       = STEP2_Pin;
 8006444:	2340      	movs	r3, #64	@ 0x40
 8006446:	607b      	str	r3, [r7, #4]
    gi.Mode      = GPIO_MODE_AF_PP;
 8006448:	2302      	movs	r3, #2
 800644a:	60bb      	str	r3, [r7, #8]
    gi.Pull      = GPIO_NOPULL;
 800644c:	2300      	movs	r3, #0
 800644e:	60fb      	str	r3, [r7, #12]
    gi.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006450:	2303      	movs	r3, #3
 8006452:	613b      	str	r3, [r7, #16]
    gi.Alternate = GPIO_AF2_TIM4;
 8006454:	2302      	movs	r3, #2
 8006456:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEP2_GPIO_Port, &gi);
 8006458:	1d3b      	adds	r3, r7, #4
 800645a:	4619      	mov	r1, r3
 800645c:	4803      	ldr	r0, [pc, #12]	@ (800646c <_tim4_ch1_set_af+0x3c>)
 800645e:	f002 fb79 	bl	8008b54 <HAL_GPIO_Init>
}
 8006462:	bf00      	nop
 8006464:	3718      	adds	r7, #24
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	40020400 	.word	0x40020400

08006470 <_tim4_ch1_set_gpio_output>:
static void _tim4_ch1_set_gpio_output(void) {
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 8006476:	1d3b      	adds	r3, r7, #4
 8006478:	2200      	movs	r2, #0
 800647a:	601a      	str	r2, [r3, #0]
 800647c:	605a      	str	r2, [r3, #4]
 800647e:	609a      	str	r2, [r3, #8]
 8006480:	60da      	str	r2, [r3, #12]
 8006482:	611a      	str	r2, [r3, #16]
    gi.Pin   = STEP2_Pin;
 8006484:	2340      	movs	r3, #64	@ 0x40
 8006486:	607b      	str	r3, [r7, #4]
    gi.Mode  = GPIO_MODE_OUTPUT_PP;
 8006488:	2301      	movs	r3, #1
 800648a:	60bb      	str	r3, [r7, #8]
    gi.Pull  = GPIO_NOPULL;
 800648c:	2300      	movs	r3, #0
 800648e:	60fb      	str	r3, [r7, #12]
    gi.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006490:	2303      	movs	r3, #3
 8006492:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(STEP2_GPIO_Port, &gi);
 8006494:	1d3b      	adds	r3, r7, #4
 8006496:	4619      	mov	r1, r3
 8006498:	4803      	ldr	r0, [pc, #12]	@ (80064a8 <_tim4_ch1_set_gpio_output+0x38>)
 800649a:	f002 fb5b 	bl	8008b54 <HAL_GPIO_Init>
}
 800649e:	bf00      	nop
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	40020400 	.word	0x40020400

080064ac <Stepper1_Enable>:

void Stepper1_Enable(uint8_t en) {
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	4603      	mov	r3, r0
 80064b4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, en ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80064b6:	79fb      	ldrb	r3, [r7, #7]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	bf0c      	ite	eq
 80064bc:	2301      	moveq	r3, #1
 80064be:	2300      	movne	r3, #0
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	461a      	mov	r2, r3
 80064c4:	2108      	movs	r1, #8
 80064c6:	4803      	ldr	r0, [pc, #12]	@ (80064d4 <Stepper1_Enable+0x28>)
 80064c8:	f002 fd08 	bl	8008edc <HAL_GPIO_WritePin>
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40020800 	.word	0x40020800

080064d8 <Stepper2_Enable>:
void Stepper2_Enable(uint8_t en) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	4603      	mov	r3, r0
 80064e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, en ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80064e2:	79fb      	ldrb	r3, [r7, #7]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	bf0c      	ite	eq
 80064e8:	2301      	moveq	r3, #1
 80064ea:	2300      	movne	r3, #0
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	461a      	mov	r2, r3
 80064f0:	2108      	movs	r1, #8
 80064f2:	4803      	ldr	r0, [pc, #12]	@ (8006500 <Stepper2_Enable+0x28>)
 80064f4:	f002 fcf2 	bl	8008edc <HAL_GPIO_WritePin>
}
 80064f8:	bf00      	nop
 80064fa:	3708      	adds	r7, #8
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40021400 	.word	0x40021400

08006504 <_set_dir1>:

static inline void _set_dir1(uint8_t dir){
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	4603      	mov	r3, r0
 800650c:	71fb      	strb	r3, [r7, #7]
    uint8_t d = (dir ^ INVERT_MOTOR_A_DIR) ? 1 : 0;
 800650e:	79fb      	ldrb	r3, [r7, #7]
 8006510:	2b00      	cmp	r3, #0
 8006512:	bf14      	ite	ne
 8006514:	2301      	movne	r3, #1
 8006516:	2300      	moveq	r3, #0
 8006518:	b2db      	uxtb	r3, r3
 800651a:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, d ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	2b00      	cmp	r3, #0
 8006520:	bf14      	ite	ne
 8006522:	2301      	movne	r3, #1
 8006524:	2300      	moveq	r3, #0
 8006526:	b2db      	uxtb	r3, r3
 8006528:	461a      	mov	r2, r3
 800652a:	2108      	movs	r1, #8
 800652c:	4803      	ldr	r0, [pc, #12]	@ (800653c <_set_dir1+0x38>)
 800652e:	f002 fcd5 	bl	8008edc <HAL_GPIO_WritePin>
}
 8006532:	bf00      	nop
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	40020000 	.word	0x40020000

08006540 <_set_dir2>:
static inline void _set_dir2(uint8_t dir){
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	4603      	mov	r3, r0
 8006548:	71fb      	strb	r3, [r7, #7]
    uint8_t d = (dir ^ INVERT_MOTOR_B_DIR) ? 1 : 0;
 800654a:	79fb      	ldrb	r3, [r7, #7]
 800654c:	2b00      	cmp	r3, #0
 800654e:	bf14      	ite	ne
 8006550:	2301      	movne	r3, #1
 8006552:	2300      	moveq	r3, #0
 8006554:	b2db      	uxtb	r3, r3
 8006556:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, d ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	2b00      	cmp	r3, #0
 800655c:	bf14      	ite	ne
 800655e:	2301      	movne	r3, #1
 8006560:	2300      	moveq	r3, #0
 8006562:	b2db      	uxtb	r3, r3
 8006564:	461a      	mov	r2, r3
 8006566:	2101      	movs	r1, #1
 8006568:	4803      	ldr	r0, [pc, #12]	@ (8006578 <_set_dir2+0x38>)
 800656a:	f002 fcb7 	bl	8008edc <HAL_GPIO_WritePin>
}
 800656e:	bf00      	nop
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	40020800 	.word	0x40020800

0800657c <_setup_freq>:

static inline void _setup_freq(TIM_HandleTypeDef* htim, uint32_t channel, uint32_t freq_hz) {
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
    if (freq_hz == 0) freq_hz = 1;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <_setup_freq+0x16>
 800658e:	2301      	movs	r3, #1
 8006590:	607b      	str	r3, [r7, #4]
    uint32_t arr = (1000000u / freq_hz);
 8006592:	4a27      	ldr	r2, [pc, #156]	@ (8006630 <_setup_freq+0xb4>)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	fbb2 f3f3 	udiv	r3, r2, r3
 800659a:	617b      	str	r3, [r7, #20]
    if (arr) arr -= 1u;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d002      	beq.n	80065a8 <_setup_freq+0x2c>
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	617b      	str	r3, [r7, #20]
    if (arr < 1u) arr = 1u;
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <_setup_freq+0x36>
 80065ae:	2301      	movs	r3, #1
 80065b0:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d105      	bne.n	80065d2 <_setup_freq+0x56>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	0852      	lsrs	r2, r2, #1
 80065ce:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80065d0:	e028      	b.n	8006624 <_setup_freq+0xa8>
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b04      	cmp	r3, #4
 80065d6:	d105      	bne.n	80065e4 <_setup_freq+0x68>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	085b      	lsrs	r3, r3, #1
 80065e0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80065e2:	e01f      	b.n	8006624 <_setup_freq+0xa8>
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b08      	cmp	r3, #8
 80065e8:	d105      	bne.n	80065f6 <_setup_freq+0x7a>
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	085b      	lsrs	r3, r3, #1
 80065f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80065f4:	e016      	b.n	8006624 <_setup_freq+0xa8>
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b0c      	cmp	r3, #12
 80065fa:	d105      	bne.n	8006608 <_setup_freq+0x8c>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	085b      	lsrs	r3, r3, #1
 8006604:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8006606:	e00d      	b.n	8006624 <_setup_freq+0xa8>
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2b10      	cmp	r3, #16
 800660c:	d105      	bne.n	800661a <_setup_freq+0x9e>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	085b      	lsrs	r3, r3, #1
 8006616:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8006618:	e004      	b.n	8006624 <_setup_freq+0xa8>
    __HAL_TIM_SET_COMPARE(htim, channel, arr/2u);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	085b      	lsrs	r3, r3, #1
 8006622:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8006624:	bf00      	nop
 8006626:	371c      	adds	r7, #28
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr
 8006630:	000f4240 	.word	0x000f4240

08006634 <Stepper1_Start>:

void Stepper1_Start(uint32_t steps, uint32_t freq, uint8_t dir)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	4613      	mov	r3, r2
 8006640:	71fb      	strb	r3, [r7, #7]
    Stepper1_Enable(1);
 8006642:	2001      	movs	r0, #1
 8006644:	f7ff ff32 	bl	80064ac <Stepper1_Enable>
    _tim3_ch1_set_af();
 8006648:	f7ff feb4 	bl	80063b4 <_tim3_ch1_set_af>
    _set_dir1(dir);
 800664c:	79fb      	ldrb	r3, [r7, #7]
 800664e:	4618      	mov	r0, r3
 8006650:	f7ff ff58 	bl	8006504 <_set_dir1>
    stepCount1 = 0; targetSteps1 = steps; stepDone1 = (steps==0);
 8006654:	4b0f      	ldr	r3, [pc, #60]	@ (8006694 <Stepper1_Start+0x60>)
 8006656:	2200      	movs	r2, #0
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	4a0f      	ldr	r2, [pc, #60]	@ (8006698 <Stepper1_Start+0x64>)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6013      	str	r3, [r2, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2b00      	cmp	r3, #0
 8006664:	bf0c      	ite	eq
 8006666:	2301      	moveq	r3, #1
 8006668:	2300      	movne	r3, #0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	461a      	mov	r2, r3
 800666e:	4b0b      	ldr	r3, [pc, #44]	@ (800669c <Stepper1_Start+0x68>)
 8006670:	701a      	strb	r2, [r3, #0]
    _setup_freq(&htim3, TIM_CHANNEL_1, freq);
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	2100      	movs	r1, #0
 8006676:	480a      	ldr	r0, [pc, #40]	@ (80066a0 <Stepper1_Start+0x6c>)
 8006678:	f7ff ff80 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800667c:	4b08      	ldr	r3, [pc, #32]	@ (80066a0 <Stepper1_Start+0x6c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2200      	movs	r2, #0
 8006682:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8006684:	2100      	movs	r1, #0
 8006686:	4806      	ldr	r0, [pc, #24]	@ (80066a0 <Stepper1_Start+0x6c>)
 8006688:	f004 fc10 	bl	800aeac <HAL_TIM_PWM_Start_IT>
}
 800668c:	bf00      	nop
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20000d44 	.word	0x20000d44
 8006698:	20000d48 	.word	0x20000d48
 800669c:	200002d4 	.word	0x200002d4
 80066a0:	20000da4 	.word	0x20000da4

080066a4 <Stepper2_Start>:
void Stepper2_Start(uint32_t steps, uint32_t freq, uint8_t dir)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	4613      	mov	r3, r2
 80066b0:	71fb      	strb	r3, [r7, #7]
    Stepper2_Enable(1);
 80066b2:	2001      	movs	r0, #1
 80066b4:	f7ff ff10 	bl	80064d8 <Stepper2_Enable>
    _tim4_ch1_set_af();
 80066b8:	f7ff feba 	bl	8006430 <_tim4_ch1_set_af>
    _set_dir2(dir);
 80066bc:	79fb      	ldrb	r3, [r7, #7]
 80066be:	4618      	mov	r0, r3
 80066c0:	f7ff ff3e 	bl	8006540 <_set_dir2>
    stepCount2 = 0; targetSteps2 = steps; stepDone2 = (steps==0);
 80066c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006704 <Stepper2_Start+0x60>)
 80066c6:	2200      	movs	r2, #0
 80066c8:	601a      	str	r2, [r3, #0]
 80066ca:	4a0f      	ldr	r2, [pc, #60]	@ (8006708 <Stepper2_Start+0x64>)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6013      	str	r3, [r2, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	bf0c      	ite	eq
 80066d6:	2301      	moveq	r3, #1
 80066d8:	2300      	movne	r3, #0
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	461a      	mov	r2, r3
 80066de:	4b0b      	ldr	r3, [pc, #44]	@ (800670c <Stepper2_Start+0x68>)
 80066e0:	701a      	strb	r2, [r3, #0]
    _setup_freq(&htim4, TIM_CHANNEL_1, freq);
 80066e2:	68ba      	ldr	r2, [r7, #8]
 80066e4:	2100      	movs	r1, #0
 80066e6:	480a      	ldr	r0, [pc, #40]	@ (8006710 <Stepper2_Start+0x6c>)
 80066e8:	f7ff ff48 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 80066ec:	4b08      	ldr	r3, [pc, #32]	@ (8006710 <Stepper2_Start+0x6c>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2200      	movs	r2, #0
 80066f2:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80066f4:	2100      	movs	r1, #0
 80066f6:	4806      	ldr	r0, [pc, #24]	@ (8006710 <Stepper2_Start+0x6c>)
 80066f8:	f004 fbd8 	bl	800aeac <HAL_TIM_PWM_Start_IT>
}
 80066fc:	bf00      	nop
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	20000d4c 	.word	0x20000d4c
 8006708:	20000d50 	.word	0x20000d50
 800670c:	200002d5 	.word	0x200002d5
 8006710:	20000df0 	.word	0x20000df0

08006714 <Stepper1_Start_no_dis>:

void Stepper1_Start_no_dis(uint32_t steps, uint32_t freq, uint8_t dir)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	4613      	mov	r3, r2
 8006720:	71fb      	strb	r3, [r7, #7]
    _tim3_ch1_set_af();
 8006722:	f7ff fe47 	bl	80063b4 <_tim3_ch1_set_af>
    _set_dir1(dir);
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff feeb 	bl	8006504 <_set_dir1>
    stepCount1 = 0; targetSteps1 = steps; stepDone1 = (steps==0);
 800672e:	4b10      	ldr	r3, [pc, #64]	@ (8006770 <Stepper1_Start_no_dis+0x5c>)
 8006730:	2200      	movs	r2, #0
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	4a0f      	ldr	r2, [pc, #60]	@ (8006774 <Stepper1_Start_no_dis+0x60>)
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6013      	str	r3, [r2, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	bf0c      	ite	eq
 8006740:	2301      	moveq	r3, #1
 8006742:	2300      	movne	r3, #0
 8006744:	b2db      	uxtb	r3, r3
 8006746:	461a      	mov	r2, r3
 8006748:	4b0b      	ldr	r3, [pc, #44]	@ (8006778 <Stepper1_Start_no_dis+0x64>)
 800674a:	701a      	strb	r2, [r3, #0]
    _setup_freq(&htim3, TIM_CHANNEL_1, freq);
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	2100      	movs	r1, #0
 8006750:	480a      	ldr	r0, [pc, #40]	@ (800677c <Stepper1_Start_no_dis+0x68>)
 8006752:	f7ff ff13 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8006756:	4b09      	ldr	r3, [pc, #36]	@ (800677c <Stepper1_Start_no_dis+0x68>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2200      	movs	r2, #0
 800675c:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 800675e:	2100      	movs	r1, #0
 8006760:	4806      	ldr	r0, [pc, #24]	@ (800677c <Stepper1_Start_no_dis+0x68>)
 8006762:	f004 fba3 	bl	800aeac <HAL_TIM_PWM_Start_IT>
}
 8006766:	bf00      	nop
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	20000d44 	.word	0x20000d44
 8006774:	20000d48 	.word	0x20000d48
 8006778:	200002d4 	.word	0x200002d4
 800677c:	20000da4 	.word	0x20000da4

08006780 <Stepper2_Start_no_dis>:
void Stepper2_Start_no_dis(uint32_t steps, uint32_t freq, uint8_t dir)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	4613      	mov	r3, r2
 800678c:	71fb      	strb	r3, [r7, #7]
    _tim4_ch1_set_af();
 800678e:	f7ff fe4f 	bl	8006430 <_tim4_ch1_set_af>
    _set_dir2(dir);
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	4618      	mov	r0, r3
 8006796:	f7ff fed3 	bl	8006540 <_set_dir2>
    stepCount2 = 0; targetSteps2 = steps; stepDone2 = (steps==0);
 800679a:	4b10      	ldr	r3, [pc, #64]	@ (80067dc <Stepper2_Start_no_dis+0x5c>)
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	4a0f      	ldr	r2, [pc, #60]	@ (80067e0 <Stepper2_Start_no_dis+0x60>)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	bf0c      	ite	eq
 80067ac:	2301      	moveq	r3, #1
 80067ae:	2300      	movne	r3, #0
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	461a      	mov	r2, r3
 80067b4:	4b0b      	ldr	r3, [pc, #44]	@ (80067e4 <Stepper2_Start_no_dis+0x64>)
 80067b6:	701a      	strb	r2, [r3, #0]
    _setup_freq(&htim4, TIM_CHANNEL_1, freq);
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	2100      	movs	r1, #0
 80067bc:	480a      	ldr	r0, [pc, #40]	@ (80067e8 <Stepper2_Start_no_dis+0x68>)
 80067be:	f7ff fedd 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 80067c2:	4b09      	ldr	r3, [pc, #36]	@ (80067e8 <Stepper2_Start_no_dis+0x68>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2200      	movs	r2, #0
 80067c8:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 80067ca:	2100      	movs	r1, #0
 80067cc:	4806      	ldr	r0, [pc, #24]	@ (80067e8 <Stepper2_Start_no_dis+0x68>)
 80067ce:	f004 fb6d 	bl	800aeac <HAL_TIM_PWM_Start_IT>
}
 80067d2:	bf00      	nop
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000d4c 	.word	0x20000d4c
 80067e0:	20000d50 	.word	0x20000d50
 80067e4:	200002d5 	.word	0x200002d5
 80067e8:	20000df0 	.word	0x20000df0

080067ec <Stepper1_HardStop>:

void Stepper1_HardStop(void)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 80067f0:	2100      	movs	r1, #0
 80067f2:	4807      	ldr	r0, [pc, #28]	@ (8006810 <Stepper1_HardStop+0x24>)
 80067f4:	f004 fca2 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
    _tim3_ch1_set_gpio_output();
 80067f8:	f7ff fdfc 	bl	80063f4 <_tim3_ch1_set_gpio_output>
    HAL_GPIO_WritePin(STEP1_GPIO_Port, STEP1_Pin, GPIO_PIN_RESET);
 80067fc:	2200      	movs	r2, #0
 80067fe:	2110      	movs	r1, #16
 8006800:	4804      	ldr	r0, [pc, #16]	@ (8006814 <Stepper1_HardStop+0x28>)
 8006802:	f002 fb6b 	bl	8008edc <HAL_GPIO_WritePin>
    Stepper1_Enable(1);
 8006806:	2001      	movs	r0, #1
 8006808:	f7ff fe50 	bl	80064ac <Stepper1_Enable>
}
 800680c:	bf00      	nop
 800680e:	bd80      	pop	{r7, pc}
 8006810:	20000da4 	.word	0x20000da4
 8006814:	40020400 	.word	0x40020400

08006818 <Stepper2_HardStop>:
void Stepper2_HardStop(void)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 800681c:	2100      	movs	r1, #0
 800681e:	4807      	ldr	r0, [pc, #28]	@ (800683c <Stepper2_HardStop+0x24>)
 8006820:	f004 fc8c 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
    _tim4_ch1_set_gpio_output();
 8006824:	f7ff fe24 	bl	8006470 <_tim4_ch1_set_gpio_output>
    HAL_GPIO_WritePin(STEP2_GPIO_Port, STEP2_Pin, GPIO_PIN_RESET);
 8006828:	2200      	movs	r2, #0
 800682a:	2140      	movs	r1, #64	@ 0x40
 800682c:	4804      	ldr	r0, [pc, #16]	@ (8006840 <Stepper2_HardStop+0x28>)
 800682e:	f002 fb55 	bl	8008edc <HAL_GPIO_WritePin>
    Stepper2_Enable(1);
 8006832:	2001      	movs	r0, #1
 8006834:	f7ff fe50 	bl	80064d8 <Stepper2_Enable>
}
 8006838:	bf00      	nop
 800683a:	bd80      	pop	{r7, pc}
 800683c:	20000df0 	.word	0x20000df0
 8006840:	40020400 	.word	0x40020400

08006844 <Stepper_StopAll>:
void Stepper_StopAll(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
    Stepper1_HardStop();
 8006848:	f7ff ffd0 	bl	80067ec <Stepper1_HardStop>
    Stepper2_HardStop();
 800684c:	f7ff ffe4 	bl	8006818 <Stepper2_HardStop>
}
 8006850:	bf00      	nop
 8006852:	bd80      	pop	{r7, pc}

08006854 <Stepper1_ResumePWM>:

void Stepper1_ResumePWM(uint32_t freq)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
    _tim3_ch1_set_af();
 800685c:	f7ff fdaa 	bl	80063b4 <_tim3_ch1_set_af>
    _setup_freq(&htim3, TIM_CHANNEL_1, freq);
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	2100      	movs	r1, #0
 8006864:	4805      	ldr	r0, [pc, #20]	@ (800687c <Stepper1_ResumePWM+0x28>)
 8006866:	f7ff fe89 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 800686a:	4b04      	ldr	r3, [pc, #16]	@ (800687c <Stepper1_ResumePWM+0x28>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2200      	movs	r2, #0
 8006870:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006872:	bf00      	nop
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	20000da4 	.word	0x20000da4

08006880 <Stepper2_ResumePWM>:
void Stepper2_ResumePWM(uint32_t freq)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
    _tim4_ch1_set_af();
 8006888:	f7ff fdd2 	bl	8006430 <_tim4_ch1_set_af>
    _setup_freq(&htim4, TIM_CHANNEL_1, freq);
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	2100      	movs	r1, #0
 8006890:	4805      	ldr	r0, [pc, #20]	@ (80068a8 <Stepper2_ResumePWM+0x28>)
 8006892:	f7ff fe73 	bl	800657c <_setup_freq>
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 8006896:	4b04      	ldr	r3, [pc, #16]	@ (80068a8 <Stepper2_ResumePWM+0x28>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2200      	movs	r2, #0
 800689c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800689e:	bf00      	nop
 80068a0:	3708      	adds	r7, #8
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20000df0 	.word	0x20000df0

080068ac <_ramp_down>:

static void _ramp_down(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t ramp_ms)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	@ 0x28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
    if (ramp_ms == 0) return;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d06b      	beq.n	8006996 <_ramp_down+0xea>
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (arr == 0) arr = 1;
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <_ramp_down+0x24>
 80068cc:	2301      	movs	r3, #1
 80068ce:	627b      	str	r3, [r7, #36]	@ 0x24
    const int steps = 10;
 80068d0:	230a      	movs	r3, #10
 80068d2:	61bb      	str	r3, [r7, #24]
    uint32_t wait = (ramp_ms + steps - 1) / steps;
 80068d4:	69ba      	ldr	r2, [r7, #24]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4413      	add	r3, r2
 80068da:	1e5a      	subs	r2, r3, #1
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e2:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < steps; ++i) {
 80068e4:	2300      	movs	r3, #0
 80068e6:	623b      	str	r3, [r7, #32]
 80068e8:	e050      	b.n	800698c <_ramp_down+0xe0>
        uint32_t next = arr + (arr >> 1) + 1;
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	085a      	lsrs	r2, r3, #1
 80068ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f0:	4413      	add	r3, r2
 80068f2:	3301      	adds	r3, #1
 80068f4:	61fb      	str	r3, [r7, #28]
        if (next > 0xFFFFu) next = 0xFFFFu;
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068fc:	d302      	bcc.n	8006904 <_ramp_down+0x58>
 80068fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006902:	61fb      	str	r3, [r7, #28]
        __HAL_TIM_SET_AUTORELOAD(htim, next);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	69fa      	ldr	r2, [r7, #28]
 800690a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	69fa      	ldr	r2, [r7, #28]
 8006910:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(htim, channel, next / 2u);
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d105      	bne.n	8006924 <_ramp_down+0x78>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	69fa      	ldr	r2, [r7, #28]
 800691e:	0852      	lsrs	r2, r2, #1
 8006920:	635a      	str	r2, [r3, #52]	@ 0x34
 8006922:	e028      	b.n	8006976 <_ramp_down+0xca>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	2b04      	cmp	r3, #4
 8006928:	d105      	bne.n	8006936 <_ramp_down+0x8a>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	085b      	lsrs	r3, r3, #1
 8006932:	6393      	str	r3, [r2, #56]	@ 0x38
 8006934:	e01f      	b.n	8006976 <_ramp_down+0xca>
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	2b08      	cmp	r3, #8
 800693a:	d105      	bne.n	8006948 <_ramp_down+0x9c>
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8006946:	e016      	b.n	8006976 <_ramp_down+0xca>
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b0c      	cmp	r3, #12
 800694c:	d105      	bne.n	800695a <_ramp_down+0xae>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	085b      	lsrs	r3, r3, #1
 8006956:	6413      	str	r3, [r2, #64]	@ 0x40
 8006958:	e00d      	b.n	8006976 <_ramp_down+0xca>
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b10      	cmp	r3, #16
 800695e:	d105      	bne.n	800696c <_ramp_down+0xc0>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	085b      	lsrs	r3, r3, #1
 8006968:	6593      	str	r3, [r2, #88]	@ 0x58
 800696a:	e004      	b.n	8006976 <_ramp_down+0xca>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	085b      	lsrs	r3, r3, #1
 8006974:	65d3      	str	r3, [r2, #92]	@ 0x5c
        arr = next;
 8006976:	69fb      	ldr	r3, [r7, #28]
 8006978:	627b      	str	r3, [r7, #36]	@ 0x24
        if (wait) HAL_Delay(wait);
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d002      	beq.n	8006986 <_ramp_down+0xda>
 8006980:	6978      	ldr	r0, [r7, #20]
 8006982:	f001 fb7f 	bl	8008084 <HAL_Delay>
    for (int i = 0; i < steps; ++i) {
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	3301      	adds	r3, #1
 800698a:	623b      	str	r3, [r7, #32]
 800698c:	6a3a      	ldr	r2, [r7, #32]
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	429a      	cmp	r2, r3
 8006992:	dbaa      	blt.n	80068ea <_ramp_down+0x3e>
 8006994:	e000      	b.n	8006998 <_ramp_down+0xec>
    if (ramp_ms == 0) return;
 8006996:	bf00      	nop
    }
}
 8006998:	3728      	adds	r7, #40	@ 0x28
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
	...

080069a0 <Stepper1_SoftHold>:

void Stepper1_SoftHold(uint32_t ramp_ms)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b082      	sub	sp, #8
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
    _ramp_down(&htim3, TIM_CHANNEL_1, ramp_ms);
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	2100      	movs	r1, #0
 80069ac:	480a      	ldr	r0, [pc, #40]	@ (80069d8 <Stepper1_SoftHold+0x38>)
 80069ae:	f7ff ff7d 	bl	80068ac <_ramp_down>
    HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 80069b2:	2100      	movs	r1, #0
 80069b4:	4808      	ldr	r0, [pc, #32]	@ (80069d8 <Stepper1_SoftHold+0x38>)
 80069b6:	f004 fbc1 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
    _tim3_ch1_set_gpio_output();
 80069ba:	f7ff fd1b 	bl	80063f4 <_tim3_ch1_set_gpio_output>
    HAL_GPIO_WritePin(STEP1_GPIO_Port, STEP1_Pin, GPIO_PIN_RESET);
 80069be:	2200      	movs	r2, #0
 80069c0:	2110      	movs	r1, #16
 80069c2:	4806      	ldr	r0, [pc, #24]	@ (80069dc <Stepper1_SoftHold+0x3c>)
 80069c4:	f002 fa8a 	bl	8008edc <HAL_GPIO_WritePin>
    Stepper1_Enable(1);
 80069c8:	2001      	movs	r0, #1
 80069ca:	f7ff fd6f 	bl	80064ac <Stepper1_Enable>
}
 80069ce:	bf00      	nop
 80069d0:	3708      	adds	r7, #8
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000da4 	.word	0x20000da4
 80069dc:	40020400 	.word	0x40020400

080069e0 <Stepper2_SoftHold>:
void Stepper2_SoftHold(uint32_t ramp_ms)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
    _ramp_down(&htim4, TIM_CHANNEL_1, ramp_ms);
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	2100      	movs	r1, #0
 80069ec:	480a      	ldr	r0, [pc, #40]	@ (8006a18 <Stepper2_SoftHold+0x38>)
 80069ee:	f7ff ff5d 	bl	80068ac <_ramp_down>
    HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 80069f2:	2100      	movs	r1, #0
 80069f4:	4808      	ldr	r0, [pc, #32]	@ (8006a18 <Stepper2_SoftHold+0x38>)
 80069f6:	f004 fba1 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
    _tim4_ch1_set_gpio_output();
 80069fa:	f7ff fd39 	bl	8006470 <_tim4_ch1_set_gpio_output>
    HAL_GPIO_WritePin(STEP2_GPIO_Port, STEP2_Pin, GPIO_PIN_RESET);
 80069fe:	2200      	movs	r2, #0
 8006a00:	2140      	movs	r1, #64	@ 0x40
 8006a02:	4806      	ldr	r0, [pc, #24]	@ (8006a1c <Stepper2_SoftHold+0x3c>)
 8006a04:	f002 fa6a 	bl	8008edc <HAL_GPIO_WritePin>
    Stepper2_Enable(1);
 8006a08:	2001      	movs	r0, #1
 8006a0a:	f7ff fd65 	bl	80064d8 <Stepper2_Enable>
}
 8006a0e:	bf00      	nop
 8006a10:	3708      	adds	r7, #8
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	20000df0 	.word	0x20000df0
 8006a1c:	40020400 	.word	0x40020400

08006a20 <Stepper_SoftHoldBoth>:
void Stepper_SoftHoldBoth(uint32_t ramp_ms)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
    Stepper1_SoftHold(ramp_ms);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7ff ffb9 	bl	80069a0 <Stepper1_SoftHold>
    Stepper2_SoftHold(ramp_ms);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7ff ffd6 	bl	80069e0 <Stepper2_SoftHold>
}
 8006a34:	bf00      	nop
 8006a36:	3708      	adds	r7, #8
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8006a42:	4b0f      	ldr	r3, [pc, #60]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a46:	4a0e      	ldr	r2, [pc, #56]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a56:	607b      	str	r3, [r7, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a5a:	4b09      	ldr	r3, [pc, #36]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a5e:	4a08      	ldr	r2, [pc, #32]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a64:	6453      	str	r3, [r2, #68]	@ 0x44
 8006a66:	4b06      	ldr	r3, [pc, #24]	@ (8006a80 <HAL_MspInit+0x44>)
 8006a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006a72:	bf00      	nop
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40023800 	.word	0x40023800

08006a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006a88:	bf00      	nop
 8006a8a:	e7fd      	b.n	8006a88 <NMI_Handler+0x4>

08006a8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a90:	bf00      	nop
 8006a92:	e7fd      	b.n	8006a90 <HardFault_Handler+0x4>

08006a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a94:	b480      	push	{r7}
 8006a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a98:	bf00      	nop
 8006a9a:	e7fd      	b.n	8006a98 <MemManage_Handler+0x4>

08006a9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006aa0:	bf00      	nop
 8006aa2:	e7fd      	b.n	8006aa0 <BusFault_Handler+0x4>

08006aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006aa8:	bf00      	nop
 8006aaa:	e7fd      	b.n	8006aa8 <UsageFault_Handler+0x4>

08006aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006aac:	b480      	push	{r7}
 8006aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006ab0:	bf00      	nop
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006aba:	b480      	push	{r7}
 8006abc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006abe:	bf00      	nop
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006acc:	bf00      	nop
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr

08006ad6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006ada:	f001 fab3 	bl	8008044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006ade:	bf00      	nop
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8006ae6:	2020      	movs	r0, #32
 8006ae8:	f002 fa2c 	bl	8008f44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006aec:	bf00      	nop
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006af4:	480c      	ldr	r0, [pc, #48]	@ (8006b28 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8006af6:	f004 fbef 	bl	800b2d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  if (started) {
 8006afa:	4b0c      	ldr	r3, [pc, #48]	@ (8006b2c <TIM1_UP_TIM10_IRQHandler+0x3c>)
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00f      	beq.n	8006b22 <TIM1_UP_TIM10_IRQHandler+0x32>
	  if (current_player == 1) {
 8006b02:	4b0b      	ldr	r3, [pc, #44]	@ (8006b30 <TIM1_UP_TIM10_IRQHandler+0x40>)
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d105      	bne.n	8006b18 <TIM1_UP_TIM10_IRQHandler+0x28>
		  player1_time--;
 8006b0c:	4b09      	ldr	r3, [pc, #36]	@ (8006b34 <TIM1_UP_TIM10_IRQHandler+0x44>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3b01      	subs	r3, #1
 8006b12:	4a08      	ldr	r2, [pc, #32]	@ (8006b34 <TIM1_UP_TIM10_IRQHandler+0x44>)
 8006b14:	6013      	str	r3, [r2, #0]
		  player2_time--;
	  }

  }
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8006b16:	e004      	b.n	8006b22 <TIM1_UP_TIM10_IRQHandler+0x32>
		  player2_time--;
 8006b18:	4b07      	ldr	r3, [pc, #28]	@ (8006b38 <TIM1_UP_TIM10_IRQHandler+0x48>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	4a06      	ldr	r2, [pc, #24]	@ (8006b38 <TIM1_UP_TIM10_IRQHandler+0x48>)
 8006b20:	6013      	str	r3, [r2, #0]
}
 8006b22:	bf00      	nop
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20000d58 	.word	0x20000d58
 8006b2c:	20000cac 	.word	0x20000cac
 8006b30:	200000c8 	.word	0x200000c8
 8006b34:	200000c0 	.word	0x200000c0
 8006b38:	200000c4 	.word	0x200000c4

08006b3c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006b40:	4802      	ldr	r0, [pc, #8]	@ (8006b4c <TIM3_IRQHandler+0x10>)
 8006b42:	f004 fbc9 	bl	800b2d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006b46:	bf00      	nop
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	20000da4 	.word	0x20000da4

08006b50 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006b54:	4802      	ldr	r0, [pc, #8]	@ (8006b60 <TIM4_IRQHandler+0x10>)
 8006b56:	f004 fbbf 	bl	800b2d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006b5a:	bf00      	nop
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	20000df0 	.word	0x20000df0

08006b64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8006b68:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006b6c:	f002 f9ea 	bl	8008f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8006b70:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006b74:	f002 f9e6 	bl	8008f44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006b78:	bf00      	nop
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a21      	ldr	r2, [pc, #132]	@ (8006c10 <HAL_TIM_PWM_PulseFinishedCallback+0x94>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d11b      	bne.n	8006bc6 <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
    /* Motor A (A-rail) */
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	7f1b      	ldrb	r3, [r3, #28]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d137      	bne.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
      if (!stepDone1) {
 8006b96:	4b1f      	ldr	r3, [pc, #124]	@ (8006c14 <HAL_TIM_PWM_PulseFinishedCallback+0x98>)
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	b2db      	uxtb	r3, r3
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d132      	bne.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
        stepCount1++;
 8006ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c18 <HAL_TIM_PWM_PulseFinishedCallback+0x9c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c18 <HAL_TIM_PWM_PulseFinishedCallback+0x9c>)
 8006ba8:	6013      	str	r3, [r2, #0]
        if (stepCount1 >= targetSteps1) {
 8006baa:	4b1b      	ldr	r3, [pc, #108]	@ (8006c18 <HAL_TIM_PWM_PulseFinishedCallback+0x9c>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4b1b      	ldr	r3, [pc, #108]	@ (8006c1c <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d327      	bcc.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
          stepDone1 = 1;
 8006bb6:	4b17      	ldr	r3, [pc, #92]	@ (8006c14 <HAL_TIM_PWM_PulseFinishedCallback+0x98>)
 8006bb8:	2201      	movs	r2, #1
 8006bba:	701a      	strb	r2, [r3, #0]
          /* หยุดช่องสัญญาณนี้ทันที */
          HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	4818      	ldr	r0, [pc, #96]	@ (8006c20 <HAL_TIM_PWM_PulseFinishedCallback+0xa4>)
 8006bc0:	f004 fabc 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
          HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
        }
      }
    }
  }
}
 8006bc4:	e01f      	b.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
  } else if (htim->Instance == TIM4) {
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a16      	ldr	r2, [pc, #88]	@ (8006c24 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d11a      	bne.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	7f1b      	ldrb	r3, [r3, #28]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d116      	bne.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
      if (!stepDone2) {
 8006bd8:	4b13      	ldr	r3, [pc, #76]	@ (8006c28 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d111      	bne.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
        stepCount2++;
 8006be2:	4b12      	ldr	r3, [pc, #72]	@ (8006c2c <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3301      	adds	r3, #1
 8006be8:	4a10      	ldr	r2, [pc, #64]	@ (8006c2c <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 8006bea:	6013      	str	r3, [r2, #0]
        if (stepCount2 >= targetSteps2) {
 8006bec:	4b0f      	ldr	r3, [pc, #60]	@ (8006c2c <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8006c30 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d306      	bcc.n	8006c06 <HAL_TIM_PWM_PulseFinishedCallback+0x8a>
          stepDone2 = 1;
 8006bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8006c28 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	701a      	strb	r2, [r3, #0]
          HAL_TIM_PWM_Stop_IT(&htim4, TIM_CHANNEL_1);
 8006bfe:	2100      	movs	r1, #0
 8006c00:	480c      	ldr	r0, [pc, #48]	@ (8006c34 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 8006c02:	f004 fa9b 	bl	800b13c <HAL_TIM_PWM_Stop_IT>
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	40000400 	.word	0x40000400
 8006c14:	200002d4 	.word	0x200002d4
 8006c18:	20000d44 	.word	0x20000d44
 8006c1c:	20000d48 	.word	0x20000d48
 8006c20:	20000da4 	.word	0x20000da4
 8006c24:	40000800 	.word	0x40000800
 8006c28:	200002d5 	.word	0x200002d5
 8006c2c:	20000d4c 	.word	0x20000d4c
 8006c30:	20000d50 	.word	0x20000d50
 8006c34:	20000df0 	.word	0x20000df0

08006c38 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	4603      	mov	r3, r0
 8006c40:	80fb      	strh	r3, [r7, #6]
    /* ... callback อื่นๆ ของคุณ ... */

    /* ส่งต่อให้ระบบ homing */
    homing_on_exti(GPIO_Pin);
 8006c42:	88fb      	ldrh	r3, [r7, #6]
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fc fde7 	bl	8003818 <homing_on_exti>
}
 8006c4a:	bf00      	nop
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006c52:	b480      	push	{r7}
 8006c54:	af00      	add	r7, sp, #0
  return 1;
 8006c56:	2301      	movs	r3, #1
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr

08006c62 <_kill>:

int _kill(int pid, int sig)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b082      	sub	sp, #8
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
 8006c6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006c6c:	f007 ff02 	bl	800ea74 <__errno>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2216      	movs	r2, #22
 8006c74:	601a      	str	r2, [r3, #0]
  return -1;
 8006c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <_exit>:

void _exit (int status)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b082      	sub	sp, #8
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f7ff ffe7 	bl	8006c62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006c94:	bf00      	nop
 8006c96:	e7fd      	b.n	8006c94 <_exit+0x12>

08006c98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	e00a      	b.n	8006cc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006caa:	f3af 8000 	nop.w
 8006cae:	4601      	mov	r1, r0
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	1c5a      	adds	r2, r3, #1
 8006cb4:	60ba      	str	r2, [r7, #8]
 8006cb6:	b2ca      	uxtb	r2, r1
 8006cb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	dbf0      	blt.n	8006caa <_read+0x12>
  }

  return len;
 8006cc8:	687b      	ldr	r3, [r7, #4]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b086      	sub	sp, #24
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	60f8      	str	r0, [r7, #12]
 8006cda:	60b9      	str	r1, [r7, #8]
 8006cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cde:	2300      	movs	r3, #0
 8006ce0:	617b      	str	r3, [r7, #20]
 8006ce2:	e009      	b.n	8006cf8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	60ba      	str	r2, [r7, #8]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	617b      	str	r3, [r7, #20]
 8006cf8:	697a      	ldr	r2, [r7, #20]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	dbf1      	blt.n	8006ce4 <_write+0x12>
  }
  return len;
 8006d00:	687b      	ldr	r3, [r7, #4]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3718      	adds	r7, #24
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}

08006d0a <_close>:

int _close(int file)
{
 8006d0a:	b480      	push	{r7}
 8006d0c:	b083      	sub	sp, #12
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
 8006d2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006d32:	605a      	str	r2, [r3, #4]
  return 0;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <_isatty>:

int _isatty(int file)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b083      	sub	sp, #12
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006d4a:	2301      	movs	r3, #1
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
	...

08006d74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006d7c:	4a14      	ldr	r2, [pc, #80]	@ (8006dd0 <_sbrk+0x5c>)
 8006d7e:	4b15      	ldr	r3, [pc, #84]	@ (8006dd4 <_sbrk+0x60>)
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006d88:	4b13      	ldr	r3, [pc, #76]	@ (8006dd8 <_sbrk+0x64>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d102      	bne.n	8006d96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006d90:	4b11      	ldr	r3, [pc, #68]	@ (8006dd8 <_sbrk+0x64>)
 8006d92:	4a12      	ldr	r2, [pc, #72]	@ (8006ddc <_sbrk+0x68>)
 8006d94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006d96:	4b10      	ldr	r3, [pc, #64]	@ (8006dd8 <_sbrk+0x64>)
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d207      	bcs.n	8006db4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006da4:	f007 fe66 	bl	800ea74 <__errno>
 8006da8:	4603      	mov	r3, r0
 8006daa:	220c      	movs	r2, #12
 8006dac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006dae:	f04f 33ff 	mov.w	r3, #4294967295
 8006db2:	e009      	b.n	8006dc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006db4:	4b08      	ldr	r3, [pc, #32]	@ (8006dd8 <_sbrk+0x64>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006dba:	4b07      	ldr	r3, [pc, #28]	@ (8006dd8 <_sbrk+0x64>)
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	4a05      	ldr	r2, [pc, #20]	@ (8006dd8 <_sbrk+0x64>)
 8006dc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	3718      	adds	r7, #24
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	20080000 	.word	0x20080000
 8006dd4:	00000400 	.word	0x00000400
 8006dd8:	20000d54 	.word	0x20000d54
 8006ddc:	20001580 	.word	0x20001580

08006de0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006de0:	b480      	push	{r7}
 8006de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006de4:	4b06      	ldr	r3, [pc, #24]	@ (8006e00 <SystemInit+0x20>)
 8006de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dea:	4a05      	ldr	r2, [pc, #20]	@ (8006e00 <SystemInit+0x20>)
 8006dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006df4:	bf00      	nop
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	e000ed00 	.word	0xe000ed00

08006e04 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b088      	sub	sp, #32
 8006e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006e0a:	f107 0310 	add.w	r3, r7, #16
 8006e0e:	2200      	movs	r2, #0
 8006e10:	601a      	str	r2, [r3, #0]
 8006e12:	605a      	str	r2, [r3, #4]
 8006e14:	609a      	str	r2, [r3, #8]
 8006e16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006e18:	1d3b      	adds	r3, r7, #4
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	601a      	str	r2, [r3, #0]
 8006e1e:	605a      	str	r2, [r3, #4]
 8006e20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006e22:	4b20      	ldr	r3, [pc, #128]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e24:	4a20      	ldr	r2, [pc, #128]	@ (8006ea8 <MX_TIM1_Init+0xa4>)
 8006e26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 21600-1;
 8006e28:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e2a:	f245 425f 	movw	r2, #21599	@ 0x545f
 8006e2e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e30:	4b1c      	ldr	r3, [pc, #112]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8006e36:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e38:	f242 720f 	movw	r2, #9999	@ 0x270f
 8006e3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e3e:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006e44:	4b17      	ldr	r3, [pc, #92]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e4a:	4b16      	ldr	r3, [pc, #88]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006e50:	4814      	ldr	r0, [pc, #80]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e52:	f003 fef9 	bl	800ac48 <HAL_TIM_Base_Init>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8006e5c:	f7fe fc8a 	bl	8005774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006e60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006e66:	f107 0310 	add.w	r3, r7, #16
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	480d      	ldr	r0, [pc, #52]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e6e:	f004 fc4f 	bl	800b710 <HAL_TIM_ConfigClockSource>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8006e78:	f7fe fc7c 	bl	8005774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006e80:	2300      	movs	r3, #0
 8006e82:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e84:	2300      	movs	r3, #0
 8006e86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006e88:	1d3b      	adds	r3, r7, #4
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	4805      	ldr	r0, [pc, #20]	@ (8006ea4 <MX_TIM1_Init+0xa0>)
 8006e8e:	f005 f8f5 	bl	800c07c <HAL_TIMEx_MasterConfigSynchronization>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d001      	beq.n	8006e9c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8006e98:	f7fe fc6c 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8006e9c:	bf00      	nop
 8006e9e:	3720      	adds	r7, #32
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	20000d58 	.word	0x20000d58
 8006ea8:	40010000 	.word	0x40010000

08006eac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b08e      	sub	sp, #56	@ 0x38
 8006eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006eb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	605a      	str	r2, [r3, #4]
 8006ebc:	609a      	str	r2, [r3, #8]
 8006ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ec0:	f107 031c 	add.w	r3, r7, #28
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	601a      	str	r2, [r3, #0]
 8006ec8:	605a      	str	r2, [r3, #4]
 8006eca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ecc:	463b      	mov	r3, r7
 8006ece:	2200      	movs	r2, #0
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	605a      	str	r2, [r3, #4]
 8006ed4:	609a      	str	r2, [r3, #8]
 8006ed6:	60da      	str	r2, [r3, #12]
 8006ed8:	611a      	str	r2, [r3, #16]
 8006eda:	615a      	str	r2, [r3, #20]
 8006edc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006ede:	4b2d      	ldr	r3, [pc, #180]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8006f98 <MX_TIM3_Init+0xec>)
 8006ee2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 108-1;
 8006ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006ee6:	226b      	movs	r2, #107	@ 0x6b
 8006ee8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006eea:	4b2a      	ldr	r3, [pc, #168]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8006ef0:	4b28      	ldr	r3, [pc, #160]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006ef2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006ef6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ef8:	4b26      	ldr	r3, [pc, #152]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006efe:	4b25      	ldr	r3, [pc, #148]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006f04:	4823      	ldr	r0, [pc, #140]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f06:	f003 fe9f 	bl	800ac48 <HAL_TIM_Base_Init>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d001      	beq.n	8006f14 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8006f10:	f7fe fc30 	bl	8005774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006f14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006f1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006f1e:	4619      	mov	r1, r3
 8006f20:	481c      	ldr	r0, [pc, #112]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f22:	f004 fbf5 	bl	800b710 <HAL_TIM_ConfigClockSource>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8006f2c:	f7fe fc22 	bl	8005774 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006f30:	4818      	ldr	r0, [pc, #96]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f32:	f003 ff59 	bl	800ade8 <HAL_TIM_PWM_Init>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8006f3c:	f7fe fc1a 	bl	8005774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f40:	2300      	movs	r3, #0
 8006f42:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f44:	2300      	movs	r3, #0
 8006f46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006f48:	f107 031c 	add.w	r3, r7, #28
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4811      	ldr	r0, [pc, #68]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f50:	f005 f894 	bl	800c07c <HAL_TIMEx_MasterConfigSynchronization>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d001      	beq.n	8006f5e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8006f5a:	f7fe fc0b 	bl	8005774 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006f5e:	2360      	movs	r3, #96	@ 0x60
 8006f60:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8006f62:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8006f66:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006f70:	463b      	mov	r3, r7
 8006f72:	2200      	movs	r2, #0
 8006f74:	4619      	mov	r1, r3
 8006f76:	4807      	ldr	r0, [pc, #28]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f78:	f004 fab6 	bl	800b4e8 <HAL_TIM_PWM_ConfigChannel>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8006f82:	f7fe fbf7 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006f86:	4803      	ldr	r0, [pc, #12]	@ (8006f94 <MX_TIM3_Init+0xe8>)
 8006f88:	f000 f8de 	bl	8007148 <HAL_TIM_MspPostInit>

}
 8006f8c:	bf00      	nop
 8006f8e:	3738      	adds	r7, #56	@ 0x38
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	20000da4 	.word	0x20000da4
 8006f98:	40000400 	.word	0x40000400

08006f9c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b08e      	sub	sp, #56	@ 0x38
 8006fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006fa2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	605a      	str	r2, [r3, #4]
 8006fac:	609a      	str	r2, [r3, #8]
 8006fae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006fb0:	f107 031c 	add.w	r3, r7, #28
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	605a      	str	r2, [r3, #4]
 8006fba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006fbc:	463b      	mov	r3, r7
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	601a      	str	r2, [r3, #0]
 8006fc2:	605a      	str	r2, [r3, #4]
 8006fc4:	609a      	str	r2, [r3, #8]
 8006fc6:	60da      	str	r2, [r3, #12]
 8006fc8:	611a      	str	r2, [r3, #16]
 8006fca:	615a      	str	r2, [r3, #20]
 8006fcc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006fce:	4b2d      	ldr	r3, [pc, #180]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8007088 <MX_TIM4_Init+0xec>)
 8006fd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 108-1;
 8006fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006fd6:	226b      	movs	r2, #107	@ 0x6b
 8006fd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006fda:	4b2a      	ldr	r3, [pc, #168]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006fdc:	2200      	movs	r2, #0
 8006fde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8006fe0:	4b28      	ldr	r3, [pc, #160]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006fe2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006fe6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006fe8:	4b26      	ldr	r3, [pc, #152]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006fea:	2200      	movs	r2, #0
 8006fec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006fee:	4b25      	ldr	r3, [pc, #148]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006ff4:	4823      	ldr	r0, [pc, #140]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8006ff6:	f003 fe27 	bl	800ac48 <HAL_TIM_Base_Init>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8007000:	f7fe fbb8 	bl	8005774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007004:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007008:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800700a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800700e:	4619      	mov	r1, r3
 8007010:	481c      	ldr	r0, [pc, #112]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8007012:	f004 fb7d 	bl	800b710 <HAL_TIM_ConfigClockSource>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800701c:	f7fe fbaa 	bl	8005774 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007020:	4818      	ldr	r0, [pc, #96]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8007022:	f003 fee1 	bl	800ade8 <HAL_TIM_PWM_Init>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d001      	beq.n	8007030 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800702c:	f7fe fba2 	bl	8005774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007030:	2300      	movs	r3, #0
 8007032:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007034:	2300      	movs	r3, #0
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007038:	f107 031c 	add.w	r3, r7, #28
 800703c:	4619      	mov	r1, r3
 800703e:	4811      	ldr	r0, [pc, #68]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8007040:	f005 f81c 	bl	800c07c <HAL_TIMEx_MasterConfigSynchronization>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d001      	beq.n	800704e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800704a:	f7fe fb93 	bl	8005774 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800704e:	2360      	movs	r3, #96	@ 0x60
 8007050:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8007052:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007056:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007058:	2300      	movs	r3, #0
 800705a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800705c:	2300      	movs	r3, #0
 800705e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007060:	463b      	mov	r3, r7
 8007062:	2200      	movs	r2, #0
 8007064:	4619      	mov	r1, r3
 8007066:	4807      	ldr	r0, [pc, #28]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8007068:	f004 fa3e 	bl	800b4e8 <HAL_TIM_PWM_ConfigChannel>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d001      	beq.n	8007076 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8007072:	f7fe fb7f 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8007076:	4803      	ldr	r0, [pc, #12]	@ (8007084 <MX_TIM4_Init+0xe8>)
 8007078:	f000 f866 	bl	8007148 <HAL_TIM_MspPostInit>

}
 800707c:	bf00      	nop
 800707e:	3738      	adds	r7, #56	@ 0x38
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	20000df0 	.word	0x20000df0
 8007088:	40000800 	.word	0x40000800

0800708c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a27      	ldr	r2, [pc, #156]	@ (8007138 <HAL_TIM_Base_MspInit+0xac>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d114      	bne.n	80070c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800709e:	4b27      	ldr	r3, [pc, #156]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a2:	4a26      	ldr	r2, [pc, #152]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070a4:	f043 0301 	orr.w	r3, r3, #1
 80070a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80070aa:	4b24      	ldr	r3, [pc, #144]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	617b      	str	r3, [r7, #20]
 80070b4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80070b6:	2200      	movs	r2, #0
 80070b8:	2100      	movs	r1, #0
 80070ba:	2019      	movs	r0, #25
 80070bc:	f001 fd13 	bl	8008ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80070c0:	2019      	movs	r0, #25
 80070c2:	f001 fd2c 	bl	8008b1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80070c6:	e032      	b.n	800712e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a1c      	ldr	r2, [pc, #112]	@ (8007140 <HAL_TIM_Base_MspInit+0xb4>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d114      	bne.n	80070fc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80070d2:	4b1a      	ldr	r3, [pc, #104]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d6:	4a19      	ldr	r2, [pc, #100]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070d8:	f043 0302 	orr.w	r3, r3, #2
 80070dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80070de:	4b17      	ldr	r3, [pc, #92]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 80070e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e2:	f003 0302 	and.w	r3, r3, #2
 80070e6:	613b      	str	r3, [r7, #16]
 80070e8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80070ea:	2200      	movs	r2, #0
 80070ec:	2102      	movs	r1, #2
 80070ee:	201d      	movs	r0, #29
 80070f0:	f001 fcf9 	bl	8008ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80070f4:	201d      	movs	r0, #29
 80070f6:	f001 fd12 	bl	8008b1e <HAL_NVIC_EnableIRQ>
}
 80070fa:	e018      	b.n	800712e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM4)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a10      	ldr	r2, [pc, #64]	@ (8007144 <HAL_TIM_Base_MspInit+0xb8>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d113      	bne.n	800712e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007106:	4b0d      	ldr	r3, [pc, #52]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 8007108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800710a:	4a0c      	ldr	r2, [pc, #48]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 800710c:	f043 0304 	orr.w	r3, r3, #4
 8007110:	6413      	str	r3, [r2, #64]	@ 0x40
 8007112:	4b0a      	ldr	r3, [pc, #40]	@ (800713c <HAL_TIM_Base_MspInit+0xb0>)
 8007114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	60fb      	str	r3, [r7, #12]
 800711c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 800711e:	2200      	movs	r2, #0
 8007120:	2102      	movs	r1, #2
 8007122:	201e      	movs	r0, #30
 8007124:	f001 fcdf 	bl	8008ae6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007128:	201e      	movs	r0, #30
 800712a:	f001 fcf8 	bl	8008b1e <HAL_NVIC_EnableIRQ>
}
 800712e:	bf00      	nop
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	40010000 	.word	0x40010000
 800713c:	40023800 	.word	0x40023800
 8007140:	40000400 	.word	0x40000400
 8007144:	40000800 	.word	0x40000800

08007148 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b08a      	sub	sp, #40	@ 0x28
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007150:	f107 0314 	add.w	r3, r7, #20
 8007154:	2200      	movs	r2, #0
 8007156:	601a      	str	r2, [r3, #0]
 8007158:	605a      	str	r2, [r3, #4]
 800715a:	609a      	str	r2, [r3, #8]
 800715c:	60da      	str	r2, [r3, #12]
 800715e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a22      	ldr	r2, [pc, #136]	@ (80071f0 <HAL_TIM_MspPostInit+0xa8>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d11c      	bne.n	80071a4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800716a:	4b22      	ldr	r3, [pc, #136]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 800716c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716e:	4a21      	ldr	r2, [pc, #132]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 8007170:	f043 0302 	orr.w	r3, r3, #2
 8007174:	6313      	str	r3, [r2, #48]	@ 0x30
 8007176:	4b1f      	ldr	r3, [pc, #124]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 8007178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	613b      	str	r3, [r7, #16]
 8007180:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007182:	2310      	movs	r3, #16
 8007184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007186:	2302      	movs	r3, #2
 8007188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800718a:	2300      	movs	r3, #0
 800718c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800718e:	2301      	movs	r3, #1
 8007190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007192:	2302      	movs	r3, #2
 8007194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007196:	f107 0314 	add.w	r3, r7, #20
 800719a:	4619      	mov	r1, r3
 800719c:	4816      	ldr	r0, [pc, #88]	@ (80071f8 <HAL_TIM_MspPostInit+0xb0>)
 800719e:	f001 fcd9 	bl	8008b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80071a2:	e020      	b.n	80071e6 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM4)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a14      	ldr	r2, [pc, #80]	@ (80071fc <HAL_TIM_MspPostInit+0xb4>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d11b      	bne.n	80071e6 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80071ae:	4b11      	ldr	r3, [pc, #68]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 80071b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b2:	4a10      	ldr	r2, [pc, #64]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 80071b4:	f043 0302 	orr.w	r3, r3, #2
 80071b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80071ba:	4b0e      	ldr	r3, [pc, #56]	@ (80071f4 <HAL_TIM_MspPostInit+0xac>)
 80071bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	60fb      	str	r3, [r7, #12]
 80071c4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80071c6:	2340      	movs	r3, #64	@ 0x40
 80071c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ca:	2302      	movs	r3, #2
 80071cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071ce:	2300      	movs	r3, #0
 80071d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80071d2:	2301      	movs	r3, #1
 80071d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80071d6:	2302      	movs	r3, #2
 80071d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071da:	f107 0314 	add.w	r3, r7, #20
 80071de:	4619      	mov	r1, r3
 80071e0:	4805      	ldr	r0, [pc, #20]	@ (80071f8 <HAL_TIM_MspPostInit+0xb0>)
 80071e2:	f001 fcb7 	bl	8008b54 <HAL_GPIO_Init>
}
 80071e6:	bf00      	nop
 80071e8:	3728      	adds	r7, #40	@ 0x28
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	40000400 	.word	0x40000400
 80071f4:	40023800 	.word	0x40023800
 80071f8:	40020400 	.word	0x40020400
 80071fc:	40000800 	.word	0x40000800

08007200 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007204:	4b14      	ldr	r3, [pc, #80]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007206:	4a15      	ldr	r2, [pc, #84]	@ (800725c <MX_USART2_UART_Init+0x5c>)
 8007208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800720a:	4b13      	ldr	r3, [pc, #76]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 800720c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8007210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007212:	4b11      	ldr	r3, [pc, #68]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007214:	2200      	movs	r2, #0
 8007216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007218:	4b0f      	ldr	r3, [pc, #60]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 800721a:	2200      	movs	r2, #0
 800721c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800721e:	4b0e      	ldr	r3, [pc, #56]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007220:	2200      	movs	r2, #0
 8007222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007224:	4b0c      	ldr	r3, [pc, #48]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007226:	220c      	movs	r2, #12
 8007228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800722a:	4b0b      	ldr	r3, [pc, #44]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 800722c:	2200      	movs	r2, #0
 800722e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007230:	4b09      	ldr	r3, [pc, #36]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007232:	2200      	movs	r2, #0
 8007234:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007236:	4b08      	ldr	r3, [pc, #32]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007238:	2200      	movs	r2, #0
 800723a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800723c:	4b06      	ldr	r3, [pc, #24]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 800723e:	2200      	movs	r2, #0
 8007240:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007242:	4805      	ldr	r0, [pc, #20]	@ (8007258 <MX_USART2_UART_Init+0x58>)
 8007244:	f004 ffc6 	bl	800c1d4 <HAL_UART_Init>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800724e:	f7fe fa91 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8007252:	bf00      	nop
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000e3c 	.word	0x20000e3c
 800725c:	40004400 	.word	0x40004400

08007260 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8007264:	4b14      	ldr	r3, [pc, #80]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007266:	4a15      	ldr	r2, [pc, #84]	@ (80072bc <MX_USART3_UART_Init+0x5c>)
 8007268:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800726a:	4b13      	ldr	r3, [pc, #76]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 800726c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8007270:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007272:	4b11      	ldr	r3, [pc, #68]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007274:	2200      	movs	r2, #0
 8007276:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007278:	4b0f      	ldr	r3, [pc, #60]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 800727a:	2200      	movs	r2, #0
 800727c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800727e:	4b0e      	ldr	r3, [pc, #56]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007280:	2200      	movs	r2, #0
 8007282:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007284:	4b0c      	ldr	r3, [pc, #48]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007286:	220c      	movs	r2, #12
 8007288:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800728a:	4b0b      	ldr	r3, [pc, #44]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 800728c:	2200      	movs	r2, #0
 800728e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007290:	4b09      	ldr	r3, [pc, #36]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007292:	2200      	movs	r2, #0
 8007294:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007296:	4b08      	ldr	r3, [pc, #32]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 8007298:	2200      	movs	r2, #0
 800729a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800729c:	4b06      	ldr	r3, [pc, #24]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 800729e:	2200      	movs	r2, #0
 80072a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80072a2:	4805      	ldr	r0, [pc, #20]	@ (80072b8 <MX_USART3_UART_Init+0x58>)
 80072a4:	f004 ff96 	bl	800c1d4 <HAL_UART_Init>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80072ae:	f7fe fa61 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80072b2:	bf00      	nop
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	20000ec4 	.word	0x20000ec4
 80072bc:	40004800 	.word	0x40004800

080072c0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b0b0      	sub	sp, #192	@ 0xc0
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	605a      	str	r2, [r3, #4]
 80072d2:	609a      	str	r2, [r3, #8]
 80072d4:	60da      	str	r2, [r3, #12]
 80072d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80072d8:	f107 031c 	add.w	r3, r7, #28
 80072dc:	2290      	movs	r2, #144	@ 0x90
 80072de:	2100      	movs	r1, #0
 80072e0:	4618      	mov	r0, r3
 80072e2:	f007 fb2b 	bl	800e93c <memset>
  if(uartHandle->Instance==USART2)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a42      	ldr	r2, [pc, #264]	@ (80073f4 <HAL_UART_MspInit+0x134>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d13b      	bne.n	8007368 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80072f0:	2380      	movs	r3, #128	@ 0x80
 80072f2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80072f4:	2300      	movs	r3, #0
 80072f6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80072f8:	f107 031c 	add.w	r3, r7, #28
 80072fc:	4618      	mov	r0, r3
 80072fe:	f002 fca7 	bl	8009c50 <HAL_RCCEx_PeriphCLKConfig>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d001      	beq.n	800730c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007308:	f7fe fa34 	bl	8005774 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800730c:	4b3a      	ldr	r3, [pc, #232]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 800730e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007310:	4a39      	ldr	r2, [pc, #228]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 8007312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007316:	6413      	str	r3, [r2, #64]	@ 0x40
 8007318:	4b37      	ldr	r3, [pc, #220]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 800731a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007320:	61bb      	str	r3, [r7, #24]
 8007322:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007324:	4b34      	ldr	r3, [pc, #208]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 8007326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007328:	4a33      	ldr	r2, [pc, #204]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 800732a:	f043 0308 	orr.w	r3, r3, #8
 800732e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007330:	4b31      	ldr	r3, [pc, #196]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 8007332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007334:	f003 0308 	and.w	r3, r3, #8
 8007338:	617b      	str	r3, [r7, #20]
 800733a:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800733c:	2360      	movs	r3, #96	@ 0x60
 800733e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007342:	2302      	movs	r3, #2
 8007344:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007348:	2300      	movs	r3, #0
 800734a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800734e:	2303      	movs	r3, #3
 8007350:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007354:	2307      	movs	r3, #7
 8007356:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800735a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800735e:	4619      	mov	r1, r3
 8007360:	4826      	ldr	r0, [pc, #152]	@ (80073fc <HAL_UART_MspInit+0x13c>)
 8007362:	f001 fbf7 	bl	8008b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8007366:	e041      	b.n	80073ec <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART3)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a24      	ldr	r2, [pc, #144]	@ (8007400 <HAL_UART_MspInit+0x140>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d13c      	bne.n	80073ec <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8007372:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007376:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8007378:	2300      	movs	r3, #0
 800737a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800737c:	f107 031c 	add.w	r3, r7, #28
 8007380:	4618      	mov	r0, r3
 8007382:	f002 fc65 	bl	8009c50 <HAL_RCCEx_PeriphCLKConfig>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800738c:	f7fe f9f2 	bl	8005774 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007390:	4b19      	ldr	r3, [pc, #100]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 8007392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007394:	4a18      	ldr	r2, [pc, #96]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 8007396:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800739a:	6413      	str	r3, [r2, #64]	@ 0x40
 800739c:	4b16      	ldr	r3, [pc, #88]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 800739e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073a4:	613b      	str	r3, [r7, #16]
 80073a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80073a8:	4b13      	ldr	r3, [pc, #76]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 80073aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ac:	4a12      	ldr	r2, [pc, #72]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 80073ae:	f043 0308 	orr.w	r3, r3, #8
 80073b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80073b4:	4b10      	ldr	r3, [pc, #64]	@ (80073f8 <HAL_UART_MspInit+0x138>)
 80073b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b8:	f003 0308 	and.w	r3, r3, #8
 80073bc:	60fb      	str	r3, [r7, #12]
 80073be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80073c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80073c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073c8:	2302      	movs	r3, #2
 80073ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ce:	2300      	movs	r3, #0
 80073d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073d4:	2303      	movs	r3, #3
 80073d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80073da:	2307      	movs	r3, #7
 80073dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80073e0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80073e4:	4619      	mov	r1, r3
 80073e6:	4805      	ldr	r0, [pc, #20]	@ (80073fc <HAL_UART_MspInit+0x13c>)
 80073e8:	f001 fbb4 	bl	8008b54 <HAL_GPIO_Init>
}
 80073ec:	bf00      	nop
 80073ee:	37c0      	adds	r7, #192	@ 0xc0
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	40004400 	.word	0x40004400
 80073f8:	40023800 	.word	0x40023800
 80073fc:	40020c00 	.word	0x40020c00
 8007400:	40004800 	.word	0x40004800

08007404 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007408:	4b14      	ldr	r3, [pc, #80]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800740a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800740e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8007410:	4b12      	ldr	r3, [pc, #72]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007412:	2206      	movs	r2, #6
 8007414:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007416:	4b11      	ldr	r3, [pc, #68]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007418:	2202      	movs	r2, #2
 800741a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800741c:	4b0f      	ldr	r3, [pc, #60]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800741e:	2200      	movs	r2, #0
 8007420:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007422:	4b0e      	ldr	r3, [pc, #56]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007424:	2202      	movs	r2, #2
 8007426:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8007428:	4b0c      	ldr	r3, [pc, #48]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800742a:	2201      	movs	r2, #1
 800742c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800742e:	4b0b      	ldr	r3, [pc, #44]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007430:	2200      	movs	r2, #0
 8007432:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007434:	4b09      	ldr	r3, [pc, #36]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007436:	2200      	movs	r2, #0
 8007438:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800743a:	4b08      	ldr	r3, [pc, #32]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800743c:	2201      	movs	r2, #1
 800743e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007440:	4b06      	ldr	r3, [pc, #24]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007442:	2200      	movs	r2, #0
 8007444:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007446:	4805      	ldr	r0, [pc, #20]	@ (800745c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8007448:	f001 fd94 	bl	8008f74 <HAL_PCD_Init>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8007452:	f7fe f98f 	bl	8005774 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8007456:	bf00      	nop
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	20000f4c 	.word	0x20000f4c

08007460 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b0ae      	sub	sp, #184	@ 0xb8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007468:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800746c:	2200      	movs	r2, #0
 800746e:	601a      	str	r2, [r3, #0]
 8007470:	605a      	str	r2, [r3, #4]
 8007472:	609a      	str	r2, [r3, #8]
 8007474:	60da      	str	r2, [r3, #12]
 8007476:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007478:	f107 0314 	add.w	r3, r7, #20
 800747c:	2290      	movs	r2, #144	@ 0x90
 800747e:	2100      	movs	r1, #0
 8007480:	4618      	mov	r0, r3
 8007482:	f007 fa5b 	bl	800e93c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800748e:	d159      	bne.n	8007544 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8007490:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007494:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8007496:	2300      	movs	r3, #0
 8007498:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800749c:	f107 0314 	add.w	r3, r7, #20
 80074a0:	4618      	mov	r0, r3
 80074a2:	f002 fbd5 	bl	8009c50 <HAL_RCCEx_PeriphCLKConfig>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d001      	beq.n	80074b0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80074ac:	f7fe f962 	bl	8005774 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074b0:	4b26      	ldr	r3, [pc, #152]	@ (800754c <HAL_PCD_MspInit+0xec>)
 80074b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b4:	4a25      	ldr	r2, [pc, #148]	@ (800754c <HAL_PCD_MspInit+0xec>)
 80074b6:	f043 0301 	orr.w	r3, r3, #1
 80074ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80074bc:	4b23      	ldr	r3, [pc, #140]	@ (800754c <HAL_PCD_MspInit+0xec>)
 80074be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	613b      	str	r3, [r7, #16]
 80074c6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80074c8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80074cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074d0:	2302      	movs	r3, #2
 80074d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074dc:	2303      	movs	r3, #3
 80074de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80074e2:	230a      	movs	r3, #10
 80074e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80074ec:	4619      	mov	r1, r3
 80074ee:	4818      	ldr	r0, [pc, #96]	@ (8007550 <HAL_PCD_MspInit+0xf0>)
 80074f0:	f001 fb30 	bl	8008b54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80074f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074fc:	2300      	movs	r3, #0
 80074fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007502:	2300      	movs	r3, #0
 8007504:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8007508:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800750c:	4619      	mov	r1, r3
 800750e:	4810      	ldr	r0, [pc, #64]	@ (8007550 <HAL_PCD_MspInit+0xf0>)
 8007510:	f001 fb20 	bl	8008b54 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007514:	4b0d      	ldr	r3, [pc, #52]	@ (800754c <HAL_PCD_MspInit+0xec>)
 8007516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007518:	4a0c      	ldr	r2, [pc, #48]	@ (800754c <HAL_PCD_MspInit+0xec>)
 800751a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800751e:	6353      	str	r3, [r2, #52]	@ 0x34
 8007520:	4b0a      	ldr	r3, [pc, #40]	@ (800754c <HAL_PCD_MspInit+0xec>)
 8007522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	4b07      	ldr	r3, [pc, #28]	@ (800754c <HAL_PCD_MspInit+0xec>)
 800752e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007530:	4a06      	ldr	r2, [pc, #24]	@ (800754c <HAL_PCD_MspInit+0xec>)
 8007532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007536:	6453      	str	r3, [r2, #68]	@ 0x44
 8007538:	4b04      	ldr	r3, [pc, #16]	@ (800754c <HAL_PCD_MspInit+0xec>)
 800753a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800753c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007540:	60bb      	str	r3, [r7, #8]
 8007542:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007544:	bf00      	nop
 8007546:	37b8      	adds	r7, #184	@ 0xb8
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	40023800 	.word	0x40023800
 8007550:	40020000 	.word	0x40020000

08007554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007554:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800758c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8007558:	f7ff fc42 	bl	8006de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800755c:	480c      	ldr	r0, [pc, #48]	@ (8007590 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800755e:	490d      	ldr	r1, [pc, #52]	@ (8007594 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007560:	4a0d      	ldr	r2, [pc, #52]	@ (8007598 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007564:	e002      	b.n	800756c <LoopCopyDataInit>

08007566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800756a:	3304      	adds	r3, #4

0800756c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800756c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800756e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007570:	d3f9      	bcc.n	8007566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007572:	4a0a      	ldr	r2, [pc, #40]	@ (800759c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007574:	4c0a      	ldr	r4, [pc, #40]	@ (80075a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8007576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007578:	e001      	b.n	800757e <LoopFillZerobss>

0800757a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800757a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800757c:	3204      	adds	r2, #4

0800757e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800757e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007580:	d3fb      	bcc.n	800757a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8007582:	f007 fa7d 	bl	800ea80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007586:	f7fd fd0d 	bl	8004fa4 <main>
  bx  lr    
 800758a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800758c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8007590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007594:	200004b0 	.word	0x200004b0
  ldr r2, =_sidata
 8007598:	08012ca8 	.word	0x08012ca8
  ldr r2, =_sbss
 800759c:	200004b0 	.word	0x200004b0
  ldr r4, =_ebss
 80075a0:	2000157c 	.word	0x2000157c

080075a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80075a4:	e7fe      	b.n	80075a4 <ADC_IRQHandler>
	...

080075a8 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 80075a8:	b590      	push	{r4, r7, lr}
 80075aa:	b089      	sub	sp, #36	@ 0x24
 80075ac:	af02      	add	r7, sp, #8
 80075ae:	4604      	mov	r4, r0
 80075b0:	4608      	mov	r0, r1
 80075b2:	4611      	mov	r1, r2
 80075b4:	461a      	mov	r2, r3
 80075b6:	4623      	mov	r3, r4
 80075b8:	71fb      	strb	r3, [r7, #7]
 80075ba:	4603      	mov	r3, r0
 80075bc:	71bb      	strb	r3, [r7, #6]
 80075be:	460b      	mov	r3, r1
 80075c0:	717b      	strb	r3, [r7, #5]
 80075c2:	4613      	mov	r3, r2
 80075c4:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80075c6:	79fb      	ldrb	r3, [r7, #7]
 80075c8:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80075ca:	7dfb      	ldrb	r3, [r7, #23]
 80075cc:	2b1f      	cmp	r3, #31
 80075ce:	d802      	bhi.n	80075d6 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80075d0:	2300      	movs	r3, #0
 80075d2:	71fb      	strb	r3, [r7, #7]
 80075d4:	e002      	b.n	80075dc <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80075d6:	7dfb      	ldrb	r3, [r7, #23]
 80075d8:	3b20      	subs	r3, #32
 80075da:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80075dc:	2300      	movs	r3, #0
 80075de:	753b      	strb	r3, [r7, #20]
 80075e0:	e012      	b.n	8007608 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80075e2:	7dfa      	ldrb	r2, [r7, #23]
 80075e4:	7d38      	ldrb	r0, [r7, #20]
 80075e6:	7d39      	ldrb	r1, [r7, #20]
 80075e8:	4c3b      	ldr	r4, [pc, #236]	@ (80076d8 <ILI9341_Draw_Char+0x130>)
 80075ea:	4613      	mov	r3, r2
 80075ec:	005b      	lsls	r3, r3, #1
 80075ee:	4413      	add	r3, r2
 80075f0:	005b      	lsls	r3, r3, #1
 80075f2:	4423      	add	r3, r4
 80075f4:	4403      	add	r3, r0
 80075f6:	781a      	ldrb	r2, [r3, #0]
 80075f8:	f101 0318 	add.w	r3, r1, #24
 80075fc:	443b      	add	r3, r7
 80075fe:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8007602:	7d3b      	ldrb	r3, [r7, #20]
 8007604:	3301      	adds	r3, #1
 8007606:	753b      	strb	r3, [r7, #20]
 8007608:	7d3b      	ldrb	r3, [r7, #20]
 800760a:	2b05      	cmp	r3, #5
 800760c:	d9e9      	bls.n	80075e2 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800760e:	79bb      	ldrb	r3, [r7, #6]
 8007610:	b298      	uxth	r0, r3
 8007612:	797b      	ldrb	r3, [r7, #5]
 8007614:	b299      	uxth	r1, r3
 8007616:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007618:	461a      	mov	r2, r3
 800761a:	0052      	lsls	r2, r2, #1
 800761c:	4413      	add	r3, r2
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	b29a      	uxth	r2, r3
 8007622:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007624:	00db      	lsls	r3, r3, #3
 8007626:	b29c      	uxth	r4, r3
 8007628:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	4623      	mov	r3, r4
 800762e:	f000 fc5f 	bl	8007ef0 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8007632:	2300      	movs	r3, #0
 8007634:	757b      	strb	r3, [r7, #21]
 8007636:	e047      	b.n	80076c8 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8007638:	2300      	movs	r3, #0
 800763a:	75bb      	strb	r3, [r7, #22]
 800763c:	e03e      	b.n	80076bc <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800763e:	7d7b      	ldrb	r3, [r7, #21]
 8007640:	3318      	adds	r3, #24
 8007642:	443b      	add	r3, r7
 8007644:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8007648:	461a      	mov	r2, r3
 800764a:	7dbb      	ldrb	r3, [r7, #22]
 800764c:	fa42 f303 	asr.w	r3, r2, r3
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d02e      	beq.n	80076b6 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8007658:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800765a:	2b01      	cmp	r3, #1
 800765c:	d110      	bne.n	8007680 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800765e:	79bb      	ldrb	r3, [r7, #6]
 8007660:	b29a      	uxth	r2, r3
 8007662:	7d7b      	ldrb	r3, [r7, #21]
 8007664:	b29b      	uxth	r3, r3
 8007666:	4413      	add	r3, r2
 8007668:	b298      	uxth	r0, r3
 800766a:	797b      	ldrb	r3, [r7, #5]
 800766c:	b29a      	uxth	r2, r3
 800766e:	7dbb      	ldrb	r3, [r7, #22]
 8007670:	b29b      	uxth	r3, r3
 8007672:	4413      	add	r3, r2
 8007674:	b29b      	uxth	r3, r3
 8007676:	887a      	ldrh	r2, [r7, #2]
 8007678:	4619      	mov	r1, r3
 800767a:	f000 fb5f 	bl	8007d3c <ILI9341_Draw_Pixel>
 800767e:	e01a      	b.n	80076b6 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8007680:	79bb      	ldrb	r3, [r7, #6]
 8007682:	b29a      	uxth	r2, r3
 8007684:	7d7b      	ldrb	r3, [r7, #21]
 8007686:	b29b      	uxth	r3, r3
 8007688:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800768a:	fb11 f303 	smulbb	r3, r1, r3
 800768e:	b29b      	uxth	r3, r3
 8007690:	4413      	add	r3, r2
 8007692:	b298      	uxth	r0, r3
 8007694:	797b      	ldrb	r3, [r7, #5]
 8007696:	b29a      	uxth	r2, r3
 8007698:	7dbb      	ldrb	r3, [r7, #22]
 800769a:	b29b      	uxth	r3, r3
 800769c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800769e:	fb11 f303 	smulbb	r3, r1, r3
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	4413      	add	r3, r2
 80076a6:	b299      	uxth	r1, r3
 80076a8:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80076aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80076ac:	887b      	ldrh	r3, [r7, #2]
 80076ae:	9300      	str	r3, [sp, #0]
 80076b0:	4623      	mov	r3, r4
 80076b2:	f000 fc1d 	bl	8007ef0 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80076b6:	7dbb      	ldrb	r3, [r7, #22]
 80076b8:	3301      	adds	r3, #1
 80076ba:	75bb      	strb	r3, [r7, #22]
 80076bc:	7dbb      	ldrb	r3, [r7, #22]
 80076be:	2b07      	cmp	r3, #7
 80076c0:	d9bd      	bls.n	800763e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80076c2:	7d7b      	ldrb	r3, [r7, #21]
 80076c4:	3301      	adds	r3, #1
 80076c6:	757b      	strb	r3, [r7, #21]
 80076c8:	7d7b      	ldrb	r3, [r7, #21]
 80076ca:	2b05      	cmp	r3, #5
 80076cc:	d9b4      	bls.n	8007638 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80076ce:	bf00      	nop
 80076d0:	bf00      	nop
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd90      	pop	{r4, r7, pc}
 80076d8:	08012630 	.word	0x08012630

080076dc <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80076dc:	b590      	push	{r4, r7, lr}
 80076de:	b085      	sub	sp, #20
 80076e0:	af02      	add	r7, sp, #8
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	4608      	mov	r0, r1
 80076e6:	4611      	mov	r1, r2
 80076e8:	461a      	mov	r2, r3
 80076ea:	4603      	mov	r3, r0
 80076ec:	70fb      	strb	r3, [r7, #3]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70bb      	strb	r3, [r7, #2]
 80076f2:	4613      	mov	r3, r2
 80076f4:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80076f6:	e017      	b.n	8007728 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	607a      	str	r2, [r7, #4]
 80076fe:	7818      	ldrb	r0, [r3, #0]
 8007700:	883c      	ldrh	r4, [r7, #0]
 8007702:	78ba      	ldrb	r2, [r7, #2]
 8007704:	78f9      	ldrb	r1, [r7, #3]
 8007706:	8bbb      	ldrh	r3, [r7, #28]
 8007708:	9301      	str	r3, [sp, #4]
 800770a:	8b3b      	ldrh	r3, [r7, #24]
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	4623      	mov	r3, r4
 8007710:	f7ff ff4a 	bl	80075a8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8007714:	8b3b      	ldrh	r3, [r7, #24]
 8007716:	b2db      	uxtb	r3, r3
 8007718:	461a      	mov	r2, r3
 800771a:	0052      	lsls	r2, r2, #1
 800771c:	4413      	add	r3, r2
 800771e:	005b      	lsls	r3, r3, #1
 8007720:	b2da      	uxtb	r2, r3
 8007722:	78fb      	ldrb	r3, [r7, #3]
 8007724:	4413      	add	r3, r2
 8007726:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e3      	bne.n	80076f8 <ILI9341_Draw_Text+0x1c>
    }
}
 8007730:	bf00      	nop
 8007732:	bf00      	nop
 8007734:	370c      	adds	r7, #12
 8007736:	46bd      	mov	sp, r7
 8007738:	bd90      	pop	{r4, r7, pc}
	...

0800773c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8007740:	f7fe fdb6 	bl	80062b0 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8007744:	f7fb feac 	bl	80034a0 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8007748:	2200      	movs	r2, #0
 800774a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800774e:	4802      	ldr	r0, [pc, #8]	@ (8007758 <ILI9341_SPI_Init+0x1c>)
 8007750:	f001 fbc4 	bl	8008edc <HAL_GPIO_WritePin>
}
 8007754:	bf00      	nop
 8007756:	bd80      	pop	{r7, pc}
 8007758:	40020800 	.word	0x40020800

0800775c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	4603      	mov	r3, r0
 8007764:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8007766:	1df9      	adds	r1, r7, #7
 8007768:	2301      	movs	r3, #1
 800776a:	2201      	movs	r2, #1
 800776c:	4803      	ldr	r0, [pc, #12]	@ (800777c <ILI9341_SPI_Send+0x20>)
 800776e:	f002 ff6c 	bl	800a64a <HAL_SPI_Transmit>
}
 8007772:	bf00      	nop
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
 800777a:	bf00      	nop
 800777c:	20000ce0 	.word	0x20000ce0

08007780 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	4603      	mov	r3, r0
 8007788:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800778a:	2200      	movs	r2, #0
 800778c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007790:	480b      	ldr	r0, [pc, #44]	@ (80077c0 <ILI9341_Write_Command+0x40>)
 8007792:	f001 fba3 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8007796:	2200      	movs	r2, #0
 8007798:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800779c:	4808      	ldr	r0, [pc, #32]	@ (80077c0 <ILI9341_Write_Command+0x40>)
 800779e:	f001 fb9d 	bl	8008edc <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80077a2:	79fb      	ldrb	r3, [r7, #7]
 80077a4:	4618      	mov	r0, r3
 80077a6:	f7ff ffd9 	bl	800775c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80077aa:	2201      	movs	r2, #1
 80077ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80077b0:	4803      	ldr	r0, [pc, #12]	@ (80077c0 <ILI9341_Write_Command+0x40>)
 80077b2:	f001 fb93 	bl	8008edc <HAL_GPIO_WritePin>
}
 80077b6:	bf00      	nop
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	40020800 	.word	0x40020800

080077c4 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b082      	sub	sp, #8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	4603      	mov	r3, r0
 80077cc:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80077ce:	2201      	movs	r2, #1
 80077d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80077d4:	480b      	ldr	r0, [pc, #44]	@ (8007804 <ILI9341_Write_Data+0x40>)
 80077d6:	f001 fb81 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80077da:	2200      	movs	r2, #0
 80077dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80077e0:	4808      	ldr	r0, [pc, #32]	@ (8007804 <ILI9341_Write_Data+0x40>)
 80077e2:	f001 fb7b 	bl	8008edc <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 80077e6:	79fb      	ldrb	r3, [r7, #7]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff ffb7 	bl	800775c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80077ee:	2201      	movs	r2, #1
 80077f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80077f4:	4803      	ldr	r0, [pc, #12]	@ (8007804 <ILI9341_Write_Data+0x40>)
 80077f6:	f001 fb71 	bl	8008edc <HAL_GPIO_WritePin>
}
 80077fa:	bf00      	nop
 80077fc:	3708      	adds	r7, #8
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
 8007802:	bf00      	nop
 8007804:	40020800 	.word	0x40020800

08007808 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8007808:	b590      	push	{r4, r7, lr}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	4604      	mov	r4, r0
 8007810:	4608      	mov	r0, r1
 8007812:	4611      	mov	r1, r2
 8007814:	461a      	mov	r2, r3
 8007816:	4623      	mov	r3, r4
 8007818:	80fb      	strh	r3, [r7, #6]
 800781a:	4603      	mov	r3, r0
 800781c:	80bb      	strh	r3, [r7, #4]
 800781e:	460b      	mov	r3, r1
 8007820:	807b      	strh	r3, [r7, #2]
 8007822:	4613      	mov	r3, r2
 8007824:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8007826:	202a      	movs	r0, #42	@ 0x2a
 8007828:	f7ff ffaa 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 800782c:	88fb      	ldrh	r3, [r7, #6]
 800782e:	0a1b      	lsrs	r3, r3, #8
 8007830:	b29b      	uxth	r3, r3
 8007832:	b2db      	uxtb	r3, r3
 8007834:	4618      	mov	r0, r3
 8007836:	f7ff ffc5 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800783a:	88fb      	ldrh	r3, [r7, #6]
 800783c:	b2db      	uxtb	r3, r3
 800783e:	4618      	mov	r0, r3
 8007840:	f7ff ffc0 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8007844:	887b      	ldrh	r3, [r7, #2]
 8007846:	0a1b      	lsrs	r3, r3, #8
 8007848:	b29b      	uxth	r3, r3
 800784a:	b2db      	uxtb	r3, r3
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff ffb9 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8007852:	887b      	ldrh	r3, [r7, #2]
 8007854:	b2db      	uxtb	r3, r3
 8007856:	4618      	mov	r0, r3
 8007858:	f7ff ffb4 	bl	80077c4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 800785c:	202b      	movs	r0, #43	@ 0x2b
 800785e:	f7ff ff8f 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8007862:	88bb      	ldrh	r3, [r7, #4]
 8007864:	0a1b      	lsrs	r3, r3, #8
 8007866:	b29b      	uxth	r3, r3
 8007868:	b2db      	uxtb	r3, r3
 800786a:	4618      	mov	r0, r3
 800786c:	f7ff ffaa 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8007870:	88bb      	ldrh	r3, [r7, #4]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff ffa5 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800787a:	883b      	ldrh	r3, [r7, #0]
 800787c:	0a1b      	lsrs	r3, r3, #8
 800787e:	b29b      	uxth	r3, r3
 8007880:	b2db      	uxtb	r3, r3
 8007882:	4618      	mov	r0, r3
 8007884:	f7ff ff9e 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8007888:	883b      	ldrh	r3, [r7, #0]
 800788a:	b2db      	uxtb	r3, r3
 800788c:	4618      	mov	r0, r3
 800788e:	f7ff ff99 	bl	80077c4 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8007892:	202c      	movs	r0, #44	@ 0x2c
 8007894:	f7ff ff74 	bl	8007780 <ILI9341_Write_Command>
}
 8007898:	bf00      	nop
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	bd90      	pop	{r4, r7, pc}

080078a0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80078a4:	2200      	movs	r2, #0
 80078a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80078aa:	480b      	ldr	r0, [pc, #44]	@ (80078d8 <ILI9341_Reset+0x38>)
 80078ac:	f001 fb16 	bl	8008edc <HAL_GPIO_WritePin>
HAL_Delay(200);
 80078b0:	20c8      	movs	r0, #200	@ 0xc8
 80078b2:	f000 fbe7 	bl	8008084 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80078b6:	2200      	movs	r2, #0
 80078b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80078bc:	4806      	ldr	r0, [pc, #24]	@ (80078d8 <ILI9341_Reset+0x38>)
 80078be:	f001 fb0d 	bl	8008edc <HAL_GPIO_WritePin>
HAL_Delay(200);
 80078c2:	20c8      	movs	r0, #200	@ 0xc8
 80078c4:	f000 fbde 	bl	8008084 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80078c8:	2201      	movs	r2, #1
 80078ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80078ce:	4802      	ldr	r0, [pc, #8]	@ (80078d8 <ILI9341_Reset+0x38>)
 80078d0:	f001 fb04 	bl	8008edc <HAL_GPIO_WritePin>
}
 80078d4:	bf00      	nop
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	40020800 	.word	0x40020800

080078dc <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 80078ea:	2036      	movs	r0, #54	@ 0x36
 80078ec:	f7ff ff48 	bl	8007780 <ILI9341_Write_Command>
HAL_Delay(1);
 80078f0:	2001      	movs	r0, #1
 80078f2:	f000 fbc7 	bl	8008084 <HAL_Delay>
	
switch(screen_rotation) 
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
 80078f8:	2b03      	cmp	r3, #3
 80078fa:	d837      	bhi.n	800796c <ILI9341_Set_Rotation+0x90>
 80078fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007904 <ILI9341_Set_Rotation+0x28>)
 80078fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007902:	bf00      	nop
 8007904:	08007915 	.word	0x08007915
 8007908:	0800792b 	.word	0x0800792b
 800790c:	08007941 	.word	0x08007941
 8007910:	08007957 	.word	0x08007957
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8007914:	2048      	movs	r0, #72	@ 0x48
 8007916:	f7ff ff55 	bl	80077c4 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800791a:	4b17      	ldr	r3, [pc, #92]	@ (8007978 <ILI9341_Set_Rotation+0x9c>)
 800791c:	22f0      	movs	r2, #240	@ 0xf0
 800791e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8007920:	4b16      	ldr	r3, [pc, #88]	@ (800797c <ILI9341_Set_Rotation+0xa0>)
 8007922:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007926:	801a      	strh	r2, [r3, #0]
			break;
 8007928:	e021      	b.n	800796e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800792a:	2028      	movs	r0, #40	@ 0x28
 800792c:	f7ff ff4a 	bl	80077c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8007930:	4b11      	ldr	r3, [pc, #68]	@ (8007978 <ILI9341_Set_Rotation+0x9c>)
 8007932:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007936:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8007938:	4b10      	ldr	r3, [pc, #64]	@ (800797c <ILI9341_Set_Rotation+0xa0>)
 800793a:	22f0      	movs	r2, #240	@ 0xf0
 800793c:	801a      	strh	r2, [r3, #0]
			break;
 800793e:	e016      	b.n	800796e <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8007940:	2088      	movs	r0, #136	@ 0x88
 8007942:	f7ff ff3f 	bl	80077c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8007946:	4b0c      	ldr	r3, [pc, #48]	@ (8007978 <ILI9341_Set_Rotation+0x9c>)
 8007948:	22f0      	movs	r2, #240	@ 0xf0
 800794a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800794c:	4b0b      	ldr	r3, [pc, #44]	@ (800797c <ILI9341_Set_Rotation+0xa0>)
 800794e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007952:	801a      	strh	r2, [r3, #0]
			break;
 8007954:	e00b      	b.n	800796e <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8007956:	20e8      	movs	r0, #232	@ 0xe8
 8007958:	f7ff ff34 	bl	80077c4 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 800795c:	4b06      	ldr	r3, [pc, #24]	@ (8007978 <ILI9341_Set_Rotation+0x9c>)
 800795e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8007962:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8007964:	4b05      	ldr	r3, [pc, #20]	@ (800797c <ILI9341_Set_Rotation+0xa0>)
 8007966:	22f0      	movs	r2, #240	@ 0xf0
 8007968:	801a      	strh	r2, [r3, #0]
			break;
 800796a:	e000      	b.n	800796e <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800796c:	bf00      	nop
	}
}
 800796e:	bf00      	nop
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	200002de 	.word	0x200002de
 800797c:	200002dc 	.word	0x200002dc

08007980 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8007984:	2201      	movs	r2, #1
 8007986:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800798a:	4802      	ldr	r0, [pc, #8]	@ (8007994 <ILI9341_Enable+0x14>)
 800798c:	f001 faa6 	bl	8008edc <HAL_GPIO_WritePin>
}
 8007990:	bf00      	nop
 8007992:	bd80      	pop	{r7, pc}
 8007994:	40020800 	.word	0x40020800

08007998 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	af00      	add	r7, sp, #0

ILI9341_Enable();
 800799c:	f7ff fff0 	bl	8007980 <ILI9341_Enable>
ILI9341_SPI_Init();
 80079a0:	f7ff fecc 	bl	800773c <ILI9341_SPI_Init>
ILI9341_Reset();
 80079a4:	f7ff ff7c 	bl	80078a0 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80079a8:	2001      	movs	r0, #1
 80079aa:	f7ff fee9 	bl	8007780 <ILI9341_Write_Command>
HAL_Delay(1000);
 80079ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80079b2:	f000 fb67 	bl	8008084 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80079b6:	20cb      	movs	r0, #203	@ 0xcb
 80079b8:	f7ff fee2 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80079bc:	2039      	movs	r0, #57	@ 0x39
 80079be:	f7ff ff01 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80079c2:	202c      	movs	r0, #44	@ 0x2c
 80079c4:	f7ff fefe 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80079c8:	2000      	movs	r0, #0
 80079ca:	f7ff fefb 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80079ce:	2034      	movs	r0, #52	@ 0x34
 80079d0:	f7ff fef8 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80079d4:	2002      	movs	r0, #2
 80079d6:	f7ff fef5 	bl	80077c4 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80079da:	20cf      	movs	r0, #207	@ 0xcf
 80079dc:	f7ff fed0 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80079e0:	2000      	movs	r0, #0
 80079e2:	f7ff feef 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80079e6:	20c1      	movs	r0, #193	@ 0xc1
 80079e8:	f7ff feec 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 80079ec:	2030      	movs	r0, #48	@ 0x30
 80079ee:	f7ff fee9 	bl	80077c4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 80079f2:	20e8      	movs	r0, #232	@ 0xe8
 80079f4:	f7ff fec4 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 80079f8:	2085      	movs	r0, #133	@ 0x85
 80079fa:	f7ff fee3 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80079fe:	2000      	movs	r0, #0
 8007a00:	f7ff fee0 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8007a04:	2078      	movs	r0, #120	@ 0x78
 8007a06:	f7ff fedd 	bl	80077c4 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8007a0a:	20ea      	movs	r0, #234	@ 0xea
 8007a0c:	f7ff feb8 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8007a10:	2000      	movs	r0, #0
 8007a12:	f7ff fed7 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8007a16:	2000      	movs	r0, #0
 8007a18:	f7ff fed4 	bl	80077c4 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8007a1c:	20ed      	movs	r0, #237	@ 0xed
 8007a1e:	f7ff feaf 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8007a22:	2064      	movs	r0, #100	@ 0x64
 8007a24:	f7ff fece 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8007a28:	2003      	movs	r0, #3
 8007a2a:	f7ff fecb 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8007a2e:	2012      	movs	r0, #18
 8007a30:	f7ff fec8 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8007a34:	2081      	movs	r0, #129	@ 0x81
 8007a36:	f7ff fec5 	bl	80077c4 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8007a3a:	20f7      	movs	r0, #247	@ 0xf7
 8007a3c:	f7ff fea0 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8007a40:	2020      	movs	r0, #32
 8007a42:	f7ff febf 	bl	80077c4 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8007a46:	20c0      	movs	r0, #192	@ 0xc0
 8007a48:	f7ff fe9a 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8007a4c:	2023      	movs	r0, #35	@ 0x23
 8007a4e:	f7ff feb9 	bl	80077c4 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8007a52:	20c1      	movs	r0, #193	@ 0xc1
 8007a54:	f7ff fe94 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8007a58:	2010      	movs	r0, #16
 8007a5a:	f7ff feb3 	bl	80077c4 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8007a5e:	20c5      	movs	r0, #197	@ 0xc5
 8007a60:	f7ff fe8e 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8007a64:	203e      	movs	r0, #62	@ 0x3e
 8007a66:	f7ff fead 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8007a6a:	2028      	movs	r0, #40	@ 0x28
 8007a6c:	f7ff feaa 	bl	80077c4 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8007a70:	20c7      	movs	r0, #199	@ 0xc7
 8007a72:	f7ff fe85 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8007a76:	2086      	movs	r0, #134	@ 0x86
 8007a78:	f7ff fea4 	bl	80077c4 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8007a7c:	2036      	movs	r0, #54	@ 0x36
 8007a7e:	f7ff fe7f 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8007a82:	2048      	movs	r0, #72	@ 0x48
 8007a84:	f7ff fe9e 	bl	80077c4 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8007a88:	203a      	movs	r0, #58	@ 0x3a
 8007a8a:	f7ff fe79 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8007a8e:	2055      	movs	r0, #85	@ 0x55
 8007a90:	f7ff fe98 	bl	80077c4 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8007a94:	20b1      	movs	r0, #177	@ 0xb1
 8007a96:	f7ff fe73 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	f7ff fe92 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8007aa0:	2018      	movs	r0, #24
 8007aa2:	f7ff fe8f 	bl	80077c4 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8007aa6:	20b6      	movs	r0, #182	@ 0xb6
 8007aa8:	f7ff fe6a 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8007aac:	2008      	movs	r0, #8
 8007aae:	f7ff fe89 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8007ab2:	2082      	movs	r0, #130	@ 0x82
 8007ab4:	f7ff fe86 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8007ab8:	2027      	movs	r0, #39	@ 0x27
 8007aba:	f7ff fe83 	bl	80077c4 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8007abe:	20f2      	movs	r0, #242	@ 0xf2
 8007ac0:	f7ff fe5e 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f7ff fe7d 	bl	80077c4 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8007aca:	2026      	movs	r0, #38	@ 0x26
 8007acc:	f7ff fe58 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8007ad0:	2001      	movs	r0, #1
 8007ad2:	f7ff fe77 	bl	80077c4 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8007ad6:	20e0      	movs	r0, #224	@ 0xe0
 8007ad8:	f7ff fe52 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8007adc:	200f      	movs	r0, #15
 8007ade:	f7ff fe71 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8007ae2:	2031      	movs	r0, #49	@ 0x31
 8007ae4:	f7ff fe6e 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8007ae8:	202b      	movs	r0, #43	@ 0x2b
 8007aea:	f7ff fe6b 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8007aee:	200c      	movs	r0, #12
 8007af0:	f7ff fe68 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8007af4:	200e      	movs	r0, #14
 8007af6:	f7ff fe65 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8007afa:	2008      	movs	r0, #8
 8007afc:	f7ff fe62 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8007b00:	204e      	movs	r0, #78	@ 0x4e
 8007b02:	f7ff fe5f 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8007b06:	20f1      	movs	r0, #241	@ 0xf1
 8007b08:	f7ff fe5c 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8007b0c:	2037      	movs	r0, #55	@ 0x37
 8007b0e:	f7ff fe59 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8007b12:	2007      	movs	r0, #7
 8007b14:	f7ff fe56 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8007b18:	2010      	movs	r0, #16
 8007b1a:	f7ff fe53 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8007b1e:	2003      	movs	r0, #3
 8007b20:	f7ff fe50 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8007b24:	200e      	movs	r0, #14
 8007b26:	f7ff fe4d 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8007b2a:	2009      	movs	r0, #9
 8007b2c:	f7ff fe4a 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8007b30:	2000      	movs	r0, #0
 8007b32:	f7ff fe47 	bl	80077c4 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8007b36:	20e1      	movs	r0, #225	@ 0xe1
 8007b38:	f7ff fe22 	bl	8007780 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	f7ff fe41 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8007b42:	200e      	movs	r0, #14
 8007b44:	f7ff fe3e 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8007b48:	2014      	movs	r0, #20
 8007b4a:	f7ff fe3b 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8007b4e:	2003      	movs	r0, #3
 8007b50:	f7ff fe38 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8007b54:	2011      	movs	r0, #17
 8007b56:	f7ff fe35 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8007b5a:	2007      	movs	r0, #7
 8007b5c:	f7ff fe32 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8007b60:	2031      	movs	r0, #49	@ 0x31
 8007b62:	f7ff fe2f 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8007b66:	20c1      	movs	r0, #193	@ 0xc1
 8007b68:	f7ff fe2c 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8007b6c:	2048      	movs	r0, #72	@ 0x48
 8007b6e:	f7ff fe29 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8007b72:	2008      	movs	r0, #8
 8007b74:	f7ff fe26 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8007b78:	200f      	movs	r0, #15
 8007b7a:	f7ff fe23 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8007b7e:	200c      	movs	r0, #12
 8007b80:	f7ff fe20 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8007b84:	2031      	movs	r0, #49	@ 0x31
 8007b86:	f7ff fe1d 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8007b8a:	2036      	movs	r0, #54	@ 0x36
 8007b8c:	f7ff fe1a 	bl	80077c4 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8007b90:	200f      	movs	r0, #15
 8007b92:	f7ff fe17 	bl	80077c4 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8007b96:	2011      	movs	r0, #17
 8007b98:	f7ff fdf2 	bl	8007780 <ILI9341_Write_Command>
HAL_Delay(120);
 8007b9c:	2078      	movs	r0, #120	@ 0x78
 8007b9e:	f000 fa71 	bl	8008084 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8007ba2:	2029      	movs	r0, #41	@ 0x29
 8007ba4:	f7ff fdec 	bl	8007780 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f7ff fe97 	bl	80078dc <ILI9341_Set_Rotation>
}
 8007bae:	bf00      	nop
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8007bb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bb8:	b08d      	sub	sp, #52	@ 0x34
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	6039      	str	r1, [r7, #0]
 8007bc0:	80fb      	strh	r3, [r7, #6]
 8007bc2:	466b      	mov	r3, sp
 8007bc4:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	005b      	lsls	r3, r3, #1
 8007bce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007bd2:	d202      	bcs.n	8007bda <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bd8:	e002      	b.n	8007be0 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8007bda:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8007be0:	2201      	movs	r2, #1
 8007be2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007be6:	4840      	ldr	r0, [pc, #256]	@ (8007ce8 <ILI9341_Draw_Colour_Burst+0x134>)
 8007be8:	f001 f978 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8007bec:	2200      	movs	r2, #0
 8007bee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007bf2:	483d      	ldr	r0, [pc, #244]	@ (8007ce8 <ILI9341_Draw_Colour_Burst+0x134>)
 8007bf4:	f001 f972 	bl	8008edc <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8007bf8:	88fb      	ldrh	r3, [r7, #6]
 8007bfa:	0a1b      	lsrs	r3, r3, #8
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8007c02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c04:	460b      	mov	r3, r1
 8007c06:	3b01      	subs	r3, #1
 8007c08:	61fb      	str	r3, [r7, #28]
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	4688      	mov	r8, r1
 8007c0e:	4699      	mov	r9, r3
 8007c10:	f04f 0200 	mov.w	r2, #0
 8007c14:	f04f 0300 	mov.w	r3, #0
 8007c18:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c1c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c20:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c24:	2300      	movs	r3, #0
 8007c26:	460c      	mov	r4, r1
 8007c28:	461d      	mov	r5, r3
 8007c2a:	f04f 0200 	mov.w	r2, #0
 8007c2e:	f04f 0300 	mov.w	r3, #0
 8007c32:	00eb      	lsls	r3, r5, #3
 8007c34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c38:	00e2      	lsls	r2, r4, #3
 8007c3a:	1dcb      	adds	r3, r1, #7
 8007c3c:	08db      	lsrs	r3, r3, #3
 8007c3e:	00db      	lsls	r3, r3, #3
 8007c40:	ebad 0d03 	sub.w	sp, sp, r3
 8007c44:	466b      	mov	r3, sp
 8007c46:	3300      	adds	r3, #0
 8007c48:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c4e:	e00e      	b.n	8007c6e <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8007c50:	69ba      	ldr	r2, [r7, #24]
 8007c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c54:	4413      	add	r3, r2
 8007c56:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007c5a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8007c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5e:	3301      	adds	r3, #1
 8007c60:	88fa      	ldrh	r2, [r7, #6]
 8007c62:	b2d1      	uxtb	r1, r2
 8007c64:	69ba      	ldr	r2, [r7, #24]
 8007c66:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8007c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6a:	3302      	adds	r3, #2
 8007c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d3ec      	bcc.n	8007c50 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	005b      	lsls	r3, r3, #1
 8007c7a:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8007c7c:	697a      	ldr	r2, [r7, #20]
 8007c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c84:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c90:	fb01 f202 	mul.w	r2, r1, r2
 8007c94:	1a9b      	subs	r3, r3, r2
 8007c96:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d010      	beq.n	8007cc0 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ca2:	e009      	b.n	8007cb8 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8007ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	230a      	movs	r3, #10
 8007caa:	69b9      	ldr	r1, [r7, #24]
 8007cac:	480f      	ldr	r0, [pc, #60]	@ (8007cec <ILI9341_Draw_Colour_Burst+0x138>)
 8007cae:	f002 fccc 	bl	800a64a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d3f1      	bcc.n	8007ca4 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	230a      	movs	r3, #10
 8007cc6:	69b9      	ldr	r1, [r7, #24]
 8007cc8:	4808      	ldr	r0, [pc, #32]	@ (8007cec <ILI9341_Draw_Colour_Burst+0x138>)
 8007cca:	f002 fcbe 	bl	800a64a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8007cce:	2201      	movs	r2, #1
 8007cd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007cd4:	4804      	ldr	r0, [pc, #16]	@ (8007ce8 <ILI9341_Draw_Colour_Burst+0x134>)
 8007cd6:	f001 f901 	bl	8008edc <HAL_GPIO_WritePin>
 8007cda:	46b5      	mov	sp, r6
}
 8007cdc:	bf00      	nop
 8007cde:	3734      	adds	r7, #52	@ 0x34
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40020800 	.word	0x40020800
 8007cec:	20000ce0 	.word	0x20000ce0

08007cf0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8007cfa:	4b0e      	ldr	r3, [pc, #56]	@ (8007d34 <ILI9341_Fill_Screen+0x44>)
 8007cfc:	881b      	ldrh	r3, [r3, #0]
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	4b0d      	ldr	r3, [pc, #52]	@ (8007d38 <ILI9341_Fill_Screen+0x48>)
 8007d02:	881b      	ldrh	r3, [r3, #0]
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2100      	movs	r1, #0
 8007d08:	2000      	movs	r0, #0
 8007d0a:	f7ff fd7d 	bl	8007808 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8007d0e:	4b09      	ldr	r3, [pc, #36]	@ (8007d34 <ILI9341_Fill_Screen+0x44>)
 8007d10:	881b      	ldrh	r3, [r3, #0]
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	461a      	mov	r2, r3
 8007d16:	4b08      	ldr	r3, [pc, #32]	@ (8007d38 <ILI9341_Fill_Screen+0x48>)
 8007d18:	881b      	ldrh	r3, [r3, #0]
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	fb02 f303 	mul.w	r3, r2, r3
 8007d20:	461a      	mov	r2, r3
 8007d22:	88fb      	ldrh	r3, [r7, #6]
 8007d24:	4611      	mov	r1, r2
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7ff ff44 	bl	8007bb4 <ILI9341_Draw_Colour_Burst>
}
 8007d2c:	bf00      	nop
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	200002de 	.word	0x200002de
 8007d38:	200002dc 	.word	0x200002dc

08007d3c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	4603      	mov	r3, r0
 8007d44:	80fb      	strh	r3, [r7, #6]
 8007d46:	460b      	mov	r3, r1
 8007d48:	80bb      	strh	r3, [r7, #4]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8007d4e:	4b64      	ldr	r3, [pc, #400]	@ (8007ee0 <ILI9341_Draw_Pixel+0x1a4>)
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	88fa      	ldrh	r2, [r7, #6]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	f080 80be 	bcs.w	8007ed8 <ILI9341_Draw_Pixel+0x19c>
 8007d5c:	4b61      	ldr	r3, [pc, #388]	@ (8007ee4 <ILI9341_Draw_Pixel+0x1a8>)
 8007d5e:	881b      	ldrh	r3, [r3, #0]
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	88ba      	ldrh	r2, [r7, #4]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	f080 80b7 	bcs.w	8007ed8 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007d70:	485d      	ldr	r0, [pc, #372]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007d72:	f001 f8b3 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8007d76:	2200      	movs	r2, #0
 8007d78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007d7c:	485a      	ldr	r0, [pc, #360]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007d7e:	f001 f8ad 	bl	8008edc <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8007d82:	202a      	movs	r0, #42	@ 0x2a
 8007d84:	f7ff fcea 	bl	800775c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007d8e:	4856      	ldr	r0, [pc, #344]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007d90:	f001 f8a4 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8007d94:	2201      	movs	r2, #1
 8007d96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007d9a:	4853      	ldr	r0, [pc, #332]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007d9c:	f001 f89e 	bl	8008edc <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8007da0:	2200      	movs	r2, #0
 8007da2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007da6:	4850      	ldr	r0, [pc, #320]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007da8:	f001 f898 	bl	8008edc <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8007dac:	88fb      	ldrh	r3, [r7, #6]
 8007dae:	0a1b      	lsrs	r3, r3, #8
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	753b      	strb	r3, [r7, #20]
 8007db6:	88fb      	ldrh	r3, [r7, #6]
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	757b      	strb	r3, [r7, #21]
 8007dbc:	88fb      	ldrh	r3, [r7, #6]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	121b      	asrs	r3, r3, #8
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	75bb      	strb	r3, [r7, #22]
 8007dc6:	88fb      	ldrh	r3, [r7, #6]
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	3301      	adds	r3, #1
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8007dd0:	f107 0114 	add.w	r1, r7, #20
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	2204      	movs	r2, #4
 8007dd8:	4844      	ldr	r0, [pc, #272]	@ (8007eec <ILI9341_Draw_Pixel+0x1b0>)
 8007dda:	f002 fc36 	bl	800a64a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8007dde:	2201      	movs	r2, #1
 8007de0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007de4:	4840      	ldr	r0, [pc, #256]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007de6:	f001 f879 	bl	8008edc <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8007dea:	2200      	movs	r2, #0
 8007dec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007df0:	483d      	ldr	r0, [pc, #244]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007df2:	f001 f873 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8007df6:	2200      	movs	r2, #0
 8007df8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007dfc:	483a      	ldr	r0, [pc, #232]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007dfe:	f001 f86d 	bl	8008edc <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8007e02:	202b      	movs	r0, #43	@ 0x2b
 8007e04:	f7ff fcaa 	bl	800775c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e0e:	4836      	ldr	r0, [pc, #216]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e10:	f001 f864 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8007e14:	2201      	movs	r2, #1
 8007e16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e1a:	4833      	ldr	r0, [pc, #204]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e1c:	f001 f85e 	bl	8008edc <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8007e20:	2200      	movs	r2, #0
 8007e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e26:	4830      	ldr	r0, [pc, #192]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e28:	f001 f858 	bl	8008edc <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8007e2c:	88bb      	ldrh	r3, [r7, #4]
 8007e2e:	0a1b      	lsrs	r3, r3, #8
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	743b      	strb	r3, [r7, #16]
 8007e36:	88bb      	ldrh	r3, [r7, #4]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	747b      	strb	r3, [r7, #17]
 8007e3c:	88bb      	ldrh	r3, [r7, #4]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	121b      	asrs	r3, r3, #8
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	74bb      	strb	r3, [r7, #18]
 8007e46:	88bb      	ldrh	r3, [r7, #4]
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8007e50:	f107 0110 	add.w	r1, r7, #16
 8007e54:	2301      	movs	r3, #1
 8007e56:	2204      	movs	r2, #4
 8007e58:	4824      	ldr	r0, [pc, #144]	@ (8007eec <ILI9341_Draw_Pixel+0x1b0>)
 8007e5a:	f002 fbf6 	bl	800a64a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e64:	4820      	ldr	r0, [pc, #128]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e66:	f001 f839 	bl	8008edc <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e70:	481d      	ldr	r0, [pc, #116]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e72:	f001 f833 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8007e76:	2200      	movs	r2, #0
 8007e78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e7c:	481a      	ldr	r0, [pc, #104]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e7e:	f001 f82d 	bl	8008edc <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8007e82:	202c      	movs	r0, #44	@ 0x2c
 8007e84:	f7ff fc6a 	bl	800775c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007e8e:	4816      	ldr	r0, [pc, #88]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e90:	f001 f824 	bl	8008edc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8007e94:	2201      	movs	r2, #1
 8007e96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007e9a:	4813      	ldr	r0, [pc, #76]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007e9c:	f001 f81e 	bl	8008edc <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007ea6:	4810      	ldr	r0, [pc, #64]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007ea8:	f001 f818 	bl	8008edc <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8007eac:	887b      	ldrh	r3, [r7, #2]
 8007eae:	0a1b      	lsrs	r3, r3, #8
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	733b      	strb	r3, [r7, #12]
 8007eb6:	887b      	ldrh	r3, [r7, #2]
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8007ebc:	f107 010c 	add.w	r1, r7, #12
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	2202      	movs	r2, #2
 8007ec4:	4809      	ldr	r0, [pc, #36]	@ (8007eec <ILI9341_Draw_Pixel+0x1b0>)
 8007ec6:	f002 fbc0 	bl	800a64a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007ed0:	4805      	ldr	r0, [pc, #20]	@ (8007ee8 <ILI9341_Draw_Pixel+0x1ac>)
 8007ed2:	f001 f803 	bl	8008edc <HAL_GPIO_WritePin>
 8007ed6:	e000      	b.n	8007eda <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8007ed8:	bf00      	nop
	
}
 8007eda:	3718      	adds	r7, #24
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	200002de 	.word	0x200002de
 8007ee4:	200002dc 	.word	0x200002dc
 8007ee8:	40020800 	.word	0x40020800
 8007eec:	20000ce0 	.word	0x20000ce0

08007ef0 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8007ef0:	b590      	push	{r4, r7, lr}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	4608      	mov	r0, r1
 8007efa:	4611      	mov	r1, r2
 8007efc:	461a      	mov	r2, r3
 8007efe:	4623      	mov	r3, r4
 8007f00:	80fb      	strh	r3, [r7, #6]
 8007f02:	4603      	mov	r3, r0
 8007f04:	80bb      	strh	r3, [r7, #4]
 8007f06:	460b      	mov	r3, r1
 8007f08:	807b      	strh	r3, [r7, #2]
 8007f0a:	4613      	mov	r3, r2
 8007f0c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007f0e:	4b24      	ldr	r3, [pc, #144]	@ (8007fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8007f10:	881b      	ldrh	r3, [r3, #0]
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	88fa      	ldrh	r2, [r7, #6]
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d23d      	bcs.n	8007f96 <ILI9341_Draw_Rectangle+0xa6>
 8007f1a:	4b22      	ldr	r3, [pc, #136]	@ (8007fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8007f1c:	881b      	ldrh	r3, [r3, #0]
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	88ba      	ldrh	r2, [r7, #4]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d237      	bcs.n	8007f96 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8007f26:	88fa      	ldrh	r2, [r7, #6]
 8007f28:	887b      	ldrh	r3, [r7, #2]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8007f2e:	8812      	ldrh	r2, [r2, #0]
 8007f30:	b292      	uxth	r2, r2
 8007f32:	4293      	cmp	r3, r2
 8007f34:	dd05      	ble.n	8007f42 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8007f36:	4b1a      	ldr	r3, [pc, #104]	@ (8007fa0 <ILI9341_Draw_Rectangle+0xb0>)
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8007f42:	88ba      	ldrh	r2, [r7, #4]
 8007f44:	883b      	ldrh	r3, [r7, #0]
 8007f46:	4413      	add	r3, r2
 8007f48:	4a16      	ldr	r2, [pc, #88]	@ (8007fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8007f4a:	8812      	ldrh	r2, [r2, #0]
 8007f4c:	b292      	uxth	r2, r2
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	dd05      	ble.n	8007f5e <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 8007f52:	4b14      	ldr	r3, [pc, #80]	@ (8007fa4 <ILI9341_Draw_Rectangle+0xb4>)
 8007f54:	881b      	ldrh	r3, [r3, #0]
 8007f56:	b29a      	uxth	r2, r3
 8007f58:	88bb      	ldrh	r3, [r7, #4]
 8007f5a:	1ad3      	subs	r3, r2, r3
 8007f5c:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8007f5e:	88fa      	ldrh	r2, [r7, #6]
 8007f60:	887b      	ldrh	r3, [r7, #2]
 8007f62:	4413      	add	r3, r2
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	3b01      	subs	r3, #1
 8007f68:	b29c      	uxth	r4, r3
 8007f6a:	88ba      	ldrh	r2, [r7, #4]
 8007f6c:	883b      	ldrh	r3, [r7, #0]
 8007f6e:	4413      	add	r3, r2
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	3b01      	subs	r3, #1
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	88b9      	ldrh	r1, [r7, #4]
 8007f78:	88f8      	ldrh	r0, [r7, #6]
 8007f7a:	4622      	mov	r2, r4
 8007f7c:	f7ff fc44 	bl	8007808 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8007f80:	883b      	ldrh	r3, [r7, #0]
 8007f82:	887a      	ldrh	r2, [r7, #2]
 8007f84:	fb02 f303 	mul.w	r3, r2, r3
 8007f88:	461a      	mov	r2, r3
 8007f8a:	8b3b      	ldrh	r3, [r7, #24]
 8007f8c:	4611      	mov	r1, r2
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7ff fe10 	bl	8007bb4 <ILI9341_Draw_Colour_Burst>
 8007f94:	e000      	b.n	8007f98 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8007f96:	bf00      	nop
}
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd90      	pop	{r4, r7, pc}
 8007f9e:	bf00      	nop
 8007fa0:	200002de 	.word	0x200002de
 8007fa4:	200002dc 	.word	0x200002dc

08007fa8 <TP_Touchpad_Pressed>:
		}
}

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8007fac:	2104      	movs	r1, #4
 8007fae:	4805      	ldr	r0, [pc, #20]	@ (8007fc4 <TP_Touchpad_Pressed+0x1c>)
 8007fb0:	f000 ff7c 	bl	8008eac <HAL_GPIO_ReadPin>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d101      	bne.n	8007fbe <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e000      	b.n	8007fc0 <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8007fbe:	2300      	movs	r3, #0
	}
}
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	40021000 	.word	0x40021000

08007fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007fcc:	2003      	movs	r0, #3
 8007fce:	f000 fd7f 	bl	8008ad0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007fd2:	2000      	movs	r0, #0
 8007fd4:	f000 f806 	bl	8007fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007fd8:	f7fe fd30 	bl	8006a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	bd80      	pop	{r7, pc}
	...

08007fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b082      	sub	sp, #8
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007fec:	4b12      	ldr	r3, [pc, #72]	@ (8008038 <HAL_InitTick+0x54>)
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	4b12      	ldr	r3, [pc, #72]	@ (800803c <HAL_InitTick+0x58>)
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008002:	4618      	mov	r0, r3
 8008004:	f000 fd99 	bl	8008b3a <HAL_SYSTICK_Config>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e00e      	b.n	8008030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2b0f      	cmp	r3, #15
 8008016:	d80a      	bhi.n	800802e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008018:	2200      	movs	r2, #0
 800801a:	6879      	ldr	r1, [r7, #4]
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	f000 fd61 	bl	8008ae6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008024:	4a06      	ldr	r2, [pc, #24]	@ (8008040 <HAL_InitTick+0x5c>)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	e000      	b.n	8008030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
}
 8008030:	4618      	mov	r0, r3
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	200002d8 	.word	0x200002d8
 800803c:	200002e4 	.word	0x200002e4
 8008040:	200002e0 	.word	0x200002e0

08008044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008048:	4b06      	ldr	r3, [pc, #24]	@ (8008064 <HAL_IncTick+0x20>)
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	461a      	mov	r2, r3
 800804e:	4b06      	ldr	r3, [pc, #24]	@ (8008068 <HAL_IncTick+0x24>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4413      	add	r3, r2
 8008054:	4a04      	ldr	r2, [pc, #16]	@ (8008068 <HAL_IncTick+0x24>)
 8008056:	6013      	str	r3, [r2, #0]
}
 8008058:	bf00      	nop
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	200002e4 	.word	0x200002e4
 8008068:	2000142c 	.word	0x2000142c

0800806c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800806c:	b480      	push	{r7}
 800806e:	af00      	add	r7, sp, #0
  return uwTick;
 8008070:	4b03      	ldr	r3, [pc, #12]	@ (8008080 <HAL_GetTick+0x14>)
 8008072:	681b      	ldr	r3, [r3, #0]
}
 8008074:	4618      	mov	r0, r3
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	2000142c 	.word	0x2000142c

08008084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800808c:	f7ff ffee 	bl	800806c <HAL_GetTick>
 8008090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800809c:	d005      	beq.n	80080aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800809e:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <HAL_Delay+0x44>)
 80080a0:	781b      	ldrb	r3, [r3, #0]
 80080a2:	461a      	mov	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	4413      	add	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80080aa:	bf00      	nop
 80080ac:	f7ff ffde 	bl	800806c <HAL_GetTick>
 80080b0:	4602      	mov	r2, r0
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	1ad3      	subs	r3, r2, r3
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d8f7      	bhi.n	80080ac <HAL_Delay+0x28>
  {
  }
}
 80080bc:	bf00      	nop
 80080be:	bf00      	nop
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	200002e4 	.word	0x200002e4

080080cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d101      	bne.n	80080e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e031      	b.n	8008146 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d109      	bne.n	80080fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7fb f984 	bl	80033f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008102:	f003 0310 	and.w	r3, r3, #16
 8008106:	2b00      	cmp	r3, #0
 8008108:	d116      	bne.n	8008138 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800810e:	4b10      	ldr	r3, [pc, #64]	@ (8008150 <HAL_ADC_Init+0x84>)
 8008110:	4013      	ands	r3, r2
 8008112:	f043 0202 	orr.w	r2, r3, #2
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fb0e 	bl	800873c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812a:	f023 0303 	bic.w	r3, r3, #3
 800812e:	f043 0201 	orr.w	r2, r3, #1
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	641a      	str	r2, [r3, #64]	@ 0x40
 8008136:	e001      	b.n	800813c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008144:	7bfb      	ldrb	r3, [r7, #15]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	ffffeefd 	.word	0xffffeefd

08008154 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 800815c:	2300      	movs	r3, #0
 800815e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008166:	2b01      	cmp	r3, #1
 8008168:	d101      	bne.n	800816e <HAL_ADC_Start+0x1a>
 800816a:	2302      	movs	r3, #2
 800816c:	e0ad      	b.n	80082ca <HAL_ADC_Start+0x176>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f003 0301 	and.w	r3, r3, #1
 8008180:	2b01      	cmp	r3, #1
 8008182:	d018      	beq.n	80081b6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	689a      	ldr	r2, [r3, #8]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f042 0201 	orr.w	r2, r2, #1
 8008192:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008194:	4b50      	ldr	r3, [pc, #320]	@ (80082d8 <HAL_ADC_Start+0x184>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a50      	ldr	r2, [pc, #320]	@ (80082dc <HAL_ADC_Start+0x188>)
 800819a:	fba2 2303 	umull	r2, r3, r2, r3
 800819e:	0c9a      	lsrs	r2, r3, #18
 80081a0:	4613      	mov	r3, r2
 80081a2:	005b      	lsls	r3, r3, #1
 80081a4:	4413      	add	r3, r2
 80081a6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80081a8:	e002      	b.n	80081b0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1f9      	bne.n	80081aa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d175      	bne.n	80082b0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081c8:	4b45      	ldr	r3, [pc, #276]	@ (80082e0 <HAL_ADC_Start+0x18c>)
 80081ca:	4013      	ands	r3, r2
 80081cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d007      	beq.n	80081f2 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80081ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081fe:	d106      	bne.n	800820e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008204:	f023 0206 	bic.w	r2, r3, #6
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	645a      	str	r2, [r3, #68]	@ 0x44
 800820c:	e002      	b.n	8008214 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8008224:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8008226:	4b2f      	ldr	r3, [pc, #188]	@ (80082e4 <HAL_ADC_Start+0x190>)
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	f003 031f 	and.w	r3, r3, #31
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10f      	bne.n	8008252 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d143      	bne.n	80082c8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	689a      	ldr	r2, [r3, #8]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800824e:	609a      	str	r2, [r3, #8]
 8008250:	e03a      	b.n	80082c8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a24      	ldr	r2, [pc, #144]	@ (80082e8 <HAL_ADC_Start+0x194>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d10e      	bne.n	800827a <HAL_ADC_Start+0x126>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008266:	2b00      	cmp	r3, #0
 8008268:	d107      	bne.n	800827a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689a      	ldr	r2, [r3, #8]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008278:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800827a:	4b1a      	ldr	r3, [pc, #104]	@ (80082e4 <HAL_ADC_Start+0x190>)
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f003 0310 	and.w	r3, r3, #16
 8008282:	2b00      	cmp	r3, #0
 8008284:	d120      	bne.n	80082c8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a18      	ldr	r2, [pc, #96]	@ (80082ec <HAL_ADC_Start+0x198>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d11b      	bne.n	80082c8 <HAL_ADC_Start+0x174>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	689b      	ldr	r3, [r3, #8]
 8008296:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800829a:	2b00      	cmp	r3, #0
 800829c:	d114      	bne.n	80082c8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	689a      	ldr	r2, [r3, #8]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80082ac:	609a      	str	r2, [r3, #8]
 80082ae:	e00b      	b.n	80082c8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b4:	f043 0210 	orr.w	r2, r3, #16
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c0:	f043 0201 	orr.w	r2, r3, #1
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	200002d8 	.word	0x200002d8
 80082dc:	431bde83 	.word	0x431bde83
 80082e0:	fffff8fe 	.word	0xfffff8fe
 80082e4:	40012300 	.word	0x40012300
 80082e8:	40012000 	.word	0x40012000
 80082ec:	40012200 	.word	0x40012200

080082f0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d101      	bne.n	8008306 <HAL_ADC_Stop+0x16>
 8008302:	2302      	movs	r3, #2
 8008304:	e01f      	b.n	8008346 <HAL_ADC_Stop+0x56>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	689a      	ldr	r2, [r3, #8]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f022 0201 	bic.w	r2, r2, #1
 800831c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	f003 0301 	and.w	r3, r3, #1
 8008328:	2b00      	cmp	r3, #0
 800832a:	d107      	bne.n	800833c <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008330:	4b08      	ldr	r3, [pc, #32]	@ (8008354 <HAL_ADC_Stop+0x64>)
 8008332:	4013      	ands	r3, r2
 8008334:	f043 0201 	orr.w	r2, r3, #1
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008344:	2300      	movs	r3, #0
}
 8008346:	4618      	mov	r0, r3
 8008348:	370c      	adds	r7, #12
 800834a:	46bd      	mov	sp, r7
 800834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008350:	4770      	bx	lr
 8008352:	bf00      	nop
 8008354:	ffffeefe 	.word	0xffffeefe

08008358 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b084      	sub	sp, #16
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008362:	2300      	movs	r3, #0
 8008364:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	689b      	ldr	r3, [r3, #8]
 800836c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008374:	d113      	bne.n	800839e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008384:	d10b      	bne.n	800839e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800838a:	f043 0220 	orr.w	r2, r3, #32
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e063      	b.n	8008466 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800839e:	f7ff fe65 	bl	800806c <HAL_GetTick>
 80083a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80083a4:	e021      	b.n	80083ea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ac:	d01d      	beq.n	80083ea <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <HAL_ADC_PollForConversion+0x6c>
 80083b4:	f7ff fe5a 	bl	800806c <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d212      	bcs.n	80083ea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f003 0302 	and.w	r3, r3, #2
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	d00b      	beq.n	80083ea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d6:	f043 0204 	orr.w	r2, r3, #4
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e03d      	b.n	8008466 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f003 0302 	and.w	r3, r3, #2
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d1d6      	bne.n	80083a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f06f 0212 	mvn.w	r2, #18
 8008400:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008406:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d123      	bne.n	8008464 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008420:	2b00      	cmp	r3, #0
 8008422:	d11f      	bne.n	8008464 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800842a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800842e:	2b00      	cmp	r3, #0
 8008430:	d006      	beq.n	8008440 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800843c:	2b00      	cmp	r3, #0
 800843e:	d111      	bne.n	8008464 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008444:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008450:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008454:	2b00      	cmp	r3, #0
 8008456:	d105      	bne.n	8008464 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845c:	f043 0201 	orr.w	r2, r3, #1
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800846e:	b480      	push	{r7}
 8008470:	b083      	sub	sp, #12
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800847c:	4618      	mov	r0, r3
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8008492:	2300      	movs	r3, #0
 8008494:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800849c:	2b01      	cmp	r3, #1
 800849e:	d101      	bne.n	80084a4 <HAL_ADC_ConfigChannel+0x1c>
 80084a0:	2302      	movs	r3, #2
 80084a2:	e13a      	b.n	800871a <HAL_ADC_ConfigChannel+0x292>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	2b09      	cmp	r3, #9
 80084b2:	d93a      	bls.n	800852a <HAL_ADC_ConfigChannel+0xa2>
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084bc:	d035      	beq.n	800852a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68d9      	ldr	r1, [r3, #12]
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	461a      	mov	r2, r3
 80084cc:	4613      	mov	r3, r2
 80084ce:	005b      	lsls	r3, r3, #1
 80084d0:	4413      	add	r3, r2
 80084d2:	3b1e      	subs	r3, #30
 80084d4:	2207      	movs	r2, #7
 80084d6:	fa02 f303 	lsl.w	r3, r2, r3
 80084da:	43da      	mvns	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	400a      	ands	r2, r1
 80084e2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a8f      	ldr	r2, [pc, #572]	@ (8008728 <HAL_ADC_ConfigChannel+0x2a0>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d10a      	bne.n	8008504 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68d9      	ldr	r1, [r3, #12]
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	061a      	lsls	r2, r3, #24
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	430a      	orrs	r2, r1
 8008500:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008502:	e039      	b.n	8008578 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68d9      	ldr	r1, [r3, #12]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	689a      	ldr	r2, [r3, #8]
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	b29b      	uxth	r3, r3
 8008514:	4618      	mov	r0, r3
 8008516:	4603      	mov	r3, r0
 8008518:	005b      	lsls	r3, r3, #1
 800851a:	4403      	add	r3, r0
 800851c:	3b1e      	subs	r3, #30
 800851e:	409a      	lsls	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	430a      	orrs	r2, r1
 8008526:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008528:	e026      	b.n	8008578 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6919      	ldr	r1, [r3, #16]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	b29b      	uxth	r3, r3
 8008536:	461a      	mov	r2, r3
 8008538:	4613      	mov	r3, r2
 800853a:	005b      	lsls	r3, r3, #1
 800853c:	4413      	add	r3, r2
 800853e:	f003 031f 	and.w	r3, r3, #31
 8008542:	2207      	movs	r2, #7
 8008544:	fa02 f303 	lsl.w	r3, r2, r3
 8008548:	43da      	mvns	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	400a      	ands	r2, r1
 8008550:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	6919      	ldr	r1, [r3, #16]
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	689a      	ldr	r2, [r3, #8]
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	b29b      	uxth	r3, r3
 8008562:	4618      	mov	r0, r3
 8008564:	4603      	mov	r3, r0
 8008566:	005b      	lsls	r3, r3, #1
 8008568:	4403      	add	r3, r0
 800856a:	f003 031f 	and.w	r3, r3, #31
 800856e:	409a      	lsls	r2, r3
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	430a      	orrs	r2, r1
 8008576:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	2b06      	cmp	r3, #6
 800857e:	d824      	bhi.n	80085ca <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	685a      	ldr	r2, [r3, #4]
 800858a:	4613      	mov	r3, r2
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4413      	add	r3, r2
 8008590:	3b05      	subs	r3, #5
 8008592:	221f      	movs	r2, #31
 8008594:	fa02 f303 	lsl.w	r3, r2, r3
 8008598:	43da      	mvns	r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	400a      	ands	r2, r1
 80085a0:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	4618      	mov	r0, r3
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	685a      	ldr	r2, [r3, #4]
 80085b4:	4613      	mov	r3, r2
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	4413      	add	r3, r2
 80085ba:	3b05      	subs	r3, #5
 80085bc:	fa00 f203 	lsl.w	r2, r0, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	430a      	orrs	r2, r1
 80085c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80085c8:	e04c      	b.n	8008664 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	2b0c      	cmp	r3, #12
 80085d0:	d824      	bhi.n	800861c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	685a      	ldr	r2, [r3, #4]
 80085dc:	4613      	mov	r3, r2
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	4413      	add	r3, r2
 80085e2:	3b23      	subs	r3, #35	@ 0x23
 80085e4:	221f      	movs	r2, #31
 80085e6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ea:	43da      	mvns	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	400a      	ands	r2, r1
 80085f2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	b29b      	uxth	r3, r3
 8008600:	4618      	mov	r0, r3
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	4613      	mov	r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4413      	add	r3, r2
 800860c:	3b23      	subs	r3, #35	@ 0x23
 800860e:	fa00 f203 	lsl.w	r2, r0, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	631a      	str	r2, [r3, #48]	@ 0x30
 800861a:	e023      	b.n	8008664 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	685a      	ldr	r2, [r3, #4]
 8008626:	4613      	mov	r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	4413      	add	r3, r2
 800862c:	3b41      	subs	r3, #65	@ 0x41
 800862e:	221f      	movs	r2, #31
 8008630:	fa02 f303 	lsl.w	r3, r2, r3
 8008634:	43da      	mvns	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	400a      	ands	r2, r1
 800863c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	b29b      	uxth	r3, r3
 800864a:	4618      	mov	r0, r3
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	685a      	ldr	r2, [r3, #4]
 8008650:	4613      	mov	r3, r2
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	4413      	add	r3, r2
 8008656:	3b41      	subs	r3, #65	@ 0x41
 8008658:	fa00 f203 	lsl.w	r2, r0, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	430a      	orrs	r2, r1
 8008662:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a30      	ldr	r2, [pc, #192]	@ (800872c <HAL_ADC_ConfigChannel+0x2a4>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d10a      	bne.n	8008684 <HAL_ADC_ConfigChannel+0x1fc>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008676:	d105      	bne.n	8008684 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8008678:	4b2d      	ldr	r3, [pc, #180]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	4a2c      	ldr	r2, [pc, #176]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 800867e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8008682:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a28      	ldr	r2, [pc, #160]	@ (800872c <HAL_ADC_ConfigChannel+0x2a4>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d10f      	bne.n	80086ae <HAL_ADC_ConfigChannel+0x226>
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2b12      	cmp	r3, #18
 8008694:	d10b      	bne.n	80086ae <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8008696:	4b26      	ldr	r3, [pc, #152]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	4a25      	ldr	r2, [pc, #148]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 800869c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80086a0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80086a2:	4b23      	ldr	r3, [pc, #140]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	4a22      	ldr	r2, [pc, #136]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80086ac:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a1e      	ldr	r2, [pc, #120]	@ (800872c <HAL_ADC_ConfigChannel+0x2a4>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d12b      	bne.n	8008710 <HAL_ADC_ConfigChannel+0x288>
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a1a      	ldr	r2, [pc, #104]	@ (8008728 <HAL_ADC_ConfigChannel+0x2a0>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d003      	beq.n	80086ca <HAL_ADC_ConfigChannel+0x242>
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2b11      	cmp	r3, #17
 80086c8:	d122      	bne.n	8008710 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80086ca:	4b19      	ldr	r3, [pc, #100]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	4a18      	ldr	r2, [pc, #96]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086d0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80086d4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80086d6:	4b16      	ldr	r3, [pc, #88]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	4a15      	ldr	r2, [pc, #84]	@ (8008730 <HAL_ADC_ConfigChannel+0x2a8>)
 80086dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80086e0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a10      	ldr	r2, [pc, #64]	@ (8008728 <HAL_ADC_ConfigChannel+0x2a0>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d111      	bne.n	8008710 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80086ec:	4b11      	ldr	r3, [pc, #68]	@ (8008734 <HAL_ADC_ConfigChannel+0x2ac>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a11      	ldr	r2, [pc, #68]	@ (8008738 <HAL_ADC_ConfigChannel+0x2b0>)
 80086f2:	fba2 2303 	umull	r2, r3, r2, r3
 80086f6:	0c9a      	lsrs	r2, r3, #18
 80086f8:	4613      	mov	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	4413      	add	r3, r2
 80086fe:	005b      	lsls	r3, r3, #1
 8008700:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8008702:	e002      	b.n	800870a <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3b01      	subs	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1f9      	bne.n	8008704 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	10000012 	.word	0x10000012
 800872c:	40012000 	.word	0x40012000
 8008730:	40012300 	.word	0x40012300
 8008734:	200002d8 	.word	0x200002d8
 8008738:	431bde83 	.word	0x431bde83

0800873c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8008744:	4b78      	ldr	r3, [pc, #480]	@ (8008928 <ADC_Init+0x1ec>)
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	4a77      	ldr	r2, [pc, #476]	@ (8008928 <ADC_Init+0x1ec>)
 800874a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800874e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008750:	4b75      	ldr	r3, [pc, #468]	@ (8008928 <ADC_Init+0x1ec>)
 8008752:	685a      	ldr	r2, [r3, #4]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	4973      	ldr	r1, [pc, #460]	@ (8008928 <ADC_Init+0x1ec>)
 800875a:	4313      	orrs	r3, r2
 800875c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685a      	ldr	r2, [r3, #4]
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800876c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	6859      	ldr	r1, [r3, #4]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	691b      	ldr	r3, [r3, #16]
 8008778:	021a      	lsls	r2, r3, #8
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	430a      	orrs	r2, r1
 8008780:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	685a      	ldr	r2, [r3, #4]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008790:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	6859      	ldr	r1, [r3, #4]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	689a      	ldr	r2, [r3, #8]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	430a      	orrs	r2, r1
 80087a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	689a      	ldr	r2, [r3, #8]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80087b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	6899      	ldr	r1, [r3, #8]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68da      	ldr	r2, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	430a      	orrs	r2, r1
 80087c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ca:	4a58      	ldr	r2, [pc, #352]	@ (800892c <ADC_Init+0x1f0>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d022      	beq.n	8008816 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80087de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6899      	ldr	r1, [r3, #8]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	430a      	orrs	r2, r1
 80087f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	689a      	ldr	r2, [r3, #8]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008800:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6899      	ldr	r1, [r3, #8]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	430a      	orrs	r2, r1
 8008812:	609a      	str	r2, [r3, #8]
 8008814:	e00f      	b.n	8008836 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	689a      	ldr	r2, [r3, #8]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008824:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	689a      	ldr	r2, [r3, #8]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008834:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689a      	ldr	r2, [r3, #8]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 0202 	bic.w	r2, r2, #2
 8008844:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	6899      	ldr	r1, [r3, #8]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	005a      	lsls	r2, r3, #1
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01b      	beq.n	800889c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	685a      	ldr	r2, [r3, #4]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008872:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	685a      	ldr	r2, [r3, #4]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8008882:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6859      	ldr	r1, [r3, #4]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888e:	3b01      	subs	r3, #1
 8008890:	035a      	lsls	r2, r3, #13
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	430a      	orrs	r2, r1
 8008898:	605a      	str	r2, [r3, #4]
 800889a:	e007      	b.n	80088ac <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80088aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80088ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	69db      	ldr	r3, [r3, #28]
 80088c6:	3b01      	subs	r3, #1
 80088c8:	051a      	lsls	r2, r3, #20
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	689a      	ldr	r2, [r3, #8]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80088e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	6899      	ldr	r1, [r3, #8]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80088ee:	025a      	lsls	r2, r3, #9
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	430a      	orrs	r2, r1
 80088f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	689a      	ldr	r2, [r3, #8]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008906:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	6899      	ldr	r1, [r3, #8]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	029a      	lsls	r2, r3, #10
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	430a      	orrs	r2, r1
 800891a:	609a      	str	r2, [r3, #8]
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr
 8008928:	40012300 	.word	0x40012300
 800892c:	0f000001 	.word	0x0f000001

08008930 <__NVIC_SetPriorityGrouping>:
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f003 0307 	and.w	r3, r3, #7
 800893e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008940:	4b0b      	ldr	r3, [pc, #44]	@ (8008970 <__NVIC_SetPriorityGrouping+0x40>)
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800894c:	4013      	ands	r3, r2
 800894e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008958:	4b06      	ldr	r3, [pc, #24]	@ (8008974 <__NVIC_SetPriorityGrouping+0x44>)
 800895a:	4313      	orrs	r3, r2
 800895c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800895e:	4a04      	ldr	r2, [pc, #16]	@ (8008970 <__NVIC_SetPriorityGrouping+0x40>)
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	60d3      	str	r3, [r2, #12]
}
 8008964:	bf00      	nop
 8008966:	3714      	adds	r7, #20
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr
 8008970:	e000ed00 	.word	0xe000ed00
 8008974:	05fa0000 	.word	0x05fa0000

08008978 <__NVIC_GetPriorityGrouping>:
{
 8008978:	b480      	push	{r7}
 800897a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800897c:	4b04      	ldr	r3, [pc, #16]	@ (8008990 <__NVIC_GetPriorityGrouping+0x18>)
 800897e:	68db      	ldr	r3, [r3, #12]
 8008980:	0a1b      	lsrs	r3, r3, #8
 8008982:	f003 0307 	and.w	r3, r3, #7
}
 8008986:	4618      	mov	r0, r3
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr
 8008990:	e000ed00 	.word	0xe000ed00

08008994 <__NVIC_EnableIRQ>:
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	4603      	mov	r3, r0
 800899c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800899e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	db0b      	blt.n	80089be <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80089a6:	79fb      	ldrb	r3, [r7, #7]
 80089a8:	f003 021f 	and.w	r2, r3, #31
 80089ac:	4907      	ldr	r1, [pc, #28]	@ (80089cc <__NVIC_EnableIRQ+0x38>)
 80089ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089b2:	095b      	lsrs	r3, r3, #5
 80089b4:	2001      	movs	r0, #1
 80089b6:	fa00 f202 	lsl.w	r2, r0, r2
 80089ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80089be:	bf00      	nop
 80089c0:	370c      	adds	r7, #12
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	e000e100 	.word	0xe000e100

080089d0 <__NVIC_SetPriority>:
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	4603      	mov	r3, r0
 80089d8:	6039      	str	r1, [r7, #0]
 80089da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	db0a      	blt.n	80089fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	490c      	ldr	r1, [pc, #48]	@ (8008a1c <__NVIC_SetPriority+0x4c>)
 80089ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ee:	0112      	lsls	r2, r2, #4
 80089f0:	b2d2      	uxtb	r2, r2
 80089f2:	440b      	add	r3, r1
 80089f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80089f8:	e00a      	b.n	8008a10 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	4908      	ldr	r1, [pc, #32]	@ (8008a20 <__NVIC_SetPriority+0x50>)
 8008a00:	79fb      	ldrb	r3, [r7, #7]
 8008a02:	f003 030f 	and.w	r3, r3, #15
 8008a06:	3b04      	subs	r3, #4
 8008a08:	0112      	lsls	r2, r2, #4
 8008a0a:	b2d2      	uxtb	r2, r2
 8008a0c:	440b      	add	r3, r1
 8008a0e:	761a      	strb	r2, [r3, #24]
}
 8008a10:	bf00      	nop
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr
 8008a1c:	e000e100 	.word	0xe000e100
 8008a20:	e000ed00 	.word	0xe000ed00

08008a24 <NVIC_EncodePriority>:
{
 8008a24:	b480      	push	{r7}
 8008a26:	b089      	sub	sp, #36	@ 0x24
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f003 0307 	and.w	r3, r3, #7
 8008a36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	f1c3 0307 	rsb	r3, r3, #7
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	bf28      	it	cs
 8008a42:	2304      	movcs	r3, #4
 8008a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	3304      	adds	r3, #4
 8008a4a:	2b06      	cmp	r3, #6
 8008a4c:	d902      	bls.n	8008a54 <NVIC_EncodePriority+0x30>
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	3b03      	subs	r3, #3
 8008a52:	e000      	b.n	8008a56 <NVIC_EncodePriority+0x32>
 8008a54:	2300      	movs	r3, #0
 8008a56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a58:	f04f 32ff 	mov.w	r2, #4294967295
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a62:	43da      	mvns	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	401a      	ands	r2, r3
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	fa01 f303 	lsl.w	r3, r1, r3
 8008a76:	43d9      	mvns	r1, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a7c:	4313      	orrs	r3, r2
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3724      	adds	r7, #36	@ 0x24
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
	...

08008a8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a9c:	d301      	bcc.n	8008aa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e00f      	b.n	8008ac2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008aa2:	4a0a      	ldr	r2, [pc, #40]	@ (8008acc <SysTick_Config+0x40>)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008aaa:	210f      	movs	r1, #15
 8008aac:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab0:	f7ff ff8e 	bl	80089d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008ab4:	4b05      	ldr	r3, [pc, #20]	@ (8008acc <SysTick_Config+0x40>)
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008aba:	4b04      	ldr	r3, [pc, #16]	@ (8008acc <SysTick_Config+0x40>)
 8008abc:	2207      	movs	r2, #7
 8008abe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	e000e010 	.word	0xe000e010

08008ad0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f7ff ff29 	bl	8008930 <__NVIC_SetPriorityGrouping>
}
 8008ade:	bf00      	nop
 8008ae0:	3708      	adds	r7, #8
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b086      	sub	sp, #24
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	4603      	mov	r3, r0
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	607a      	str	r2, [r7, #4]
 8008af2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008af4:	2300      	movs	r3, #0
 8008af6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008af8:	f7ff ff3e 	bl	8008978 <__NVIC_GetPriorityGrouping>
 8008afc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	68b9      	ldr	r1, [r7, #8]
 8008b02:	6978      	ldr	r0, [r7, #20]
 8008b04:	f7ff ff8e 	bl	8008a24 <NVIC_EncodePriority>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b0e:	4611      	mov	r1, r2
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7ff ff5d 	bl	80089d0 <__NVIC_SetPriority>
}
 8008b16:	bf00      	nop
 8008b18:	3718      	adds	r7, #24
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b082      	sub	sp, #8
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	4603      	mov	r3, r0
 8008b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff ff31 	bl	8008994 <__NVIC_EnableIRQ>
}
 8008b32:	bf00      	nop
 8008b34:	3708      	adds	r7, #8
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}

08008b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b082      	sub	sp, #8
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f7ff ffa2 	bl	8008a8c <SysTick_Config>
 8008b48:	4603      	mov	r3, r0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3708      	adds	r7, #8
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
	...

08008b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b089      	sub	sp, #36	@ 0x24
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8008b62:	2300      	movs	r3, #0
 8008b64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8008b66:	2300      	movs	r3, #0
 8008b68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8008b6e:	2300      	movs	r3, #0
 8008b70:	61fb      	str	r3, [r7, #28]
 8008b72:	e175      	b.n	8008e60 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8008b74:	2201      	movs	r2, #1
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4013      	ands	r3, r2
 8008b86:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8008b88:	693a      	ldr	r2, [r7, #16]
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	f040 8164 	bne.w	8008e5a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	f003 0303 	and.w	r3, r3, #3
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d005      	beq.n	8008baa <HAL_GPIO_Init+0x56>
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	f003 0303 	and.w	r3, r3, #3
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d130      	bne.n	8008c0c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8008bb0:	69fb      	ldr	r3, [r7, #28]
 8008bb2:	005b      	lsls	r3, r3, #1
 8008bb4:	2203      	movs	r2, #3
 8008bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bba:	43db      	mvns	r3, r3
 8008bbc:	69ba      	ldr	r2, [r7, #24]
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	69fb      	ldr	r3, [r7, #28]
 8008bc8:	005b      	lsls	r3, r3, #1
 8008bca:	fa02 f303 	lsl.w	r3, r2, r3
 8008bce:	69ba      	ldr	r2, [r7, #24]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	69ba      	ldr	r2, [r7, #24]
 8008bd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008be0:	2201      	movs	r2, #1
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	fa02 f303 	lsl.w	r3, r2, r3
 8008be8:	43db      	mvns	r3, r3
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	4013      	ands	r3, r2
 8008bee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	091b      	lsrs	r3, r3, #4
 8008bf6:	f003 0201 	and.w	r2, r3, #1
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008c00:	69ba      	ldr	r2, [r7, #24]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	69ba      	ldr	r2, [r7, #24]
 8008c0a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685b      	ldr	r3, [r3, #4]
 8008c10:	f003 0303 	and.w	r3, r3, #3
 8008c14:	2b03      	cmp	r3, #3
 8008c16:	d017      	beq.n	8008c48 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	68db      	ldr	r3, [r3, #12]
 8008c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	005b      	lsls	r3, r3, #1
 8008c22:	2203      	movs	r2, #3
 8008c24:	fa02 f303 	lsl.w	r3, r2, r3
 8008c28:	43db      	mvns	r3, r3
 8008c2a:	69ba      	ldr	r2, [r7, #24]
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	689a      	ldr	r2, [r3, #8]
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	005b      	lsls	r3, r3, #1
 8008c38:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3c:	69ba      	ldr	r2, [r7, #24]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	69ba      	ldr	r2, [r7, #24]
 8008c46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	f003 0303 	and.w	r3, r3, #3
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d123      	bne.n	8008c9c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8008c54:	69fb      	ldr	r3, [r7, #28]
 8008c56:	08da      	lsrs	r2, r3, #3
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	3208      	adds	r2, #8
 8008c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	f003 0307 	and.w	r3, r3, #7
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	220f      	movs	r2, #15
 8008c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c70:	43db      	mvns	r3, r3
 8008c72:	69ba      	ldr	r2, [r7, #24]
 8008c74:	4013      	ands	r3, r2
 8008c76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	691a      	ldr	r2, [r3, #16]
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	f003 0307 	and.w	r3, r3, #7
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	fa02 f303 	lsl.w	r3, r2, r3
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	08da      	lsrs	r2, r3, #3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	3208      	adds	r2, #8
 8008c96:	69b9      	ldr	r1, [r7, #24]
 8008c98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	005b      	lsls	r3, r3, #1
 8008ca6:	2203      	movs	r2, #3
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	43db      	mvns	r3, r3
 8008cae:	69ba      	ldr	r2, [r7, #24]
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f003 0203 	and.w	r2, r3, #3
 8008cbc:	69fb      	ldr	r3, [r7, #28]
 8008cbe:	005b      	lsls	r3, r3, #1
 8008cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	69ba      	ldr	r2, [r7, #24]
 8008cce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 80be 	beq.w	8008e5a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008cde:	4b66      	ldr	r3, [pc, #408]	@ (8008e78 <HAL_GPIO_Init+0x324>)
 8008ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ce2:	4a65      	ldr	r2, [pc, #404]	@ (8008e78 <HAL_GPIO_Init+0x324>)
 8008ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8008cea:	4b63      	ldr	r3, [pc, #396]	@ (8008e78 <HAL_GPIO_Init+0x324>)
 8008cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008cf2:	60fb      	str	r3, [r7, #12]
 8008cf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8008cf6:	4a61      	ldr	r2, [pc, #388]	@ (8008e7c <HAL_GPIO_Init+0x328>)
 8008cf8:	69fb      	ldr	r3, [r7, #28]
 8008cfa:	089b      	lsrs	r3, r3, #2
 8008cfc:	3302      	adds	r3, #2
 8008cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8008d04:	69fb      	ldr	r3, [r7, #28]
 8008d06:	f003 0303 	and.w	r3, r3, #3
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	220f      	movs	r2, #15
 8008d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d12:	43db      	mvns	r3, r3
 8008d14:	69ba      	ldr	r2, [r7, #24]
 8008d16:	4013      	ands	r3, r2
 8008d18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a58      	ldr	r2, [pc, #352]	@ (8008e80 <HAL_GPIO_Init+0x32c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d037      	beq.n	8008d92 <HAL_GPIO_Init+0x23e>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a57      	ldr	r2, [pc, #348]	@ (8008e84 <HAL_GPIO_Init+0x330>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d031      	beq.n	8008d8e <HAL_GPIO_Init+0x23a>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a56      	ldr	r2, [pc, #344]	@ (8008e88 <HAL_GPIO_Init+0x334>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d02b      	beq.n	8008d8a <HAL_GPIO_Init+0x236>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	4a55      	ldr	r2, [pc, #340]	@ (8008e8c <HAL_GPIO_Init+0x338>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d025      	beq.n	8008d86 <HAL_GPIO_Init+0x232>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4a54      	ldr	r2, [pc, #336]	@ (8008e90 <HAL_GPIO_Init+0x33c>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d01f      	beq.n	8008d82 <HAL_GPIO_Init+0x22e>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a53      	ldr	r2, [pc, #332]	@ (8008e94 <HAL_GPIO_Init+0x340>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d019      	beq.n	8008d7e <HAL_GPIO_Init+0x22a>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a52      	ldr	r2, [pc, #328]	@ (8008e98 <HAL_GPIO_Init+0x344>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d013      	beq.n	8008d7a <HAL_GPIO_Init+0x226>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	4a51      	ldr	r2, [pc, #324]	@ (8008e9c <HAL_GPIO_Init+0x348>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d00d      	beq.n	8008d76 <HAL_GPIO_Init+0x222>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	4a50      	ldr	r2, [pc, #320]	@ (8008ea0 <HAL_GPIO_Init+0x34c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d007      	beq.n	8008d72 <HAL_GPIO_Init+0x21e>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a4f      	ldr	r2, [pc, #316]	@ (8008ea4 <HAL_GPIO_Init+0x350>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d101      	bne.n	8008d6e <HAL_GPIO_Init+0x21a>
 8008d6a:	2309      	movs	r3, #9
 8008d6c:	e012      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d6e:	230a      	movs	r3, #10
 8008d70:	e010      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d72:	2308      	movs	r3, #8
 8008d74:	e00e      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d76:	2307      	movs	r3, #7
 8008d78:	e00c      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d7a:	2306      	movs	r3, #6
 8008d7c:	e00a      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d7e:	2305      	movs	r3, #5
 8008d80:	e008      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d82:	2304      	movs	r3, #4
 8008d84:	e006      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d86:	2303      	movs	r3, #3
 8008d88:	e004      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d8a:	2302      	movs	r3, #2
 8008d8c:	e002      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	e000      	b.n	8008d94 <HAL_GPIO_Init+0x240>
 8008d92:	2300      	movs	r3, #0
 8008d94:	69fa      	ldr	r2, [r7, #28]
 8008d96:	f002 0203 	and.w	r2, r2, #3
 8008d9a:	0092      	lsls	r2, r2, #2
 8008d9c:	4093      	lsls	r3, r2
 8008d9e:	69ba      	ldr	r2, [r7, #24]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8008da4:	4935      	ldr	r1, [pc, #212]	@ (8008e7c <HAL_GPIO_Init+0x328>)
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	089b      	lsrs	r3, r3, #2
 8008daa:	3302      	adds	r3, #2
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008db2:	4b3d      	ldr	r3, [pc, #244]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008db4:	689b      	ldr	r3, [r3, #8]
 8008db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	43db      	mvns	r3, r3
 8008dbc:	69ba      	ldr	r2, [r7, #24]
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008dce:	69ba      	ldr	r2, [r7, #24]
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008dd6:	4a34      	ldr	r2, [pc, #208]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008dd8:	69bb      	ldr	r3, [r7, #24]
 8008dda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008ddc:	4b32      	ldr	r3, [pc, #200]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	43db      	mvns	r3, r3
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	4013      	ands	r3, r2
 8008dea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d003      	beq.n	8008e00 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008df8:	69ba      	ldr	r2, [r7, #24]
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008e00:	4a29      	ldr	r2, [pc, #164]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008e06:	4b28      	ldr	r3, [pc, #160]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	43db      	mvns	r3, r3
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	4013      	ands	r3, r2
 8008e14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d003      	beq.n	8008e2a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008e22:	69ba      	ldr	r2, [r7, #24]
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e2a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e30:	4b1d      	ldr	r3, [pc, #116]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	43db      	mvns	r3, r3
 8008e3a:	69ba      	ldr	r2, [r7, #24]
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d003      	beq.n	8008e54 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	4313      	orrs	r3, r2
 8008e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e54:	4a14      	ldr	r2, [pc, #80]	@ (8008ea8 <HAL_GPIO_Init+0x354>)
 8008e56:	69bb      	ldr	r3, [r7, #24]
 8008e58:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	61fb      	str	r3, [r7, #28]
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	2b0f      	cmp	r3, #15
 8008e64:	f67f ae86 	bls.w	8008b74 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8008e68:	bf00      	nop
 8008e6a:	bf00      	nop
 8008e6c:	3724      	adds	r7, #36	@ 0x24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	40023800 	.word	0x40023800
 8008e7c:	40013800 	.word	0x40013800
 8008e80:	40020000 	.word	0x40020000
 8008e84:	40020400 	.word	0x40020400
 8008e88:	40020800 	.word	0x40020800
 8008e8c:	40020c00 	.word	0x40020c00
 8008e90:	40021000 	.word	0x40021000
 8008e94:	40021400 	.word	0x40021400
 8008e98:	40021800 	.word	0x40021800
 8008e9c:	40021c00 	.word	0x40021c00
 8008ea0:	40022000 	.word	0x40022000
 8008ea4:	40022400 	.word	0x40022400
 8008ea8:	40013c00 	.word	0x40013c00

08008eac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	691a      	ldr	r2, [r3, #16]
 8008ebc:	887b      	ldrh	r3, [r7, #2]
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d002      	beq.n	8008eca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	73fb      	strb	r3, [r7, #15]
 8008ec8:	e001      	b.n	8008ece <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3714      	adds	r7, #20
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	807b      	strh	r3, [r7, #2]
 8008ee8:	4613      	mov	r3, r2
 8008eea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008eec:	787b      	ldrb	r3, [r7, #1]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d003      	beq.n	8008efa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ef2:	887a      	ldrh	r2, [r7, #2]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8008ef8:	e003      	b.n	8008f02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8008efa:	887b      	ldrh	r3, [r7, #2]
 8008efc:	041a      	lsls	r2, r3, #16
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	619a      	str	r2, [r3, #24]
}
 8008f02:	bf00      	nop
 8008f04:	370c      	adds	r7, #12
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr

08008f0e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008f0e:	b480      	push	{r7}
 8008f10:	b085      	sub	sp, #20
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
 8008f16:	460b      	mov	r3, r1
 8008f18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	695b      	ldr	r3, [r3, #20]
 8008f1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008f20:	887a      	ldrh	r2, [r7, #2]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	4013      	ands	r3, r2
 8008f26:	041a      	lsls	r2, r3, #16
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	43d9      	mvns	r1, r3
 8008f2c:	887b      	ldrh	r3, [r7, #2]
 8008f2e:	400b      	ands	r3, r1
 8008f30:	431a      	orrs	r2, r3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	619a      	str	r2, [r3, #24]
}
 8008f36:	bf00      	nop
 8008f38:	3714      	adds	r7, #20
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr
	...

08008f44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008f4e:	4b08      	ldr	r3, [pc, #32]	@ (8008f70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f50:	695a      	ldr	r2, [r3, #20]
 8008f52:	88fb      	ldrh	r3, [r7, #6]
 8008f54:	4013      	ands	r3, r2
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d006      	beq.n	8008f68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008f5a:	4a05      	ldr	r2, [pc, #20]	@ (8008f70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008f5c:	88fb      	ldrh	r3, [r7, #6]
 8008f5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008f60:	88fb      	ldrh	r3, [r7, #6]
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7fd fe68 	bl	8006c38 <HAL_GPIO_EXTI_Callback>
  }
}
 8008f68:	bf00      	nop
 8008f6a:	3708      	adds	r7, #8
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}
 8008f70:	40013c00 	.word	0x40013c00

08008f74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b086      	sub	sp, #24
 8008f78:	af02      	add	r7, sp, #8
 8008f7a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	e108      	b.n	8009198 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d106      	bne.n	8008fa6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f7fe fa5d 	bl	8007460 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2203      	movs	r2, #3
 8008faa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008fb4:	d102      	bne.n	8008fbc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f004 fa49 	bl	800d458 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6818      	ldr	r0, [r3, #0]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	7c1a      	ldrb	r2, [r3, #16]
 8008fce:	f88d 2000 	strb.w	r2, [sp]
 8008fd2:	3304      	adds	r3, #4
 8008fd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008fd6:	f004 f9e5 	bl	800d3a4 <USB_CoreInit>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d005      	beq.n	8008fec <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2202      	movs	r2, #2
 8008fe4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	e0d5      	b.n	8009198 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f004 fa41 	bl	800d47a <USB_SetCurrentMode>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d005      	beq.n	800900a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2202      	movs	r2, #2
 8009002:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e0c6      	b.n	8009198 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800900a:	2300      	movs	r3, #0
 800900c:	73fb      	strb	r3, [r7, #15]
 800900e:	e04a      	b.n	80090a6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009010:	7bfa      	ldrb	r2, [r7, #15]
 8009012:	6879      	ldr	r1, [r7, #4]
 8009014:	4613      	mov	r3, r2
 8009016:	00db      	lsls	r3, r3, #3
 8009018:	4413      	add	r3, r2
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	3315      	adds	r3, #21
 8009020:	2201      	movs	r2, #1
 8009022:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009024:	7bfa      	ldrb	r2, [r7, #15]
 8009026:	6879      	ldr	r1, [r7, #4]
 8009028:	4613      	mov	r3, r2
 800902a:	00db      	lsls	r3, r3, #3
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	440b      	add	r3, r1
 8009032:	3314      	adds	r3, #20
 8009034:	7bfa      	ldrb	r2, [r7, #15]
 8009036:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009038:	7bfa      	ldrb	r2, [r7, #15]
 800903a:	7bfb      	ldrb	r3, [r7, #15]
 800903c:	b298      	uxth	r0, r3
 800903e:	6879      	ldr	r1, [r7, #4]
 8009040:	4613      	mov	r3, r2
 8009042:	00db      	lsls	r3, r3, #3
 8009044:	4413      	add	r3, r2
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	440b      	add	r3, r1
 800904a:	332e      	adds	r3, #46	@ 0x2e
 800904c:	4602      	mov	r2, r0
 800904e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009050:	7bfa      	ldrb	r2, [r7, #15]
 8009052:	6879      	ldr	r1, [r7, #4]
 8009054:	4613      	mov	r3, r2
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	4413      	add	r3, r2
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	440b      	add	r3, r1
 800905e:	3318      	adds	r3, #24
 8009060:	2200      	movs	r2, #0
 8009062:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009064:	7bfa      	ldrb	r2, [r7, #15]
 8009066:	6879      	ldr	r1, [r7, #4]
 8009068:	4613      	mov	r3, r2
 800906a:	00db      	lsls	r3, r3, #3
 800906c:	4413      	add	r3, r2
 800906e:	009b      	lsls	r3, r3, #2
 8009070:	440b      	add	r3, r1
 8009072:	331c      	adds	r3, #28
 8009074:	2200      	movs	r2, #0
 8009076:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009078:	7bfa      	ldrb	r2, [r7, #15]
 800907a:	6879      	ldr	r1, [r7, #4]
 800907c:	4613      	mov	r3, r2
 800907e:	00db      	lsls	r3, r3, #3
 8009080:	4413      	add	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	440b      	add	r3, r1
 8009086:	3320      	adds	r3, #32
 8009088:	2200      	movs	r2, #0
 800908a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800908c:	7bfa      	ldrb	r2, [r7, #15]
 800908e:	6879      	ldr	r1, [r7, #4]
 8009090:	4613      	mov	r3, r2
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	4413      	add	r3, r2
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	440b      	add	r3, r1
 800909a:	3324      	adds	r3, #36	@ 0x24
 800909c:	2200      	movs	r2, #0
 800909e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090a0:	7bfb      	ldrb	r3, [r7, #15]
 80090a2:	3301      	adds	r3, #1
 80090a4:	73fb      	strb	r3, [r7, #15]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	791b      	ldrb	r3, [r3, #4]
 80090aa:	7bfa      	ldrb	r2, [r7, #15]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d3af      	bcc.n	8009010 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80090b0:	2300      	movs	r3, #0
 80090b2:	73fb      	strb	r3, [r7, #15]
 80090b4:	e044      	b.n	8009140 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80090b6:	7bfa      	ldrb	r2, [r7, #15]
 80090b8:	6879      	ldr	r1, [r7, #4]
 80090ba:	4613      	mov	r3, r2
 80090bc:	00db      	lsls	r3, r3, #3
 80090be:	4413      	add	r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	440b      	add	r3, r1
 80090c4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80090c8:	2200      	movs	r2, #0
 80090ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80090cc:	7bfa      	ldrb	r2, [r7, #15]
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	4613      	mov	r3, r2
 80090d2:	00db      	lsls	r3, r3, #3
 80090d4:	4413      	add	r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	440b      	add	r3, r1
 80090da:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80090de:	7bfa      	ldrb	r2, [r7, #15]
 80090e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80090e2:	7bfa      	ldrb	r2, [r7, #15]
 80090e4:	6879      	ldr	r1, [r7, #4]
 80090e6:	4613      	mov	r3, r2
 80090e8:	00db      	lsls	r3, r3, #3
 80090ea:	4413      	add	r3, r2
 80090ec:	009b      	lsls	r3, r3, #2
 80090ee:	440b      	add	r3, r1
 80090f0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80090f4:	2200      	movs	r2, #0
 80090f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80090f8:	7bfa      	ldrb	r2, [r7, #15]
 80090fa:	6879      	ldr	r1, [r7, #4]
 80090fc:	4613      	mov	r3, r2
 80090fe:	00db      	lsls	r3, r3, #3
 8009100:	4413      	add	r3, r2
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	440b      	add	r3, r1
 8009106:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800910a:	2200      	movs	r2, #0
 800910c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800910e:	7bfa      	ldrb	r2, [r7, #15]
 8009110:	6879      	ldr	r1, [r7, #4]
 8009112:	4613      	mov	r3, r2
 8009114:	00db      	lsls	r3, r3, #3
 8009116:	4413      	add	r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	440b      	add	r3, r1
 800911c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009120:	2200      	movs	r2, #0
 8009122:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009124:	7bfa      	ldrb	r2, [r7, #15]
 8009126:	6879      	ldr	r1, [r7, #4]
 8009128:	4613      	mov	r3, r2
 800912a:	00db      	lsls	r3, r3, #3
 800912c:	4413      	add	r3, r2
 800912e:	009b      	lsls	r3, r3, #2
 8009130:	440b      	add	r3, r1
 8009132:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009136:	2200      	movs	r2, #0
 8009138:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800913a:	7bfb      	ldrb	r3, [r7, #15]
 800913c:	3301      	adds	r3, #1
 800913e:	73fb      	strb	r3, [r7, #15]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	791b      	ldrb	r3, [r3, #4]
 8009144:	7bfa      	ldrb	r2, [r7, #15]
 8009146:	429a      	cmp	r2, r3
 8009148:	d3b5      	bcc.n	80090b6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6818      	ldr	r0, [r3, #0]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	7c1a      	ldrb	r2, [r3, #16]
 8009152:	f88d 2000 	strb.w	r2, [sp]
 8009156:	3304      	adds	r3, #4
 8009158:	cb0e      	ldmia	r3, {r1, r2, r3}
 800915a:	f004 f9db 	bl	800d514 <USB_DevInit>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d005      	beq.n	8009170 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2202      	movs	r2, #2
 8009168:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e013      	b.n	8009198 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2201      	movs	r2, #1
 800917a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	7b1b      	ldrb	r3, [r3, #12]
 8009182:	2b01      	cmp	r3, #1
 8009184:	d102      	bne.n	800918c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f80a 	bl	80091a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4618      	mov	r0, r3
 8009192:	f004 fb96 	bl	800d8c2 <USB_DevDisconnect>

  return HAL_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2201      	movs	r2, #1
 80091b2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091ce:	4b05      	ldr	r3, [pc, #20]	@ (80091e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80091d0:	4313      	orrs	r3, r2
 80091d2:	68fa      	ldr	r2, [r7, #12]
 80091d4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3714      	adds	r7, #20
 80091dc:	46bd      	mov	sp, r7
 80091de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e2:	4770      	bx	lr
 80091e4:	10000003 	.word	0x10000003

080091e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80091e8:	b480      	push	{r7}
 80091ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091ec:	4b05      	ldr	r3, [pc, #20]	@ (8009204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a04      	ldr	r2, [pc, #16]	@ (8009204 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80091f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091f6:	6013      	str	r3, [r2, #0]
}
 80091f8:	bf00      	nop
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	40007000 	.word	0x40007000

08009208 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800920e:	2300      	movs	r3, #0
 8009210:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009212:	4b23      	ldr	r3, [pc, #140]	@ (80092a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8009214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009216:	4a22      	ldr	r2, [pc, #136]	@ (80092a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8009218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800921c:	6413      	str	r3, [r2, #64]	@ 0x40
 800921e:	4b20      	ldr	r3, [pc, #128]	@ (80092a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8009220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009226:	603b      	str	r3, [r7, #0]
 8009228:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800922a:	4b1e      	ldr	r3, [pc, #120]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a1d      	ldr	r2, [pc, #116]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009234:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009236:	f7fe ff19 	bl	800806c <HAL_GetTick>
 800923a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800923c:	e009      	b.n	8009252 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800923e:	f7fe ff15 	bl	800806c <HAL_GetTick>
 8009242:	4602      	mov	r2, r0
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	1ad3      	subs	r3, r2, r3
 8009248:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800924c:	d901      	bls.n	8009252 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800924e:	2303      	movs	r3, #3
 8009250:	e022      	b.n	8009298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009252:	4b14      	ldr	r3, [pc, #80]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800925a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800925e:	d1ee      	bne.n	800923e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009260:	4b10      	ldr	r3, [pc, #64]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a0f      	ldr	r2, [pc, #60]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8009266:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800926a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800926c:	f7fe fefe 	bl	800806c <HAL_GetTick>
 8009270:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009272:	e009      	b.n	8009288 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009274:	f7fe fefa 	bl	800806c <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009282:	d901      	bls.n	8009288 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8009284:	2303      	movs	r3, #3
 8009286:	e007      	b.n	8009298 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009288:	4b06      	ldr	r3, [pc, #24]	@ (80092a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009294:	d1ee      	bne.n	8009274 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3708      	adds	r7, #8
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}
 80092a0:	40023800 	.word	0x40023800
 80092a4:	40007000 	.word	0x40007000

080092a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80092b0:	2300      	movs	r3, #0
 80092b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e29b      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f003 0301 	and.w	r3, r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 8087 	beq.w	80093da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80092cc:	4b96      	ldr	r3, [pc, #600]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	f003 030c 	and.w	r3, r3, #12
 80092d4:	2b04      	cmp	r3, #4
 80092d6:	d00c      	beq.n	80092f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80092d8:	4b93      	ldr	r3, [pc, #588]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	f003 030c 	and.w	r3, r3, #12
 80092e0:	2b08      	cmp	r3, #8
 80092e2:	d112      	bne.n	800930a <HAL_RCC_OscConfig+0x62>
 80092e4:	4b90      	ldr	r3, [pc, #576]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80092f0:	d10b      	bne.n	800930a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092f2:	4b8d      	ldr	r3, [pc, #564]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d06c      	beq.n	80093d8 <HAL_RCC_OscConfig+0x130>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d168      	bne.n	80093d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e275      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009312:	d106      	bne.n	8009322 <HAL_RCC_OscConfig+0x7a>
 8009314:	4b84      	ldr	r3, [pc, #528]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a83      	ldr	r2, [pc, #524]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800931a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800931e:	6013      	str	r3, [r2, #0]
 8009320:	e02e      	b.n	8009380 <HAL_RCC_OscConfig+0xd8>
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10c      	bne.n	8009344 <HAL_RCC_OscConfig+0x9c>
 800932a:	4b7f      	ldr	r3, [pc, #508]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a7e      	ldr	r2, [pc, #504]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009334:	6013      	str	r3, [r2, #0]
 8009336:	4b7c      	ldr	r3, [pc, #496]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a7b      	ldr	r2, [pc, #492]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800933c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	e01d      	b.n	8009380 <HAL_RCC_OscConfig+0xd8>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800934c:	d10c      	bne.n	8009368 <HAL_RCC_OscConfig+0xc0>
 800934e:	4b76      	ldr	r3, [pc, #472]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a75      	ldr	r2, [pc, #468]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009358:	6013      	str	r3, [r2, #0]
 800935a:	4b73      	ldr	r3, [pc, #460]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	4a72      	ldr	r2, [pc, #456]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009364:	6013      	str	r3, [r2, #0]
 8009366:	e00b      	b.n	8009380 <HAL_RCC_OscConfig+0xd8>
 8009368:	4b6f      	ldr	r3, [pc, #444]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a6e      	ldr	r2, [pc, #440]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800936e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009372:	6013      	str	r3, [r2, #0]
 8009374:	4b6c      	ldr	r3, [pc, #432]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a6b      	ldr	r2, [pc, #428]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800937a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800937e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d013      	beq.n	80093b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009388:	f7fe fe70 	bl	800806c <HAL_GetTick>
 800938c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800938e:	e008      	b.n	80093a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009390:	f7fe fe6c 	bl	800806c <HAL_GetTick>
 8009394:	4602      	mov	r2, r0
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	2b64      	cmp	r3, #100	@ 0x64
 800939c:	d901      	bls.n	80093a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800939e:	2303      	movs	r3, #3
 80093a0:	e229      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80093a2:	4b61      	ldr	r3, [pc, #388]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d0f0      	beq.n	8009390 <HAL_RCC_OscConfig+0xe8>
 80093ae:	e014      	b.n	80093da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093b0:	f7fe fe5c 	bl	800806c <HAL_GetTick>
 80093b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80093b6:	e008      	b.n	80093ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80093b8:	f7fe fe58 	bl	800806c <HAL_GetTick>
 80093bc:	4602      	mov	r2, r0
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	1ad3      	subs	r3, r2, r3
 80093c2:	2b64      	cmp	r3, #100	@ 0x64
 80093c4:	d901      	bls.n	80093ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	e215      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80093ca:	4b57      	ldr	r3, [pc, #348]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1f0      	bne.n	80093b8 <HAL_RCC_OscConfig+0x110>
 80093d6:	e000      	b.n	80093da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f003 0302 	and.w	r3, r3, #2
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d069      	beq.n	80094ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80093e6:	4b50      	ldr	r3, [pc, #320]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80093e8:	689b      	ldr	r3, [r3, #8]
 80093ea:	f003 030c 	and.w	r3, r3, #12
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00b      	beq.n	800940a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80093f2:	4b4d      	ldr	r3, [pc, #308]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 030c 	and.w	r3, r3, #12
 80093fa:	2b08      	cmp	r3, #8
 80093fc:	d11c      	bne.n	8009438 <HAL_RCC_OscConfig+0x190>
 80093fe:	4b4a      	ldr	r3, [pc, #296]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009406:	2b00      	cmp	r3, #0
 8009408:	d116      	bne.n	8009438 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800940a:	4b47      	ldr	r3, [pc, #284]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f003 0302 	and.w	r3, r3, #2
 8009412:	2b00      	cmp	r3, #0
 8009414:	d005      	beq.n	8009422 <HAL_RCC_OscConfig+0x17a>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	2b01      	cmp	r3, #1
 800941c:	d001      	beq.n	8009422 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e1e9      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009422:	4b41      	ldr	r3, [pc, #260]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	691b      	ldr	r3, [r3, #16]
 800942e:	00db      	lsls	r3, r3, #3
 8009430:	493d      	ldr	r1, [pc, #244]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009432:	4313      	orrs	r3, r2
 8009434:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009436:	e040      	b.n	80094ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d023      	beq.n	8009488 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009440:	4b39      	ldr	r3, [pc, #228]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a38      	ldr	r2, [pc, #224]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009446:	f043 0301 	orr.w	r3, r3, #1
 800944a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800944c:	f7fe fe0e 	bl	800806c <HAL_GetTick>
 8009450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009452:	e008      	b.n	8009466 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009454:	f7fe fe0a 	bl	800806c <HAL_GetTick>
 8009458:	4602      	mov	r2, r0
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	2b02      	cmp	r3, #2
 8009460:	d901      	bls.n	8009466 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009462:	2303      	movs	r3, #3
 8009464:	e1c7      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009466:	4b30      	ldr	r3, [pc, #192]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 0302 	and.w	r3, r3, #2
 800946e:	2b00      	cmp	r3, #0
 8009470:	d0f0      	beq.n	8009454 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009472:	4b2d      	ldr	r3, [pc, #180]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	691b      	ldr	r3, [r3, #16]
 800947e:	00db      	lsls	r3, r3, #3
 8009480:	4929      	ldr	r1, [pc, #164]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009482:	4313      	orrs	r3, r2
 8009484:	600b      	str	r3, [r1, #0]
 8009486:	e018      	b.n	80094ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009488:	4b27      	ldr	r3, [pc, #156]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a26      	ldr	r2, [pc, #152]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 800948e:	f023 0301 	bic.w	r3, r3, #1
 8009492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009494:	f7fe fdea 	bl	800806c <HAL_GetTick>
 8009498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800949a:	e008      	b.n	80094ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800949c:	f7fe fde6 	bl	800806c <HAL_GetTick>
 80094a0:	4602      	mov	r2, r0
 80094a2:	693b      	ldr	r3, [r7, #16]
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	d901      	bls.n	80094ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80094aa:	2303      	movs	r3, #3
 80094ac:	e1a3      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80094ae:	4b1e      	ldr	r3, [pc, #120]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1f0      	bne.n	800949c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f003 0308 	and.w	r3, r3, #8
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d038      	beq.n	8009538 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d019      	beq.n	8009502 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80094ce:	4b16      	ldr	r3, [pc, #88]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80094d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094d2:	4a15      	ldr	r2, [pc, #84]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80094d4:	f043 0301 	orr.w	r3, r3, #1
 80094d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094da:	f7fe fdc7 	bl	800806c <HAL_GetTick>
 80094de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80094e0:	e008      	b.n	80094f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094e2:	f7fe fdc3 	bl	800806c <HAL_GetTick>
 80094e6:	4602      	mov	r2, r0
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	1ad3      	subs	r3, r2, r3
 80094ec:	2b02      	cmp	r3, #2
 80094ee:	d901      	bls.n	80094f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80094f0:	2303      	movs	r3, #3
 80094f2:	e180      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80094f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 80094f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094f8:	f003 0302 	and.w	r3, r3, #2
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d0f0      	beq.n	80094e2 <HAL_RCC_OscConfig+0x23a>
 8009500:	e01a      	b.n	8009538 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009502:	4b09      	ldr	r3, [pc, #36]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009506:	4a08      	ldr	r2, [pc, #32]	@ (8009528 <HAL_RCC_OscConfig+0x280>)
 8009508:	f023 0301 	bic.w	r3, r3, #1
 800950c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800950e:	f7fe fdad 	bl	800806c <HAL_GetTick>
 8009512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009514:	e00a      	b.n	800952c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009516:	f7fe fda9 	bl	800806c <HAL_GetTick>
 800951a:	4602      	mov	r2, r0
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	1ad3      	subs	r3, r2, r3
 8009520:	2b02      	cmp	r3, #2
 8009522:	d903      	bls.n	800952c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009524:	2303      	movs	r3, #3
 8009526:	e166      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
 8009528:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800952c:	4b92      	ldr	r3, [pc, #584]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800952e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009530:	f003 0302 	and.w	r3, r3, #2
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1ee      	bne.n	8009516 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 0304 	and.w	r3, r3, #4
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 80a4 	beq.w	800968e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009546:	4b8c      	ldr	r3, [pc, #560]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800954a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800954e:	2b00      	cmp	r3, #0
 8009550:	d10d      	bne.n	800956e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009552:	4b89      	ldr	r3, [pc, #548]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009556:	4a88      	ldr	r2, [pc, #544]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009558:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800955c:	6413      	str	r3, [r2, #64]	@ 0x40
 800955e:	4b86      	ldr	r3, [pc, #536]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009566:	60bb      	str	r3, [r7, #8]
 8009568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800956a:	2301      	movs	r3, #1
 800956c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800956e:	4b83      	ldr	r3, [pc, #524]	@ (800977c <HAL_RCC_OscConfig+0x4d4>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009576:	2b00      	cmp	r3, #0
 8009578:	d118      	bne.n	80095ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800957a:	4b80      	ldr	r3, [pc, #512]	@ (800977c <HAL_RCC_OscConfig+0x4d4>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a7f      	ldr	r2, [pc, #508]	@ (800977c <HAL_RCC_OscConfig+0x4d4>)
 8009580:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009586:	f7fe fd71 	bl	800806c <HAL_GetTick>
 800958a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800958c:	e008      	b.n	80095a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800958e:	f7fe fd6d 	bl	800806c <HAL_GetTick>
 8009592:	4602      	mov	r2, r0
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	1ad3      	subs	r3, r2, r3
 8009598:	2b64      	cmp	r3, #100	@ 0x64
 800959a:	d901      	bls.n	80095a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800959c:	2303      	movs	r3, #3
 800959e:	e12a      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80095a0:	4b76      	ldr	r3, [pc, #472]	@ (800977c <HAL_RCC_OscConfig+0x4d4>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d0f0      	beq.n	800958e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	689b      	ldr	r3, [r3, #8]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d106      	bne.n	80095c2 <HAL_RCC_OscConfig+0x31a>
 80095b4:	4b70      	ldr	r3, [pc, #448]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095b8:	4a6f      	ldr	r2, [pc, #444]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095ba:	f043 0301 	orr.w	r3, r3, #1
 80095be:	6713      	str	r3, [r2, #112]	@ 0x70
 80095c0:	e02d      	b.n	800961e <HAL_RCC_OscConfig+0x376>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d10c      	bne.n	80095e4 <HAL_RCC_OscConfig+0x33c>
 80095ca:	4b6b      	ldr	r3, [pc, #428]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095ce:	4a6a      	ldr	r2, [pc, #424]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095d0:	f023 0301 	bic.w	r3, r3, #1
 80095d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80095d6:	4b68      	ldr	r3, [pc, #416]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095da:	4a67      	ldr	r2, [pc, #412]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095dc:	f023 0304 	bic.w	r3, r3, #4
 80095e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80095e2:	e01c      	b.n	800961e <HAL_RCC_OscConfig+0x376>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	2b05      	cmp	r3, #5
 80095ea:	d10c      	bne.n	8009606 <HAL_RCC_OscConfig+0x35e>
 80095ec:	4b62      	ldr	r3, [pc, #392]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095f0:	4a61      	ldr	r2, [pc, #388]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095f2:	f043 0304 	orr.w	r3, r3, #4
 80095f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80095f8:	4b5f      	ldr	r3, [pc, #380]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095fc:	4a5e      	ldr	r2, [pc, #376]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80095fe:	f043 0301 	orr.w	r3, r3, #1
 8009602:	6713      	str	r3, [r2, #112]	@ 0x70
 8009604:	e00b      	b.n	800961e <HAL_RCC_OscConfig+0x376>
 8009606:	4b5c      	ldr	r3, [pc, #368]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800960a:	4a5b      	ldr	r2, [pc, #364]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800960c:	f023 0301 	bic.w	r3, r3, #1
 8009610:	6713      	str	r3, [r2, #112]	@ 0x70
 8009612:	4b59      	ldr	r3, [pc, #356]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009616:	4a58      	ldr	r2, [pc, #352]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009618:	f023 0304 	bic.w	r3, r3, #4
 800961c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d015      	beq.n	8009652 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009626:	f7fe fd21 	bl	800806c <HAL_GetTick>
 800962a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800962c:	e00a      	b.n	8009644 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800962e:	f7fe fd1d 	bl	800806c <HAL_GetTick>
 8009632:	4602      	mov	r2, r0
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	1ad3      	subs	r3, r2, r3
 8009638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800963c:	4293      	cmp	r3, r2
 800963e:	d901      	bls.n	8009644 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009640:	2303      	movs	r3, #3
 8009642:	e0d8      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009644:	4b4c      	ldr	r3, [pc, #304]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009648:	f003 0302 	and.w	r3, r3, #2
 800964c:	2b00      	cmp	r3, #0
 800964e:	d0ee      	beq.n	800962e <HAL_RCC_OscConfig+0x386>
 8009650:	e014      	b.n	800967c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009652:	f7fe fd0b 	bl	800806c <HAL_GetTick>
 8009656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009658:	e00a      	b.n	8009670 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800965a:	f7fe fd07 	bl	800806c <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009668:	4293      	cmp	r3, r2
 800966a:	d901      	bls.n	8009670 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800966c:	2303      	movs	r3, #3
 800966e:	e0c2      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009670:	4b41      	ldr	r3, [pc, #260]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009674:	f003 0302 	and.w	r3, r3, #2
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1ee      	bne.n	800965a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800967c:	7dfb      	ldrb	r3, [r7, #23]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d105      	bne.n	800968e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009682:	4b3d      	ldr	r3, [pc, #244]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009686:	4a3c      	ldr	r2, [pc, #240]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009688:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800968c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	699b      	ldr	r3, [r3, #24]
 8009692:	2b00      	cmp	r3, #0
 8009694:	f000 80ae 	beq.w	80097f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009698:	4b37      	ldr	r3, [pc, #220]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f003 030c 	and.w	r3, r3, #12
 80096a0:	2b08      	cmp	r3, #8
 80096a2:	d06d      	beq.n	8009780 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	699b      	ldr	r3, [r3, #24]
 80096a8:	2b02      	cmp	r3, #2
 80096aa:	d14b      	bne.n	8009744 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80096ac:	4b32      	ldr	r3, [pc, #200]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a31      	ldr	r2, [pc, #196]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80096b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80096b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096b8:	f7fe fcd8 	bl	800806c <HAL_GetTick>
 80096bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80096be:	e008      	b.n	80096d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096c0:	f7fe fcd4 	bl	800806c <HAL_GetTick>
 80096c4:	4602      	mov	r2, r0
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d901      	bls.n	80096d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80096ce:	2303      	movs	r3, #3
 80096d0:	e091      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80096d2:	4b29      	ldr	r3, [pc, #164]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1f0      	bne.n	80096c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	69da      	ldr	r2, [r3, #28]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	431a      	orrs	r2, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ec:	019b      	lsls	r3, r3, #6
 80096ee:	431a      	orrs	r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f4:	085b      	lsrs	r3, r3, #1
 80096f6:	3b01      	subs	r3, #1
 80096f8:	041b      	lsls	r3, r3, #16
 80096fa:	431a      	orrs	r2, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009700:	061b      	lsls	r3, r3, #24
 8009702:	431a      	orrs	r2, r3
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009708:	071b      	lsls	r3, r3, #28
 800970a:	491b      	ldr	r1, [pc, #108]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800970c:	4313      	orrs	r3, r2
 800970e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009710:	4b19      	ldr	r3, [pc, #100]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a18      	ldr	r2, [pc, #96]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800971a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800971c:	f7fe fca6 	bl	800806c <HAL_GetTick>
 8009720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009722:	e008      	b.n	8009736 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009724:	f7fe fca2 	bl	800806c <HAL_GetTick>
 8009728:	4602      	mov	r2, r0
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	2b02      	cmp	r3, #2
 8009730:	d901      	bls.n	8009736 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e05f      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009736:	4b10      	ldr	r3, [pc, #64]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800973e:	2b00      	cmp	r3, #0
 8009740:	d0f0      	beq.n	8009724 <HAL_RCC_OscConfig+0x47c>
 8009742:	e057      	b.n	80097f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009744:	4b0c      	ldr	r3, [pc, #48]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a0b      	ldr	r2, [pc, #44]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800974a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800974e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009750:	f7fe fc8c 	bl	800806c <HAL_GetTick>
 8009754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009756:	e008      	b.n	800976a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009758:	f7fe fc88 	bl	800806c <HAL_GetTick>
 800975c:	4602      	mov	r2, r0
 800975e:	693b      	ldr	r3, [r7, #16]
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	2b02      	cmp	r3, #2
 8009764:	d901      	bls.n	800976a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8009766:	2303      	movs	r3, #3
 8009768:	e045      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800976a:	4b03      	ldr	r3, [pc, #12]	@ (8009778 <HAL_RCC_OscConfig+0x4d0>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1f0      	bne.n	8009758 <HAL_RCC_OscConfig+0x4b0>
 8009776:	e03d      	b.n	80097f4 <HAL_RCC_OscConfig+0x54c>
 8009778:	40023800 	.word	0x40023800
 800977c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009780:	4b1f      	ldr	r3, [pc, #124]	@ (8009800 <HAL_RCC_OscConfig+0x558>)
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	699b      	ldr	r3, [r3, #24]
 800978a:	2b01      	cmp	r3, #1
 800978c:	d030      	beq.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009798:	429a      	cmp	r2, r3
 800979a:	d129      	bne.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d122      	bne.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80097b0:	4013      	ands	r3, r2
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80097b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d119      	bne.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c6:	085b      	lsrs	r3, r3, #1
 80097c8:	3b01      	subs	r3, #1
 80097ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d10f      	bne.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80097dc:	429a      	cmp	r2, r3
 80097de:	d107      	bne.n	80097f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d001      	beq.n	80097f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80097f0:	2301      	movs	r3, #1
 80097f2:	e000      	b.n	80097f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3718      	adds	r7, #24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	40023800 	.word	0x40023800

08009804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b084      	sub	sp, #16
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d101      	bne.n	800981c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009818:	2301      	movs	r3, #1
 800981a:	e0d0      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800981c:	4b6a      	ldr	r3, [pc, #424]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f003 030f 	and.w	r3, r3, #15
 8009824:	683a      	ldr	r2, [r7, #0]
 8009826:	429a      	cmp	r2, r3
 8009828:	d910      	bls.n	800984c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800982a:	4b67      	ldr	r3, [pc, #412]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f023 020f 	bic.w	r2, r3, #15
 8009832:	4965      	ldr	r1, [pc, #404]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	4313      	orrs	r3, r2
 8009838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800983a:	4b63      	ldr	r3, [pc, #396]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 030f 	and.w	r3, r3, #15
 8009842:	683a      	ldr	r2, [r7, #0]
 8009844:	429a      	cmp	r2, r3
 8009846:	d001      	beq.n	800984c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009848:	2301      	movs	r3, #1
 800984a:	e0b8      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 0302 	and.w	r3, r3, #2
 8009854:	2b00      	cmp	r3, #0
 8009856:	d020      	beq.n	800989a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f003 0304 	and.w	r3, r3, #4
 8009860:	2b00      	cmp	r3, #0
 8009862:	d005      	beq.n	8009870 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009864:	4b59      	ldr	r3, [pc, #356]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	4a58      	ldr	r2, [pc, #352]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 800986a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800986e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f003 0308 	and.w	r3, r3, #8
 8009878:	2b00      	cmp	r3, #0
 800987a:	d005      	beq.n	8009888 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800987c:	4b53      	ldr	r3, [pc, #332]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	4a52      	ldr	r2, [pc, #328]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009882:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8009886:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009888:	4b50      	ldr	r3, [pc, #320]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	494d      	ldr	r1, [pc, #308]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009896:	4313      	orrs	r3, r2
 8009898:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d040      	beq.n	8009928 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	2b01      	cmp	r3, #1
 80098ac:	d107      	bne.n	80098be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80098ae:	4b47      	ldr	r3, [pc, #284]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d115      	bne.n	80098e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e07f      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	d107      	bne.n	80098d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098c6:	4b41      	ldr	r3, [pc, #260]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d109      	bne.n	80098e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e073      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80098d6:	4b3d      	ldr	r3, [pc, #244]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f003 0302 	and.w	r3, r3, #2
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e06b      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80098e6:	4b39      	ldr	r3, [pc, #228]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	f023 0203 	bic.w	r2, r3, #3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	4936      	ldr	r1, [pc, #216]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 80098f4:	4313      	orrs	r3, r2
 80098f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098f8:	f7fe fbb8 	bl	800806c <HAL_GetTick>
 80098fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80098fe:	e00a      	b.n	8009916 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009900:	f7fe fbb4 	bl	800806c <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800990e:	4293      	cmp	r3, r2
 8009910:	d901      	bls.n	8009916 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	e053      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009916:	4b2d      	ldr	r3, [pc, #180]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f003 020c 	and.w	r2, r3, #12
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	009b      	lsls	r3, r3, #2
 8009924:	429a      	cmp	r2, r3
 8009926:	d1eb      	bne.n	8009900 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009928:	4b27      	ldr	r3, [pc, #156]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 030f 	and.w	r3, r3, #15
 8009930:	683a      	ldr	r2, [r7, #0]
 8009932:	429a      	cmp	r2, r3
 8009934:	d210      	bcs.n	8009958 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009936:	4b24      	ldr	r3, [pc, #144]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f023 020f 	bic.w	r2, r3, #15
 800993e:	4922      	ldr	r1, [pc, #136]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	4313      	orrs	r3, r2
 8009944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009946:	4b20      	ldr	r3, [pc, #128]	@ (80099c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 030f 	and.w	r3, r3, #15
 800994e:	683a      	ldr	r2, [r7, #0]
 8009950:	429a      	cmp	r2, r3
 8009952:	d001      	beq.n	8009958 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	e032      	b.n	80099be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f003 0304 	and.w	r3, r3, #4
 8009960:	2b00      	cmp	r3, #0
 8009962:	d008      	beq.n	8009976 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009964:	4b19      	ldr	r3, [pc, #100]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	4916      	ldr	r1, [pc, #88]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009972:	4313      	orrs	r3, r2
 8009974:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0308 	and.w	r3, r3, #8
 800997e:	2b00      	cmp	r3, #0
 8009980:	d009      	beq.n	8009996 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009982:	4b12      	ldr	r3, [pc, #72]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009984:	689b      	ldr	r3, [r3, #8]
 8009986:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	00db      	lsls	r3, r3, #3
 8009990:	490e      	ldr	r1, [pc, #56]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 8009992:	4313      	orrs	r3, r2
 8009994:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009996:	f000 f821 	bl	80099dc <HAL_RCC_GetSysClockFreq>
 800999a:	4602      	mov	r2, r0
 800999c:	4b0b      	ldr	r3, [pc, #44]	@ (80099cc <HAL_RCC_ClockConfig+0x1c8>)
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	091b      	lsrs	r3, r3, #4
 80099a2:	f003 030f 	and.w	r3, r3, #15
 80099a6:	490a      	ldr	r1, [pc, #40]	@ (80099d0 <HAL_RCC_ClockConfig+0x1cc>)
 80099a8:	5ccb      	ldrb	r3, [r1, r3]
 80099aa:	fa22 f303 	lsr.w	r3, r2, r3
 80099ae:	4a09      	ldr	r2, [pc, #36]	@ (80099d4 <HAL_RCC_ClockConfig+0x1d0>)
 80099b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80099b2:	4b09      	ldr	r3, [pc, #36]	@ (80099d8 <HAL_RCC_ClockConfig+0x1d4>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fe fb14 	bl	8007fe4 <HAL_InitTick>

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	40023c00 	.word	0x40023c00
 80099cc:	40023800 	.word	0x40023800
 80099d0:	08012618 	.word	0x08012618
 80099d4:	200002d8 	.word	0x200002d8
 80099d8:	200002e0 	.word	0x200002e0

080099dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80099dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099e0:	b094      	sub	sp, #80	@ 0x50
 80099e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80099e4:	2300      	movs	r3, #0
 80099e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80099e8:	2300      	movs	r3, #0
 80099ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099ec:	2300      	movs	r3, #0
 80099ee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80099f0:	2300      	movs	r3, #0
 80099f2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80099f4:	4b79      	ldr	r3, [pc, #484]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 80099f6:	689b      	ldr	r3, [r3, #8]
 80099f8:	f003 030c 	and.w	r3, r3, #12
 80099fc:	2b08      	cmp	r3, #8
 80099fe:	d00d      	beq.n	8009a1c <HAL_RCC_GetSysClockFreq+0x40>
 8009a00:	2b08      	cmp	r3, #8
 8009a02:	f200 80e1 	bhi.w	8009bc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d002      	beq.n	8009a10 <HAL_RCC_GetSysClockFreq+0x34>
 8009a0a:	2b04      	cmp	r3, #4
 8009a0c:	d003      	beq.n	8009a16 <HAL_RCC_GetSysClockFreq+0x3a>
 8009a0e:	e0db      	b.n	8009bc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009a10:	4b73      	ldr	r3, [pc, #460]	@ (8009be0 <HAL_RCC_GetSysClockFreq+0x204>)
 8009a12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009a14:	e0db      	b.n	8009bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009a16:	4b73      	ldr	r3, [pc, #460]	@ (8009be4 <HAL_RCC_GetSysClockFreq+0x208>)
 8009a18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009a1a:	e0d8      	b.n	8009bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009a1c:	4b6f      	ldr	r3, [pc, #444]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8009a1e:	685b      	ldr	r3, [r3, #4]
 8009a20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009a26:	4b6d      	ldr	r3, [pc, #436]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d063      	beq.n	8009afa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009a32:	4b6a      	ldr	r3, [pc, #424]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	099b      	lsrs	r3, r3, #6
 8009a38:	2200      	movs	r2, #0
 8009a3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009a3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a46:	2300      	movs	r3, #0
 8009a48:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009a4e:	4622      	mov	r2, r4
 8009a50:	462b      	mov	r3, r5
 8009a52:	f04f 0000 	mov.w	r0, #0
 8009a56:	f04f 0100 	mov.w	r1, #0
 8009a5a:	0159      	lsls	r1, r3, #5
 8009a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009a60:	0150      	lsls	r0, r2, #5
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	4621      	mov	r1, r4
 8009a68:	1a51      	subs	r1, r2, r1
 8009a6a:	6139      	str	r1, [r7, #16]
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	eb63 0301 	sbc.w	r3, r3, r1
 8009a72:	617b      	str	r3, [r7, #20]
 8009a74:	f04f 0200 	mov.w	r2, #0
 8009a78:	f04f 0300 	mov.w	r3, #0
 8009a7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a80:	4659      	mov	r1, fp
 8009a82:	018b      	lsls	r3, r1, #6
 8009a84:	4651      	mov	r1, sl
 8009a86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009a8a:	4651      	mov	r1, sl
 8009a8c:	018a      	lsls	r2, r1, #6
 8009a8e:	4651      	mov	r1, sl
 8009a90:	ebb2 0801 	subs.w	r8, r2, r1
 8009a94:	4659      	mov	r1, fp
 8009a96:	eb63 0901 	sbc.w	r9, r3, r1
 8009a9a:	f04f 0200 	mov.w	r2, #0
 8009a9e:	f04f 0300 	mov.w	r3, #0
 8009aa2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009aa6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009aaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009aae:	4690      	mov	r8, r2
 8009ab0:	4699      	mov	r9, r3
 8009ab2:	4623      	mov	r3, r4
 8009ab4:	eb18 0303 	adds.w	r3, r8, r3
 8009ab8:	60bb      	str	r3, [r7, #8]
 8009aba:	462b      	mov	r3, r5
 8009abc:	eb49 0303 	adc.w	r3, r9, r3
 8009ac0:	60fb      	str	r3, [r7, #12]
 8009ac2:	f04f 0200 	mov.w	r2, #0
 8009ac6:	f04f 0300 	mov.w	r3, #0
 8009aca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009ace:	4629      	mov	r1, r5
 8009ad0:	024b      	lsls	r3, r1, #9
 8009ad2:	4621      	mov	r1, r4
 8009ad4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009ad8:	4621      	mov	r1, r4
 8009ada:	024a      	lsls	r2, r1, #9
 8009adc:	4610      	mov	r0, r2
 8009ade:	4619      	mov	r1, r3
 8009ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ae6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ae8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009aec:	f7f6 fdcc 	bl	8000688 <__aeabi_uldivmod>
 8009af0:	4602      	mov	r2, r0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4613      	mov	r3, r2
 8009af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009af8:	e058      	b.n	8009bac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009afa:	4b38      	ldr	r3, [pc, #224]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	099b      	lsrs	r3, r3, #6
 8009b00:	2200      	movs	r2, #0
 8009b02:	4618      	mov	r0, r3
 8009b04:	4611      	mov	r1, r2
 8009b06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009b0a:	623b      	str	r3, [r7, #32]
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009b14:	4642      	mov	r2, r8
 8009b16:	464b      	mov	r3, r9
 8009b18:	f04f 0000 	mov.w	r0, #0
 8009b1c:	f04f 0100 	mov.w	r1, #0
 8009b20:	0159      	lsls	r1, r3, #5
 8009b22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009b26:	0150      	lsls	r0, r2, #5
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	4641      	mov	r1, r8
 8009b2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8009b32:	4649      	mov	r1, r9
 8009b34:	eb63 0b01 	sbc.w	fp, r3, r1
 8009b38:	f04f 0200 	mov.w	r2, #0
 8009b3c:	f04f 0300 	mov.w	r3, #0
 8009b40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009b44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009b48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009b4c:	ebb2 040a 	subs.w	r4, r2, sl
 8009b50:	eb63 050b 	sbc.w	r5, r3, fp
 8009b54:	f04f 0200 	mov.w	r2, #0
 8009b58:	f04f 0300 	mov.w	r3, #0
 8009b5c:	00eb      	lsls	r3, r5, #3
 8009b5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009b62:	00e2      	lsls	r2, r4, #3
 8009b64:	4614      	mov	r4, r2
 8009b66:	461d      	mov	r5, r3
 8009b68:	4643      	mov	r3, r8
 8009b6a:	18e3      	adds	r3, r4, r3
 8009b6c:	603b      	str	r3, [r7, #0]
 8009b6e:	464b      	mov	r3, r9
 8009b70:	eb45 0303 	adc.w	r3, r5, r3
 8009b74:	607b      	str	r3, [r7, #4]
 8009b76:	f04f 0200 	mov.w	r2, #0
 8009b7a:	f04f 0300 	mov.w	r3, #0
 8009b7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009b82:	4629      	mov	r1, r5
 8009b84:	028b      	lsls	r3, r1, #10
 8009b86:	4621      	mov	r1, r4
 8009b88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009b8c:	4621      	mov	r1, r4
 8009b8e:	028a      	lsls	r2, r1, #10
 8009b90:	4610      	mov	r0, r2
 8009b92:	4619      	mov	r1, r3
 8009b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b96:	2200      	movs	r2, #0
 8009b98:	61bb      	str	r3, [r7, #24]
 8009b9a:	61fa      	str	r2, [r7, #28]
 8009b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ba0:	f7f6 fd72 	bl	8000688 <__aeabi_uldivmod>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4613      	mov	r3, r2
 8009baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8009bac:	4b0b      	ldr	r3, [pc, #44]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0x200>)
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	0c1b      	lsrs	r3, r3, #16
 8009bb2:	f003 0303 	and.w	r3, r3, #3
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	005b      	lsls	r3, r3, #1
 8009bba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009bbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009bbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009bc6:	e002      	b.n	8009bce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009bc8:	4b05      	ldr	r3, [pc, #20]	@ (8009be0 <HAL_RCC_GetSysClockFreq+0x204>)
 8009bca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009bce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3750      	adds	r7, #80	@ 0x50
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009bda:	bf00      	nop
 8009bdc:	40023800 	.word	0x40023800
 8009be0:	00f42400 	.word	0x00f42400
 8009be4:	007a1200 	.word	0x007a1200

08009be8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009be8:	b480      	push	{r7}
 8009bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009bec:	4b03      	ldr	r3, [pc, #12]	@ (8009bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8009bee:	681b      	ldr	r3, [r3, #0]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop
 8009bfc:	200002d8 	.word	0x200002d8

08009c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009c04:	f7ff fff0 	bl	8009be8 <HAL_RCC_GetHCLKFreq>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	4b05      	ldr	r3, [pc, #20]	@ (8009c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	0a9b      	lsrs	r3, r3, #10
 8009c10:	f003 0307 	and.w	r3, r3, #7
 8009c14:	4903      	ldr	r1, [pc, #12]	@ (8009c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c16:	5ccb      	ldrb	r3, [r1, r3]
 8009c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	40023800 	.word	0x40023800
 8009c24:	08012628 	.word	0x08012628

08009c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009c2c:	f7ff ffdc 	bl	8009be8 <HAL_RCC_GetHCLKFreq>
 8009c30:	4602      	mov	r2, r0
 8009c32:	4b05      	ldr	r3, [pc, #20]	@ (8009c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009c34:	689b      	ldr	r3, [r3, #8]
 8009c36:	0b5b      	lsrs	r3, r3, #13
 8009c38:	f003 0307 	and.w	r3, r3, #7
 8009c3c:	4903      	ldr	r1, [pc, #12]	@ (8009c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c3e:	5ccb      	ldrb	r3, [r1, r3]
 8009c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	40023800 	.word	0x40023800
 8009c4c:	08012628 	.word	0x08012628

08009c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b088      	sub	sp, #32
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8009c60:	2300      	movs	r3, #0
 8009c62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8009c64:	2300      	movs	r3, #0
 8009c66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f003 0301 	and.w	r3, r3, #1
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d012      	beq.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009c78:	4b69      	ldr	r3, [pc, #420]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	4a68      	ldr	r2, [pc, #416]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009c7e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009c82:	6093      	str	r3, [r2, #8]
 8009c84:	4b66      	ldr	r3, [pc, #408]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009c86:	689a      	ldr	r2, [r3, #8]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c8c:	4964      	ldr	r1, [pc, #400]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d101      	bne.n	8009c9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d017      	beq.n	8009cda <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009caa:	4b5d      	ldr	r3, [pc, #372]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cb0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb8:	4959      	ldr	r1, [pc, #356]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cc8:	d101      	bne.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d101      	bne.n	8009cda <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d017      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009ce6:	4b4e      	ldr	r3, [pc, #312]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf4:	494a      	ldr	r1, [pc, #296]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d04:	d101      	bne.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8009d06:	2301      	movs	r3, #1
 8009d08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8009d12:	2301      	movs	r3, #1
 8009d14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d001      	beq.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8009d22:	2301      	movs	r3, #1
 8009d24:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f003 0320 	and.w	r3, r3, #32
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	f000 808b 	beq.w	8009e4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009d34:	4b3a      	ldr	r3, [pc, #232]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d38:	4a39      	ldr	r2, [pc, #228]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009d3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8009d40:	4b37      	ldr	r3, [pc, #220]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d48:	60bb      	str	r3, [r7, #8]
 8009d4a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009d4c:	4b35      	ldr	r3, [pc, #212]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a34      	ldr	r2, [pc, #208]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009d52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d58:	f7fe f988 	bl	800806c <HAL_GetTick>
 8009d5c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009d5e:	e008      	b.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d60:	f7fe f984 	bl	800806c <HAL_GetTick>
 8009d64:	4602      	mov	r2, r0
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	2b64      	cmp	r3, #100	@ 0x64
 8009d6c:	d901      	bls.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8009d6e:	2303      	movs	r3, #3
 8009d70:	e38f      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009d72:	4b2c      	ldr	r3, [pc, #176]	@ (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d0f0      	beq.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009d7e:	4b28      	ldr	r3, [pc, #160]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d86:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d035      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d02e      	beq.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d9c:	4b20      	ldr	r3, [pc, #128]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009da4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009da6:	4b1e      	ldr	r3, [pc, #120]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009daa:	4a1d      	ldr	r2, [pc, #116]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009db0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009db2:	4b1b      	ldr	r3, [pc, #108]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009db6:	4a1a      	ldr	r2, [pc, #104]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009dbc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009dbe:	4a18      	ldr	r2, [pc, #96]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009dc4:	4b16      	ldr	r3, [pc, #88]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009dc8:	f003 0301 	and.w	r3, r3, #1
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d114      	bne.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dd0:	f7fe f94c 	bl	800806c <HAL_GetTick>
 8009dd4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009dd6:	e00a      	b.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009dd8:	f7fe f948 	bl	800806c <HAL_GetTick>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	1ad3      	subs	r3, r2, r3
 8009de2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d901      	bls.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8009dea:	2303      	movs	r3, #3
 8009dec:	e351      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009dee:	4b0c      	ldr	r3, [pc, #48]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009df2:	f003 0302 	and.w	r3, r3, #2
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d0ee      	beq.n	8009dd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e06:	d111      	bne.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009e08:	4b05      	ldr	r3, [pc, #20]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009e14:	4b04      	ldr	r3, [pc, #16]	@ (8009e28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009e16:	400b      	ands	r3, r1
 8009e18:	4901      	ldr	r1, [pc, #4]	@ (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	608b      	str	r3, [r1, #8]
 8009e1e:	e00b      	b.n	8009e38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009e20:	40023800 	.word	0x40023800
 8009e24:	40007000 	.word	0x40007000
 8009e28:	0ffffcff 	.word	0x0ffffcff
 8009e2c:	4bac      	ldr	r3, [pc, #688]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e2e:	689b      	ldr	r3, [r3, #8]
 8009e30:	4aab      	ldr	r2, [pc, #684]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e32:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8009e36:	6093      	str	r3, [r2, #8]
 8009e38:	4ba9      	ldr	r3, [pc, #676]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e44:	49a6      	ldr	r1, [pc, #664]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e46:	4313      	orrs	r3, r2
 8009e48:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f003 0310 	and.w	r3, r3, #16
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d010      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e56:	4ba2      	ldr	r3, [pc, #648]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e5c:	4aa0      	ldr	r2, [pc, #640]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009e62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009e66:	4b9e      	ldr	r3, [pc, #632]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e68:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e70:	499b      	ldr	r1, [pc, #620]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e72:	4313      	orrs	r3, r2
 8009e74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d00a      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009e84:	4b96      	ldr	r3, [pc, #600]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e8a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e92:	4993      	ldr	r1, [pc, #588]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009e94:	4313      	orrs	r3, r2
 8009e96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d00a      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009ea6:	4b8e      	ldr	r3, [pc, #568]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009eb4:	498a      	ldr	r1, [pc, #552]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009eb6:	4313      	orrs	r3, r2
 8009eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00a      	beq.n	8009ede <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009ec8:	4b85      	ldr	r3, [pc, #532]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ece:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ed6:	4982      	ldr	r1, [pc, #520]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00a      	beq.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009eea:	4b7d      	ldr	r3, [pc, #500]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ef0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ef8:	4979      	ldr	r1, [pc, #484]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009efa:	4313      	orrs	r3, r2
 8009efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00a      	beq.n	8009f22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f0c:	4b74      	ldr	r3, [pc, #464]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f12:	f023 0203 	bic.w	r2, r3, #3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f1a:	4971      	ldr	r1, [pc, #452]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00a      	beq.n	8009f44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009f2e:	4b6c      	ldr	r3, [pc, #432]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f34:	f023 020c 	bic.w	r2, r3, #12
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f3c:	4968      	ldr	r1, [pc, #416]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d00a      	beq.n	8009f66 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009f50:	4b63      	ldr	r3, [pc, #396]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f56:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f5e:	4960      	ldr	r1, [pc, #384]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f60:	4313      	orrs	r3, r2
 8009f62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d00a      	beq.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009f72:	4b5b      	ldr	r3, [pc, #364]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f78:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f80:	4957      	ldr	r1, [pc, #348]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f82:	4313      	orrs	r3, r2
 8009f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00a      	beq.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009f94:	4b52      	ldr	r3, [pc, #328]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fa2:	494f      	ldr	r1, [pc, #316]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d00a      	beq.n	8009fcc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009fb6:	4b4a      	ldr	r3, [pc, #296]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fc4:	4946      	ldr	r1, [pc, #280]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d00a      	beq.n	8009fee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009fd8:	4b41      	ldr	r3, [pc, #260]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009fe6:	493e      	ldr	r1, [pc, #248]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009fe8:	4313      	orrs	r3, r2
 8009fea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00a      	beq.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009ffa:	4b39      	ldr	r3, [pc, #228]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8009ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a000:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a008:	4935      	ldr	r1, [pc, #212]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a00a:	4313      	orrs	r3, r2
 800a00c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d00a      	beq.n	800a032 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a01c:	4b30      	ldr	r3, [pc, #192]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a01e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a022:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a02a:	492d      	ldr	r1, [pc, #180]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a02c:	4313      	orrs	r3, r2
 800a02e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d011      	beq.n	800a062 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a03e:	4b28      	ldr	r3, [pc, #160]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a044:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a04c:	4924      	ldr	r1, [pc, #144]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a04e:	4313      	orrs	r3, r2
 800a050:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a05c:	d101      	bne.n	800a062 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800a05e:	2301      	movs	r3, #1
 800a060:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0308 	and.w	r3, r3, #8
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d001      	beq.n	800a072 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800a06e:	2301      	movs	r3, #1
 800a070:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00a      	beq.n	800a094 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a07e:	4b18      	ldr	r3, [pc, #96]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a084:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a08c:	4914      	ldr	r1, [pc, #80]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a08e:	4313      	orrs	r3, r2
 800a090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00b      	beq.n	800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a0a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0a6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0b0:	490b      	ldr	r1, [pc, #44]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00f      	beq.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800a0c4:	4b06      	ldr	r3, [pc, #24]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a0c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0ca:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0d4:	4902      	ldr	r1, [pc, #8]	@ (800a0e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a0dc:	e002      	b.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800a0de:	bf00      	nop
 800a0e0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00b      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a0f0:	4b8a      	ldr	r3, [pc, #552]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a0f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0f6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a100:	4986      	ldr	r1, [pc, #536]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a102:	4313      	orrs	r3, r2
 800a104:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00b      	beq.n	800a12c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800a114:	4b81      	ldr	r3, [pc, #516]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a116:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a11a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a124:	497d      	ldr	r1, [pc, #500]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a126:	4313      	orrs	r3, r2
 800a128:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d006      	beq.n	800a140 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f000 80d6 	beq.w	800a2ec <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a140:	4b76      	ldr	r3, [pc, #472]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a75      	ldr	r2, [pc, #468]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a146:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a14a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a14c:	f7fd ff8e 	bl	800806c <HAL_GetTick>
 800a150:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a152:	e008      	b.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a154:	f7fd ff8a 	bl	800806c <HAL_GetTick>
 800a158:	4602      	mov	r2, r0
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	1ad3      	subs	r3, r2, r3
 800a15e:	2b64      	cmp	r3, #100	@ 0x64
 800a160:	d901      	bls.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e195      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a166:	4b6d      	ldr	r3, [pc, #436]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1f0      	bne.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 0301 	and.w	r3, r3, #1
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d021      	beq.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a182:	2b00      	cmp	r3, #0
 800a184:	d11d      	bne.n	800a1c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a186:	4b65      	ldr	r3, [pc, #404]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a18c:	0c1b      	lsrs	r3, r3, #16
 800a18e:	f003 0303 	and.w	r3, r3, #3
 800a192:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a194:	4b61      	ldr	r3, [pc, #388]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a196:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a19a:	0e1b      	lsrs	r3, r3, #24
 800a19c:	f003 030f 	and.w	r3, r3, #15
 800a1a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	019a      	lsls	r2, r3, #6
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	041b      	lsls	r3, r3, #16
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	061b      	lsls	r3, r3, #24
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	071b      	lsls	r3, r3, #28
 800a1ba:	4958      	ldr	r1, [pc, #352]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d004      	beq.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1d6:	d00a      	beq.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d02e      	beq.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1ec:	d129      	bne.n	800a242 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800a1ee:	4b4b      	ldr	r3, [pc, #300]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a1f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1f4:	0c1b      	lsrs	r3, r3, #16
 800a1f6:	f003 0303 	and.w	r3, r3, #3
 800a1fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a1fc:	4b47      	ldr	r3, [pc, #284]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a1fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a202:	0f1b      	lsrs	r3, r3, #28
 800a204:	f003 0307 	and.w	r3, r3, #7
 800a208:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	019a      	lsls	r2, r3, #6
 800a210:	693b      	ldr	r3, [r7, #16]
 800a212:	041b      	lsls	r3, r3, #16
 800a214:	431a      	orrs	r2, r3
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	68db      	ldr	r3, [r3, #12]
 800a21a:	061b      	lsls	r3, r3, #24
 800a21c:	431a      	orrs	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	071b      	lsls	r3, r3, #28
 800a222:	493e      	ldr	r1, [pc, #248]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a224:	4313      	orrs	r3, r2
 800a226:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a22a:	4b3c      	ldr	r3, [pc, #240]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a22c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a230:	f023 021f 	bic.w	r2, r3, #31
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a238:	3b01      	subs	r3, #1
 800a23a:	4938      	ldr	r1, [pc, #224]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a23c:	4313      	orrs	r3, r2
 800a23e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d01d      	beq.n	800a28a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a24e:	4b33      	ldr	r3, [pc, #204]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a254:	0e1b      	lsrs	r3, r3, #24
 800a256:	f003 030f 	and.w	r3, r3, #15
 800a25a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a25c:	4b2f      	ldr	r3, [pc, #188]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a262:	0f1b      	lsrs	r3, r3, #28
 800a264:	f003 0307 	and.w	r3, r3, #7
 800a268:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	019a      	lsls	r2, r3, #6
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	041b      	lsls	r3, r3, #16
 800a276:	431a      	orrs	r2, r3
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	061b      	lsls	r3, r3, #24
 800a27c:	431a      	orrs	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	071b      	lsls	r3, r3, #28
 800a282:	4926      	ldr	r1, [pc, #152]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a284:	4313      	orrs	r3, r2
 800a286:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a292:	2b00      	cmp	r3, #0
 800a294:	d011      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	019a      	lsls	r2, r3, #6
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	041b      	lsls	r3, r3, #16
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	061b      	lsls	r3, r3, #24
 800a2aa:	431a      	orrs	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	071b      	lsls	r3, r3, #28
 800a2b2:	491a      	ldr	r1, [pc, #104]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a2ba:	4b18      	ldr	r3, [pc, #96]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a17      	ldr	r2, [pc, #92]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a2c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2c6:	f7fd fed1 	bl	800806c <HAL_GetTick>
 800a2ca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2cc:	e008      	b.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a2ce:	f7fd fecd 	bl	800806c <HAL_GetTick>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	2b64      	cmp	r3, #100	@ 0x64
 800a2da:	d901      	bls.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e0d8      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d0f0      	beq.n	800a2ce <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a2ec:	69bb      	ldr	r3, [r7, #24]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	f040 80ce 	bne.w	800a490 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a2f4:	4b09      	ldr	r3, [pc, #36]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a08      	ldr	r2, [pc, #32]	@ (800a31c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800a2fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a300:	f7fd feb4 	bl	800806c <HAL_GetTick>
 800a304:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a306:	e00b      	b.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a308:	f7fd feb0 	bl	800806c <HAL_GetTick>
 800a30c:	4602      	mov	r2, r0
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	1ad3      	subs	r3, r2, r3
 800a312:	2b64      	cmp	r3, #100	@ 0x64
 800a314:	d904      	bls.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a316:	2303      	movs	r3, #3
 800a318:	e0bb      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800a31a:	bf00      	nop
 800a31c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a320:	4b5e      	ldr	r3, [pc, #376]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a328:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a32c:	d0ec      	beq.n	800a308 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a336:	2b00      	cmp	r3, #0
 800a338:	d003      	beq.n	800a342 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d009      	beq.n	800a356 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d02e      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a352:	2b00      	cmp	r3, #0
 800a354:	d12a      	bne.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a356:	4b51      	ldr	r3, [pc, #324]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a35c:	0c1b      	lsrs	r3, r3, #16
 800a35e:	f003 0303 	and.w	r3, r3, #3
 800a362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a364:	4b4d      	ldr	r3, [pc, #308]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a366:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a36a:	0f1b      	lsrs	r3, r3, #28
 800a36c:	f003 0307 	and.w	r3, r3, #7
 800a370:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	695b      	ldr	r3, [r3, #20]
 800a376:	019a      	lsls	r2, r3, #6
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	041b      	lsls	r3, r3, #16
 800a37c:	431a      	orrs	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	699b      	ldr	r3, [r3, #24]
 800a382:	061b      	lsls	r3, r3, #24
 800a384:	431a      	orrs	r2, r3
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	071b      	lsls	r3, r3, #28
 800a38a:	4944      	ldr	r1, [pc, #272]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a38c:	4313      	orrs	r3, r2
 800a38e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a392:	4b42      	ldr	r3, [pc, #264]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a398:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	021b      	lsls	r3, r3, #8
 800a3a4:	493d      	ldr	r1, [pc, #244]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d022      	beq.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a3bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a3c0:	d11d      	bne.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a3c2:	4b36      	ldr	r3, [pc, #216]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a3c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3c8:	0e1b      	lsrs	r3, r3, #24
 800a3ca:	f003 030f 	and.w	r3, r3, #15
 800a3ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a3d0:	4b32      	ldr	r3, [pc, #200]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a3d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3d6:	0f1b      	lsrs	r3, r3, #28
 800a3d8:	f003 0307 	and.w	r3, r3, #7
 800a3dc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	019a      	lsls	r2, r3, #6
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6a1b      	ldr	r3, [r3, #32]
 800a3e8:	041b      	lsls	r3, r3, #16
 800a3ea:	431a      	orrs	r2, r3
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	061b      	lsls	r3, r3, #24
 800a3f0:	431a      	orrs	r2, r3
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	071b      	lsls	r3, r3, #28
 800a3f6:	4929      	ldr	r1, [pc, #164]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 0308 	and.w	r3, r3, #8
 800a406:	2b00      	cmp	r3, #0
 800a408:	d028      	beq.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a40a:	4b24      	ldr	r3, [pc, #144]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a40c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a410:	0e1b      	lsrs	r3, r3, #24
 800a412:	f003 030f 	and.w	r3, r3, #15
 800a416:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a418:	4b20      	ldr	r3, [pc, #128]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a41a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a41e:	0c1b      	lsrs	r3, r3, #16
 800a420:	f003 0303 	and.w	r3, r3, #3
 800a424:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	695b      	ldr	r3, [r3, #20]
 800a42a:	019a      	lsls	r2, r3, #6
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	041b      	lsls	r3, r3, #16
 800a430:	431a      	orrs	r2, r3
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	061b      	lsls	r3, r3, #24
 800a436:	431a      	orrs	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	69db      	ldr	r3, [r3, #28]
 800a43c:	071b      	lsls	r3, r3, #28
 800a43e:	4917      	ldr	r1, [pc, #92]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a440:	4313      	orrs	r3, r2
 800a442:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a446:	4b15      	ldr	r3, [pc, #84]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a44c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a454:	4911      	ldr	r1, [pc, #68]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a456:	4313      	orrs	r3, r2
 800a458:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a45c:	4b0f      	ldr	r3, [pc, #60]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a0e      	ldr	r2, [pc, #56]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a466:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a468:	f7fd fe00 	bl	800806c <HAL_GetTick>
 800a46c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a46e:	e008      	b.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a470:	f7fd fdfc 	bl	800806c <HAL_GetTick>
 800a474:	4602      	mov	r2, r0
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	1ad3      	subs	r3, r2, r3
 800a47a:	2b64      	cmp	r3, #100	@ 0x64
 800a47c:	d901      	bls.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a47e:	2303      	movs	r3, #3
 800a480:	e007      	b.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a482:	4b06      	ldr	r3, [pc, #24]	@ (800a49c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a48a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a48e:	d1ef      	bne.n	800a470 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	3720      	adds	r7, #32
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	40023800 	.word	0x40023800

0800a4a0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d101      	bne.n	800a4b2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	e01c      	b.n	800a4ec <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	795b      	ldrb	r3, [r3, #5]
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d105      	bne.n	800a4c8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800a4c2:	6878      	ldr	r0, [r7, #4]
 800a4c4:	f7fb fec0 	bl	8006248 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	681a      	ldr	r2, [r3, #0]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f042 0204 	orr.w	r2, r2, #4
 800a4dc:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800a4ea:	2300      	movs	r3, #0
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3708      	adds	r7, #8
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b084      	sub	sp, #16
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d101      	bne.n	800a506 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a502:	2301      	movs	r3, #1
 800a504:	e09d      	b.n	800a642 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d108      	bne.n	800a520 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a516:	d009      	beq.n	800a52c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2200      	movs	r2, #0
 800a51c:	61da      	str	r2, [r3, #28]
 800a51e:	e005      	b.n	800a52c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d106      	bne.n	800a54c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2200      	movs	r2, #0
 800a542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7fb fef0 	bl	800632c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2202      	movs	r2, #2
 800a550:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a562:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a56c:	d902      	bls.n	800a574 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a56e:	2300      	movs	r3, #0
 800a570:	60fb      	str	r3, [r7, #12]
 800a572:	e002      	b.n	800a57a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a574:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a578:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a582:	d007      	beq.n	800a594 <HAL_SPI_Init+0xa0>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a58c:	d002      	beq.n	800a594 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a5a4:	431a      	orrs	r2, r3
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	691b      	ldr	r3, [r3, #16]
 800a5aa:	f003 0302 	and.w	r3, r3, #2
 800a5ae:	431a      	orrs	r2, r3
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	695b      	ldr	r3, [r3, #20]
 800a5b4:	f003 0301 	and.w	r3, r3, #1
 800a5b8:	431a      	orrs	r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	699b      	ldr	r3, [r3, #24]
 800a5be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5c2:	431a      	orrs	r2, r3
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	69db      	ldr	r3, [r3, #28]
 800a5c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a5cc:	431a      	orrs	r2, r3
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6a1b      	ldr	r3, [r3, #32]
 800a5d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5d6:	ea42 0103 	orr.w	r1, r2, r3
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	430a      	orrs	r2, r1
 800a5e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	699b      	ldr	r3, [r3, #24]
 800a5ee:	0c1b      	lsrs	r3, r3, #16
 800a5f0:	f003 0204 	and.w	r2, r3, #4
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5f8:	f003 0310 	and.w	r3, r3, #16
 800a5fc:	431a      	orrs	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a602:	f003 0308 	and.w	r3, r3, #8
 800a606:	431a      	orrs	r2, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a610:	ea42 0103 	orr.w	r1, r2, r3
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	430a      	orrs	r2, r1
 800a620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	69da      	ldr	r2, [r3, #28]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2201      	movs	r2, #1
 800a63c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}

0800a64a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a64a:	b580      	push	{r7, lr}
 800a64c:	b088      	sub	sp, #32
 800a64e:	af00      	add	r7, sp, #0
 800a650:	60f8      	str	r0, [r7, #12]
 800a652:	60b9      	str	r1, [r7, #8]
 800a654:	603b      	str	r3, [r7, #0]
 800a656:	4613      	mov	r3, r2
 800a658:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a65a:	f7fd fd07 	bl	800806c <HAL_GetTick>
 800a65e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a660:	88fb      	ldrh	r3, [r7, #6]
 800a662:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d001      	beq.n	800a674 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a670:	2302      	movs	r3, #2
 800a672:	e15c      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d002      	beq.n	800a680 <HAL_SPI_Transmit+0x36>
 800a67a:	88fb      	ldrh	r3, [r7, #6]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d101      	bne.n	800a684 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a680:	2301      	movs	r3, #1
 800a682:	e154      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d101      	bne.n	800a692 <HAL_SPI_Transmit+0x48>
 800a68e:	2302      	movs	r3, #2
 800a690:	e14d      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2201      	movs	r2, #1
 800a696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2203      	movs	r2, #3
 800a69e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	68ba      	ldr	r2, [r7, #8]
 800a6ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	88fa      	ldrh	r2, [r7, #6]
 800a6b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	88fa      	ldrh	r2, [r7, #6]
 800a6b8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a6e4:	d10f      	bne.n	800a706 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a6f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a704:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a710:	2b40      	cmp	r3, #64	@ 0x40
 800a712:	d007      	beq.n	800a724 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a722:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	68db      	ldr	r3, [r3, #12]
 800a728:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a72c:	d952      	bls.n	800a7d4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d002      	beq.n	800a73c <HAL_SPI_Transmit+0xf2>
 800a736:	8b7b      	ldrh	r3, [r7, #26]
 800a738:	2b01      	cmp	r3, #1
 800a73a:	d145      	bne.n	800a7c8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a740:	881a      	ldrh	r2, [r3, #0]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74c:	1c9a      	adds	r2, r3, #2
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a756:	b29b      	uxth	r3, r3
 800a758:	3b01      	subs	r3, #1
 800a75a:	b29a      	uxth	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a760:	e032      	b.n	800a7c8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	689b      	ldr	r3, [r3, #8]
 800a768:	f003 0302 	and.w	r3, r3, #2
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	d112      	bne.n	800a796 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a774:	881a      	ldrh	r2, [r3, #0]
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a780:	1c9a      	adds	r2, r3, #2
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	3b01      	subs	r3, #1
 800a78e:	b29a      	uxth	r2, r3
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a794:	e018      	b.n	800a7c8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a796:	f7fd fc69 	bl	800806c <HAL_GetTick>
 800a79a:	4602      	mov	r2, r0
 800a79c:	69fb      	ldr	r3, [r7, #28]
 800a79e:	1ad3      	subs	r3, r2, r3
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d803      	bhi.n	800a7ae <HAL_SPI_Transmit+0x164>
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7ac:	d102      	bne.n	800a7b4 <HAL_SPI_Transmit+0x16a>
 800a7ae:	683b      	ldr	r3, [r7, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d109      	bne.n	800a7c8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e0b2      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1c7      	bne.n	800a762 <HAL_SPI_Transmit+0x118>
 800a7d2:	e083      	b.n	800a8dc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d002      	beq.n	800a7e2 <HAL_SPI_Transmit+0x198>
 800a7dc:	8b7b      	ldrh	r3, [r7, #26]
 800a7de:	2b01      	cmp	r3, #1
 800a7e0:	d177      	bne.n	800a8d2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d912      	bls.n	800a812 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7f0:	881a      	ldrh	r2, [r3, #0]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7fc:	1c9a      	adds	r2, r3, #2
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a806:	b29b      	uxth	r3, r3
 800a808:	3b02      	subs	r3, #2
 800a80a:	b29a      	uxth	r2, r3
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a810:	e05f      	b.n	800a8d2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	330c      	adds	r3, #12
 800a81c:	7812      	ldrb	r2, [r2, #0]
 800a81e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a824:	1c5a      	adds	r2, r3, #1
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a82e:	b29b      	uxth	r3, r3
 800a830:	3b01      	subs	r3, #1
 800a832:	b29a      	uxth	r2, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a838:	e04b      	b.n	800a8d2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	f003 0302 	and.w	r3, r3, #2
 800a844:	2b02      	cmp	r3, #2
 800a846:	d12b      	bne.n	800a8a0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d912      	bls.n	800a878 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a856:	881a      	ldrh	r2, [r3, #0]
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a862:	1c9a      	adds	r2, r3, #2
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	3b02      	subs	r3, #2
 800a870:	b29a      	uxth	r2, r3
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a876:	e02c      	b.n	800a8d2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	330c      	adds	r3, #12
 800a882:	7812      	ldrb	r2, [r2, #0]
 800a884:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a88a:	1c5a      	adds	r2, r3, #1
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a894:	b29b      	uxth	r3, r3
 800a896:	3b01      	subs	r3, #1
 800a898:	b29a      	uxth	r2, r3
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a89e:	e018      	b.n	800a8d2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a8a0:	f7fd fbe4 	bl	800806c <HAL_GetTick>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	1ad3      	subs	r3, r2, r3
 800a8aa:	683a      	ldr	r2, [r7, #0]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d803      	bhi.n	800a8b8 <HAL_SPI_Transmit+0x26e>
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8b6:	d102      	bne.n	800a8be <HAL_SPI_Transmit+0x274>
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d109      	bne.n	800a8d2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2201      	movs	r2, #1
 800a8c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a8ce:	2303      	movs	r3, #3
 800a8d0:	e02d      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1ae      	bne.n	800a83a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8dc:	69fa      	ldr	r2, [r7, #28]
 800a8de:	6839      	ldr	r1, [r7, #0]
 800a8e0:	68f8      	ldr	r0, [r7, #12]
 800a8e2:	f000 f947 	bl	800ab74 <SPI_EndRxTxTransaction>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d002      	beq.n	800a8f2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2220      	movs	r2, #32
 800a8f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	689b      	ldr	r3, [r3, #8]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d10a      	bne.n	800a910 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	617b      	str	r3, [r7, #20]
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	68db      	ldr	r3, [r3, #12]
 800a904:	617b      	str	r3, [r7, #20]
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	689b      	ldr	r3, [r3, #8]
 800a90c:	617b      	str	r3, [r7, #20]
 800a90e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2200      	movs	r2, #0
 800a91c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a924:	2b00      	cmp	r3, #0
 800a926:	d001      	beq.n	800a92c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	e000      	b.n	800a92e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800a92c:	2300      	movs	r3, #0
  }
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3720      	adds	r7, #32
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
	...

0800a938 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b088      	sub	sp, #32
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	603b      	str	r3, [r7, #0]
 800a944:	4613      	mov	r3, r2
 800a946:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a948:	f7fd fb90 	bl	800806c <HAL_GetTick>
 800a94c:	4602      	mov	r2, r0
 800a94e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a950:	1a9b      	subs	r3, r3, r2
 800a952:	683a      	ldr	r2, [r7, #0]
 800a954:	4413      	add	r3, r2
 800a956:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a958:	f7fd fb88 	bl	800806c <HAL_GetTick>
 800a95c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a95e:	4b39      	ldr	r3, [pc, #228]	@ (800aa44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	015b      	lsls	r3, r3, #5
 800a964:	0d1b      	lsrs	r3, r3, #20
 800a966:	69fa      	ldr	r2, [r7, #28]
 800a968:	fb02 f303 	mul.w	r3, r2, r3
 800a96c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a96e:	e055      	b.n	800aa1c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a976:	d051      	beq.n	800aa1c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a978:	f7fd fb78 	bl	800806c <HAL_GetTick>
 800a97c:	4602      	mov	r2, r0
 800a97e:	69bb      	ldr	r3, [r7, #24]
 800a980:	1ad3      	subs	r3, r2, r3
 800a982:	69fa      	ldr	r2, [r7, #28]
 800a984:	429a      	cmp	r2, r3
 800a986:	d902      	bls.n	800a98e <SPI_WaitFlagStateUntilTimeout+0x56>
 800a988:	69fb      	ldr	r3, [r7, #28]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d13d      	bne.n	800aa0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	685a      	ldr	r2, [r3, #4]
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a99c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a9a6:	d111      	bne.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9b0:	d004      	beq.n	800a9bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	689b      	ldr	r3, [r3, #8]
 800a9b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9ba:	d107      	bne.n	800a9cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	681a      	ldr	r2, [r3, #0]
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9d4:	d10f      	bne.n	800a9f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a9e4:	601a      	str	r2, [r3, #0]
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a9f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	2201      	movs	r2, #1
 800a9fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	2200      	movs	r2, #0
 800aa02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800aa06:	2303      	movs	r3, #3
 800aa08:	e018      	b.n	800aa3c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d102      	bne.n	800aa16 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800aa10:	2300      	movs	r3, #0
 800aa12:	61fb      	str	r3, [r7, #28]
 800aa14:	e002      	b.n	800aa1c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	3b01      	subs	r3, #1
 800aa1a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689a      	ldr	r2, [r3, #8]
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	4013      	ands	r3, r2
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	bf0c      	ite	eq
 800aa2c:	2301      	moveq	r3, #1
 800aa2e:	2300      	movne	r3, #0
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	461a      	mov	r2, r3
 800aa34:	79fb      	ldrb	r3, [r7, #7]
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d19a      	bne.n	800a970 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800aa3a:	2300      	movs	r3, #0
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3720      	adds	r7, #32
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	200002d8 	.word	0x200002d8

0800aa48 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b08a      	sub	sp, #40	@ 0x28
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
 800aa54:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800aa5a:	f7fd fb07 	bl	800806c <HAL_GetTick>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa62:	1a9b      	subs	r3, r3, r2
 800aa64:	683a      	ldr	r2, [r7, #0]
 800aa66:	4413      	add	r3, r2
 800aa68:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800aa6a:	f7fd faff 	bl	800806c <HAL_GetTick>
 800aa6e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	330c      	adds	r3, #12
 800aa76:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800aa78:	4b3d      	ldr	r3, [pc, #244]	@ (800ab70 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	4613      	mov	r3, r2
 800aa7e:	009b      	lsls	r3, r3, #2
 800aa80:	4413      	add	r3, r2
 800aa82:	00da      	lsls	r2, r3, #3
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	0d1b      	lsrs	r3, r3, #20
 800aa88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa8a:	fb02 f303 	mul.w	r3, r2, r3
 800aa8e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800aa90:	e061      	b.n	800ab56 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800aa98:	d107      	bne.n	800aaaa <SPI_WaitFifoStateUntilTimeout+0x62>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d104      	bne.n	800aaaa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	b2db      	uxtb	r3, r3
 800aaa6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800aaa8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aab0:	d051      	beq.n	800ab56 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800aab2:	f7fd fadb 	bl	800806c <HAL_GetTick>
 800aab6:	4602      	mov	r2, r0
 800aab8:	6a3b      	ldr	r3, [r7, #32]
 800aaba:	1ad3      	subs	r3, r2, r3
 800aabc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d902      	bls.n	800aac8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800aac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d13d      	bne.n	800ab44 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	685a      	ldr	r2, [r3, #4]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aad6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	685b      	ldr	r3, [r3, #4]
 800aadc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aae0:	d111      	bne.n	800ab06 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aaea:	d004      	beq.n	800aaf6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaf4:	d107      	bne.n	800ab06 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab0e:	d10f      	bne.n	800ab30 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	681a      	ldr	r2, [r3, #0]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ab1e:	601a      	str	r2, [r3, #0]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	681a      	ldr	r2, [r3, #0]
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ab2e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2201      	movs	r2, #1
 800ab34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ab40:	2303      	movs	r3, #3
 800ab42:	e011      	b.n	800ab68 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d102      	bne.n	800ab50 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab4e:	e002      	b.n	800ab56 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800ab50:	69bb      	ldr	r3, [r7, #24]
 800ab52:	3b01      	subs	r3, #1
 800ab54:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	689a      	ldr	r2, [r3, #8]
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	4013      	ands	r3, r2
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d195      	bne.n	800aa92 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ab66:	2300      	movs	r3, #0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3728      	adds	r7, #40	@ 0x28
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	200002d8 	.word	0x200002d8

0800ab74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b088      	sub	sp, #32
 800ab78:	af02      	add	r7, sp, #8
 800ab7a:	60f8      	str	r0, [r7, #12]
 800ab7c:	60b9      	str	r1, [r7, #8]
 800ab7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	9300      	str	r3, [sp, #0]
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ab8c:	68f8      	ldr	r0, [r7, #12]
 800ab8e:	f7ff ff5b 	bl	800aa48 <SPI_WaitFifoStateUntilTimeout>
 800ab92:	4603      	mov	r3, r0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d007      	beq.n	800aba8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab9c:	f043 0220 	orr.w	r2, r3, #32
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	e046      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aba8:	4b25      	ldr	r3, [pc, #148]	@ (800ac40 <SPI_EndRxTxTransaction+0xcc>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a25      	ldr	r2, [pc, #148]	@ (800ac44 <SPI_EndRxTxTransaction+0xd0>)
 800abae:	fba2 2303 	umull	r2, r3, r2, r3
 800abb2:	0d5b      	lsrs	r3, r3, #21
 800abb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800abb8:	fb02 f303 	mul.w	r3, r2, r3
 800abbc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abc6:	d112      	bne.n	800abee <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	9300      	str	r3, [sp, #0]
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	2200      	movs	r2, #0
 800abd0:	2180      	movs	r1, #128	@ 0x80
 800abd2:	68f8      	ldr	r0, [r7, #12]
 800abd4:	f7ff feb0 	bl	800a938 <SPI_WaitFlagStateUntilTimeout>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d016      	beq.n	800ac0c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abe2:	f043 0220 	orr.w	r2, r3, #32
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800abea:	2303      	movs	r3, #3
 800abec:	e023      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d00a      	beq.n	800ac0a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	3b01      	subs	r3, #1
 800abf8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac04:	2b80      	cmp	r3, #128	@ 0x80
 800ac06:	d0f2      	beq.n	800abee <SPI_EndRxTxTransaction+0x7a>
 800ac08:	e000      	b.n	800ac0c <SPI_EndRxTxTransaction+0x98>
        break;
 800ac0a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ac18:	68f8      	ldr	r0, [r7, #12]
 800ac1a:	f7ff ff15 	bl	800aa48 <SPI_WaitFifoStateUntilTimeout>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d007      	beq.n	800ac34 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac28:	f043 0220 	orr.w	r2, r3, #32
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e000      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800ac34:	2300      	movs	r3, #0
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3718      	adds	r7, #24
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	200002d8 	.word	0x200002d8
 800ac44:	165e9f81 	.word	0x165e9f81

0800ac48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d101      	bne.n	800ac5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac56:	2301      	movs	r3, #1
 800ac58:	e049      	b.n	800acee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d106      	bne.n	800ac74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f7fc fa0c 	bl	800708c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2202      	movs	r2, #2
 800ac78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	3304      	adds	r3, #4
 800ac84:	4619      	mov	r1, r3
 800ac86:	4610      	mov	r0, r2
 800ac88:	f000 fe34 	bl	800b8f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2201      	movs	r2, #1
 800ac90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2201      	movs	r2, #1
 800ac98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2201      	movs	r2, #1
 800aca0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2201      	movs	r2, #1
 800aca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2201      	movs	r2, #1
 800acb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2201      	movs	r2, #1
 800acb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2201      	movs	r2, #1
 800acd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2201      	movs	r2, #1
 800ace0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2201      	movs	r2, #1
 800ace8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800acec:	2300      	movs	r3, #0
}
 800acee:	4618      	mov	r0, r3
 800acf0:	3708      	adds	r7, #8
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800acf8:	b480      	push	{r7}
 800acfa:	b085      	sub	sp, #20
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d001      	beq.n	800ad10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	e054      	b.n	800adba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2202      	movs	r2, #2
 800ad14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68da      	ldr	r2, [r3, #12]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f042 0201 	orr.w	r2, r2, #1
 800ad26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4a26      	ldr	r2, [pc, #152]	@ (800adc8 <HAL_TIM_Base_Start_IT+0xd0>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	d022      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad3a:	d01d      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a22      	ldr	r2, [pc, #136]	@ (800adcc <HAL_TIM_Base_Start_IT+0xd4>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d018      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a21      	ldr	r2, [pc, #132]	@ (800add0 <HAL_TIM_Base_Start_IT+0xd8>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d013      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a1f      	ldr	r2, [pc, #124]	@ (800add4 <HAL_TIM_Base_Start_IT+0xdc>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d00e      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a1e      	ldr	r2, [pc, #120]	@ (800add8 <HAL_TIM_Base_Start_IT+0xe0>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d009      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a1c      	ldr	r2, [pc, #112]	@ (800addc <HAL_TIM_Base_Start_IT+0xe4>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d004      	beq.n	800ad78 <HAL_TIM_Base_Start_IT+0x80>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	4a1b      	ldr	r2, [pc, #108]	@ (800ade0 <HAL_TIM_Base_Start_IT+0xe8>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d115      	bne.n	800ada4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	689a      	ldr	r2, [r3, #8]
 800ad7e:	4b19      	ldr	r3, [pc, #100]	@ (800ade4 <HAL_TIM_Base_Start_IT+0xec>)
 800ad80:	4013      	ands	r3, r2
 800ad82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2b06      	cmp	r3, #6
 800ad88:	d015      	beq.n	800adb6 <HAL_TIM_Base_Start_IT+0xbe>
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ad90:	d011      	beq.n	800adb6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f042 0201 	orr.w	r2, r2, #1
 800ada0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ada2:	e008      	b.n	800adb6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	681a      	ldr	r2, [r3, #0]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f042 0201 	orr.w	r2, r2, #1
 800adb2:	601a      	str	r2, [r3, #0]
 800adb4:	e000      	b.n	800adb8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800adb8:	2300      	movs	r3, #0
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3714      	adds	r7, #20
 800adbe:	46bd      	mov	sp, r7
 800adc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc4:	4770      	bx	lr
 800adc6:	bf00      	nop
 800adc8:	40010000 	.word	0x40010000
 800adcc:	40000400 	.word	0x40000400
 800add0:	40000800 	.word	0x40000800
 800add4:	40000c00 	.word	0x40000c00
 800add8:	40010400 	.word	0x40010400
 800addc:	40014000 	.word	0x40014000
 800ade0:	40001800 	.word	0x40001800
 800ade4:	00010007 	.word	0x00010007

0800ade8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800adf6:	2301      	movs	r3, #1
 800adf8:	e049      	b.n	800ae8e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae00:	b2db      	uxtb	r3, r3
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d106      	bne.n	800ae14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 f841 	bl	800ae96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2202      	movs	r2, #2
 800ae18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681a      	ldr	r2, [r3, #0]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	3304      	adds	r3, #4
 800ae24:	4619      	mov	r1, r3
 800ae26:	4610      	mov	r0, r2
 800ae28:	f000 fd64 	bl	800b8f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2201      	movs	r2, #1
 800ae70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2201      	movs	r2, #1
 800ae78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2201      	movs	r2, #1
 800ae88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ae8c:	2300      	movs	r3, #0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3708      	adds	r7, #8
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ae96:	b480      	push	{r7}
 800ae98:	b083      	sub	sp, #12
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ae9e:	bf00      	nop
 800aea0:	370c      	adds	r7, #12
 800aea2:	46bd      	mov	sp, r7
 800aea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea8:	4770      	bx	lr
	...

0800aeac <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b084      	sub	sp, #16
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
 800aeb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d109      	bne.n	800aed4 <HAL_TIM_PWM_Start_IT+0x28>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aec6:	b2db      	uxtb	r3, r3
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	bf14      	ite	ne
 800aecc:	2301      	movne	r3, #1
 800aece:	2300      	moveq	r3, #0
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	e03c      	b.n	800af4e <HAL_TIM_PWM_Start_IT+0xa2>
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	2b04      	cmp	r3, #4
 800aed8:	d109      	bne.n	800aeee <HAL_TIM_PWM_Start_IT+0x42>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	bf14      	ite	ne
 800aee6:	2301      	movne	r3, #1
 800aee8:	2300      	moveq	r3, #0
 800aeea:	b2db      	uxtb	r3, r3
 800aeec:	e02f      	b.n	800af4e <HAL_TIM_PWM_Start_IT+0xa2>
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	2b08      	cmp	r3, #8
 800aef2:	d109      	bne.n	800af08 <HAL_TIM_PWM_Start_IT+0x5c>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aefa:	b2db      	uxtb	r3, r3
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	bf14      	ite	ne
 800af00:	2301      	movne	r3, #1
 800af02:	2300      	moveq	r3, #0
 800af04:	b2db      	uxtb	r3, r3
 800af06:	e022      	b.n	800af4e <HAL_TIM_PWM_Start_IT+0xa2>
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	2b0c      	cmp	r3, #12
 800af0c:	d109      	bne.n	800af22 <HAL_TIM_PWM_Start_IT+0x76>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af14:	b2db      	uxtb	r3, r3
 800af16:	2b01      	cmp	r3, #1
 800af18:	bf14      	ite	ne
 800af1a:	2301      	movne	r3, #1
 800af1c:	2300      	moveq	r3, #0
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	e015      	b.n	800af4e <HAL_TIM_PWM_Start_IT+0xa2>
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	2b10      	cmp	r3, #16
 800af26:	d109      	bne.n	800af3c <HAL_TIM_PWM_Start_IT+0x90>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	2b01      	cmp	r3, #1
 800af32:	bf14      	ite	ne
 800af34:	2301      	movne	r3, #1
 800af36:	2300      	moveq	r3, #0
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	e008      	b.n	800af4e <HAL_TIM_PWM_Start_IT+0xa2>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af42:	b2db      	uxtb	r3, r3
 800af44:	2b01      	cmp	r3, #1
 800af46:	bf14      	ite	ne
 800af48:	2301      	movne	r3, #1
 800af4a:	2300      	moveq	r3, #0
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	e0dd      	b.n	800b112 <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d104      	bne.n	800af66 <HAL_TIM_PWM_Start_IT+0xba>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	2202      	movs	r2, #2
 800af60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af64:	e023      	b.n	800afae <HAL_TIM_PWM_Start_IT+0x102>
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	2b04      	cmp	r3, #4
 800af6a:	d104      	bne.n	800af76 <HAL_TIM_PWM_Start_IT+0xca>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2202      	movs	r2, #2
 800af70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af74:	e01b      	b.n	800afae <HAL_TIM_PWM_Start_IT+0x102>
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	2b08      	cmp	r3, #8
 800af7a:	d104      	bne.n	800af86 <HAL_TIM_PWM_Start_IT+0xda>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2202      	movs	r2, #2
 800af80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af84:	e013      	b.n	800afae <HAL_TIM_PWM_Start_IT+0x102>
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	2b0c      	cmp	r3, #12
 800af8a:	d104      	bne.n	800af96 <HAL_TIM_PWM_Start_IT+0xea>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2202      	movs	r2, #2
 800af90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af94:	e00b      	b.n	800afae <HAL_TIM_PWM_Start_IT+0x102>
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	2b10      	cmp	r3, #16
 800af9a:	d104      	bne.n	800afa6 <HAL_TIM_PWM_Start_IT+0xfa>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2202      	movs	r2, #2
 800afa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800afa4:	e003      	b.n	800afae <HAL_TIM_PWM_Start_IT+0x102>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2202      	movs	r2, #2
 800afaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	2b0c      	cmp	r3, #12
 800afb2:	d841      	bhi.n	800b038 <HAL_TIM_PWM_Start_IT+0x18c>
 800afb4:	a201      	add	r2, pc, #4	@ (adr r2, 800afbc <HAL_TIM_PWM_Start_IT+0x110>)
 800afb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afba:	bf00      	nop
 800afbc:	0800aff1 	.word	0x0800aff1
 800afc0:	0800b039 	.word	0x0800b039
 800afc4:	0800b039 	.word	0x0800b039
 800afc8:	0800b039 	.word	0x0800b039
 800afcc:	0800b003 	.word	0x0800b003
 800afd0:	0800b039 	.word	0x0800b039
 800afd4:	0800b039 	.word	0x0800b039
 800afd8:	0800b039 	.word	0x0800b039
 800afdc:	0800b015 	.word	0x0800b015
 800afe0:	0800b039 	.word	0x0800b039
 800afe4:	0800b039 	.word	0x0800b039
 800afe8:	0800b039 	.word	0x0800b039
 800afec:	0800b027 	.word	0x0800b027
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68da      	ldr	r2, [r3, #12]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f042 0202 	orr.w	r2, r2, #2
 800affe:	60da      	str	r2, [r3, #12]
      break;
 800b000:	e01d      	b.n	800b03e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68da      	ldr	r2, [r3, #12]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f042 0204 	orr.w	r2, r2, #4
 800b010:	60da      	str	r2, [r3, #12]
      break;
 800b012:	e014      	b.n	800b03e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	68da      	ldr	r2, [r3, #12]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f042 0208 	orr.w	r2, r2, #8
 800b022:	60da      	str	r2, [r3, #12]
      break;
 800b024:	e00b      	b.n	800b03e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	68da      	ldr	r2, [r3, #12]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	f042 0210 	orr.w	r2, r2, #16
 800b034:	60da      	str	r2, [r3, #12]
      break;
 800b036:	e002      	b.n	800b03e <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800b038:	2301      	movs	r3, #1
 800b03a:	73fb      	strb	r3, [r7, #15]
      break;
 800b03c:	bf00      	nop
  }

  if (status == HAL_OK)
 800b03e:	7bfb      	ldrb	r3, [r7, #15]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d165      	bne.n	800b110 <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	2201      	movs	r2, #1
 800b04a:	6839      	ldr	r1, [r7, #0]
 800b04c:	4618      	mov	r0, r3
 800b04e:	f000 ffef 	bl	800c030 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	4a31      	ldr	r2, [pc, #196]	@ (800b11c <HAL_TIM_PWM_Start_IT+0x270>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d004      	beq.n	800b066 <HAL_TIM_PWM_Start_IT+0x1ba>
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a2f      	ldr	r2, [pc, #188]	@ (800b120 <HAL_TIM_PWM_Start_IT+0x274>)
 800b062:	4293      	cmp	r3, r2
 800b064:	d101      	bne.n	800b06a <HAL_TIM_PWM_Start_IT+0x1be>
 800b066:	2301      	movs	r3, #1
 800b068:	e000      	b.n	800b06c <HAL_TIM_PWM_Start_IT+0x1c0>
 800b06a:	2300      	movs	r3, #0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d007      	beq.n	800b080 <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b07e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4a25      	ldr	r2, [pc, #148]	@ (800b11c <HAL_TIM_PWM_Start_IT+0x270>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d022      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b092:	d01d      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	4a22      	ldr	r2, [pc, #136]	@ (800b124 <HAL_TIM_PWM_Start_IT+0x278>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d018      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4a21      	ldr	r2, [pc, #132]	@ (800b128 <HAL_TIM_PWM_Start_IT+0x27c>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d013      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a1f      	ldr	r2, [pc, #124]	@ (800b12c <HAL_TIM_PWM_Start_IT+0x280>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d00e      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a1a      	ldr	r2, [pc, #104]	@ (800b120 <HAL_TIM_PWM_Start_IT+0x274>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d009      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	4a1b      	ldr	r2, [pc, #108]	@ (800b130 <HAL_TIM_PWM_Start_IT+0x284>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d004      	beq.n	800b0d0 <HAL_TIM_PWM_Start_IT+0x224>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4a1a      	ldr	r2, [pc, #104]	@ (800b134 <HAL_TIM_PWM_Start_IT+0x288>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d115      	bne.n	800b0fc <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	689a      	ldr	r2, [r3, #8]
 800b0d6:	4b18      	ldr	r3, [pc, #96]	@ (800b138 <HAL_TIM_PWM_Start_IT+0x28c>)
 800b0d8:	4013      	ands	r3, r2
 800b0da:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	2b06      	cmp	r3, #6
 800b0e0:	d015      	beq.n	800b10e <HAL_TIM_PWM_Start_IT+0x262>
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0e8:	d011      	beq.n	800b10e <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681a      	ldr	r2, [r3, #0]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f042 0201 	orr.w	r2, r2, #1
 800b0f8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b0fa:	e008      	b.n	800b10e <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f042 0201 	orr.w	r2, r2, #1
 800b10a:	601a      	str	r2, [r3, #0]
 800b10c:	e000      	b.n	800b110 <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b10e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800b110:	7bfb      	ldrb	r3, [r7, #15]
}
 800b112:	4618      	mov	r0, r3
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	40010000 	.word	0x40010000
 800b120:	40010400 	.word	0x40010400
 800b124:	40000400 	.word	0x40000400
 800b128:	40000800 	.word	0x40000800
 800b12c:	40000c00 	.word	0x40000c00
 800b130:	40014000 	.word	0x40014000
 800b134:	40001800 	.word	0x40001800
 800b138:	00010007 	.word	0x00010007

0800b13c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b084      	sub	sp, #16
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b146:	2300      	movs	r3, #0
 800b148:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	2b0c      	cmp	r3, #12
 800b14e:	d841      	bhi.n	800b1d4 <HAL_TIM_PWM_Stop_IT+0x98>
 800b150:	a201      	add	r2, pc, #4	@ (adr r2, 800b158 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800b152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b156:	bf00      	nop
 800b158:	0800b18d 	.word	0x0800b18d
 800b15c:	0800b1d5 	.word	0x0800b1d5
 800b160:	0800b1d5 	.word	0x0800b1d5
 800b164:	0800b1d5 	.word	0x0800b1d5
 800b168:	0800b19f 	.word	0x0800b19f
 800b16c:	0800b1d5 	.word	0x0800b1d5
 800b170:	0800b1d5 	.word	0x0800b1d5
 800b174:	0800b1d5 	.word	0x0800b1d5
 800b178:	0800b1b1 	.word	0x0800b1b1
 800b17c:	0800b1d5 	.word	0x0800b1d5
 800b180:	0800b1d5 	.word	0x0800b1d5
 800b184:	0800b1d5 	.word	0x0800b1d5
 800b188:	0800b1c3 	.word	0x0800b1c3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	68da      	ldr	r2, [r3, #12]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f022 0202 	bic.w	r2, r2, #2
 800b19a:	60da      	str	r2, [r3, #12]
      break;
 800b19c:	e01d      	b.n	800b1da <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68da      	ldr	r2, [r3, #12]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f022 0204 	bic.w	r2, r2, #4
 800b1ac:	60da      	str	r2, [r3, #12]
      break;
 800b1ae:	e014      	b.n	800b1da <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	68da      	ldr	r2, [r3, #12]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f022 0208 	bic.w	r2, r2, #8
 800b1be:	60da      	str	r2, [r3, #12]
      break;
 800b1c0:	e00b      	b.n	800b1da <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	68da      	ldr	r2, [r3, #12]
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f022 0210 	bic.w	r2, r2, #16
 800b1d0:	60da      	str	r2, [r3, #12]
      break;
 800b1d2:	e002      	b.n	800b1da <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	73fb      	strb	r3, [r7, #15]
      break;
 800b1d8:	bf00      	nop
  }

  if (status == HAL_OK)
 800b1da:	7bfb      	ldrb	r3, [r7, #15]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d16f      	bne.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	6839      	ldr	r1, [r7, #0]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f000 ff21 	bl	800c030 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	4a36      	ldr	r2, [pc, #216]	@ (800b2cc <HAL_TIM_PWM_Stop_IT+0x190>)
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d004      	beq.n	800b202 <HAL_TIM_PWM_Stop_IT+0xc6>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	4a34      	ldr	r2, [pc, #208]	@ (800b2d0 <HAL_TIM_PWM_Stop_IT+0x194>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d101      	bne.n	800b206 <HAL_TIM_PWM_Stop_IT+0xca>
 800b202:	2301      	movs	r3, #1
 800b204:	e000      	b.n	800b208 <HAL_TIM_PWM_Stop_IT+0xcc>
 800b206:	2300      	movs	r3, #0
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d016      	beq.n	800b23a <HAL_TIM_PWM_Stop_IT+0xfe>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	6a1a      	ldr	r2, [r3, #32]
 800b212:	4b30      	ldr	r3, [pc, #192]	@ (800b2d4 <HAL_TIM_PWM_Stop_IT+0x198>)
 800b214:	4013      	ands	r3, r2
 800b216:	2b00      	cmp	r3, #0
 800b218:	d10f      	bne.n	800b23a <HAL_TIM_PWM_Stop_IT+0xfe>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	6a1a      	ldr	r2, [r3, #32]
 800b220:	f240 4344 	movw	r3, #1092	@ 0x444
 800b224:	4013      	ands	r3, r2
 800b226:	2b00      	cmp	r3, #0
 800b228:	d107      	bne.n	800b23a <HAL_TIM_PWM_Stop_IT+0xfe>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b238:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	6a1a      	ldr	r2, [r3, #32]
 800b240:	4b24      	ldr	r3, [pc, #144]	@ (800b2d4 <HAL_TIM_PWM_Stop_IT+0x198>)
 800b242:	4013      	ands	r3, r2
 800b244:	2b00      	cmp	r3, #0
 800b246:	d10f      	bne.n	800b268 <HAL_TIM_PWM_Stop_IT+0x12c>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	6a1a      	ldr	r2, [r3, #32]
 800b24e:	f240 4344 	movw	r3, #1092	@ 0x444
 800b252:	4013      	ands	r3, r2
 800b254:	2b00      	cmp	r3, #0
 800b256:	d107      	bne.n	800b268 <HAL_TIM_PWM_Stop_IT+0x12c>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f022 0201 	bic.w	r2, r2, #1
 800b266:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d104      	bne.n	800b278 <HAL_TIM_PWM_Stop_IT+0x13c>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2201      	movs	r2, #1
 800b272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b276:	e023      	b.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	2b04      	cmp	r3, #4
 800b27c:	d104      	bne.n	800b288 <HAL_TIM_PWM_Stop_IT+0x14c>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2201      	movs	r2, #1
 800b282:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b286:	e01b      	b.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	2b08      	cmp	r3, #8
 800b28c:	d104      	bne.n	800b298 <HAL_TIM_PWM_Stop_IT+0x15c>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2201      	movs	r2, #1
 800b292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b296:	e013      	b.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	2b0c      	cmp	r3, #12
 800b29c:	d104      	bne.n	800b2a8 <HAL_TIM_PWM_Stop_IT+0x16c>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b2a6:	e00b      	b.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	2b10      	cmp	r3, #16
 800b2ac:	d104      	bne.n	800b2b8 <HAL_TIM_PWM_Stop_IT+0x17c>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b2b6:	e003      	b.n	800b2c0 <HAL_TIM_PWM_Stop_IT+0x184>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800b2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	3710      	adds	r7, #16
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	40010000 	.word	0x40010000
 800b2d0:	40010400 	.word	0x40010400
 800b2d4:	00111111 	.word	0x00111111

0800b2d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	68db      	ldr	r3, [r3, #12]
 800b2e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	691b      	ldr	r3, [r3, #16]
 800b2ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	f003 0302 	and.w	r3, r3, #2
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d020      	beq.n	800b33c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	f003 0302 	and.w	r3, r3, #2
 800b300:	2b00      	cmp	r3, #0
 800b302:	d01b      	beq.n	800b33c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f06f 0202 	mvn.w	r2, #2
 800b30c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2201      	movs	r2, #1
 800b312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	699b      	ldr	r3, [r3, #24]
 800b31a:	f003 0303 	and.w	r3, r3, #3
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d003      	beq.n	800b32a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b322:	6878      	ldr	r0, [r7, #4]
 800b324:	f000 fad2 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b328:	e005      	b.n	800b336 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f000 fac4 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f7fb fc23 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2200      	movs	r2, #0
 800b33a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	f003 0304 	and.w	r3, r3, #4
 800b342:	2b00      	cmp	r3, #0
 800b344:	d020      	beq.n	800b388 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	f003 0304 	and.w	r3, r3, #4
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d01b      	beq.n	800b388 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f06f 0204 	mvn.w	r2, #4
 800b358:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2202      	movs	r2, #2
 800b35e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	699b      	ldr	r3, [r3, #24]
 800b366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d003      	beq.n	800b376 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 faac 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b374:	e005      	b.n	800b382 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 fa9e 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f7fb fbfd 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2200      	movs	r2, #0
 800b386:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	f003 0308 	and.w	r3, r3, #8
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d020      	beq.n	800b3d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	f003 0308 	and.w	r3, r3, #8
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d01b      	beq.n	800b3d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f06f 0208 	mvn.w	r2, #8
 800b3a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2204      	movs	r2, #4
 800b3aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	69db      	ldr	r3, [r3, #28]
 800b3b2:	f003 0303 	and.w	r3, r3, #3
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d003      	beq.n	800b3c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fa86 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b3c0:	e005      	b.n	800b3ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 fa78 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f7fb fbd7 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	f003 0310 	and.w	r3, r3, #16
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d020      	beq.n	800b420 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f003 0310 	and.w	r3, r3, #16
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d01b      	beq.n	800b420 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f06f 0210 	mvn.w	r2, #16
 800b3f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2208      	movs	r2, #8
 800b3f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	69db      	ldr	r3, [r3, #28]
 800b3fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b402:	2b00      	cmp	r3, #0
 800b404:	d003      	beq.n	800b40e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f000 fa60 	bl	800b8cc <HAL_TIM_IC_CaptureCallback>
 800b40c:	e005      	b.n	800b41a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f000 fa52 	bl	800b8b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f7fb fbb1 	bl	8006b7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2200      	movs	r2, #0
 800b41e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	f003 0301 	and.w	r3, r3, #1
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00c      	beq.n	800b444 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	f003 0301 	and.w	r3, r3, #1
 800b430:	2b00      	cmp	r3, #0
 800b432:	d007      	beq.n	800b444 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f06f 0201 	mvn.w	r2, #1
 800b43c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f000 fa30 	bl	800b8a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d104      	bne.n	800b458 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b454:	2b00      	cmp	r3, #0
 800b456:	d00c      	beq.n	800b472 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d007      	beq.n	800b472 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b46a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 fe9d 	bl	800c1ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d00c      	beq.n	800b496 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b482:	2b00      	cmp	r3, #0
 800b484:	d007      	beq.n	800b496 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b48e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f000 fe95 	bl	800c1c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00c      	beq.n	800b4ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d007      	beq.n	800b4ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b4b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 fa13 	bl	800b8e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	f003 0320 	and.w	r3, r3, #32
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00c      	beq.n	800b4de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	f003 0320 	and.w	r3, r3, #32
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d007      	beq.n	800b4de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f06f 0220 	mvn.w	r2, #32
 800b4d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 fe5d 	bl	800c198 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b4de:	bf00      	nop
 800b4e0:	3710      	adds	r7, #16
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}
	...

0800b4e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b086      	sub	sp, #24
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	60f8      	str	r0, [r7, #12]
 800b4f0:	60b9      	str	r1, [r7, #8]
 800b4f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d101      	bne.n	800b506 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b502:	2302      	movs	r3, #2
 800b504:	e0ff      	b.n	800b706 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2201      	movs	r2, #1
 800b50a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b14      	cmp	r3, #20
 800b512:	f200 80f0 	bhi.w	800b6f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b516:	a201      	add	r2, pc, #4	@ (adr r2, 800b51c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b51c:	0800b571 	.word	0x0800b571
 800b520:	0800b6f7 	.word	0x0800b6f7
 800b524:	0800b6f7 	.word	0x0800b6f7
 800b528:	0800b6f7 	.word	0x0800b6f7
 800b52c:	0800b5b1 	.word	0x0800b5b1
 800b530:	0800b6f7 	.word	0x0800b6f7
 800b534:	0800b6f7 	.word	0x0800b6f7
 800b538:	0800b6f7 	.word	0x0800b6f7
 800b53c:	0800b5f3 	.word	0x0800b5f3
 800b540:	0800b6f7 	.word	0x0800b6f7
 800b544:	0800b6f7 	.word	0x0800b6f7
 800b548:	0800b6f7 	.word	0x0800b6f7
 800b54c:	0800b633 	.word	0x0800b633
 800b550:	0800b6f7 	.word	0x0800b6f7
 800b554:	0800b6f7 	.word	0x0800b6f7
 800b558:	0800b6f7 	.word	0x0800b6f7
 800b55c:	0800b675 	.word	0x0800b675
 800b560:	0800b6f7 	.word	0x0800b6f7
 800b564:	0800b6f7 	.word	0x0800b6f7
 800b568:	0800b6f7 	.word	0x0800b6f7
 800b56c:	0800b6b5 	.word	0x0800b6b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	68b9      	ldr	r1, [r7, #8]
 800b576:	4618      	mov	r0, r3
 800b578:	f000 fa62 	bl	800ba40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	699a      	ldr	r2, [r3, #24]
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	f042 0208 	orr.w	r2, r2, #8
 800b58a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	699a      	ldr	r2, [r3, #24]
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f022 0204 	bic.w	r2, r2, #4
 800b59a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	6999      	ldr	r1, [r3, #24]
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	691a      	ldr	r2, [r3, #16]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	430a      	orrs	r2, r1
 800b5ac:	619a      	str	r2, [r3, #24]
      break;
 800b5ae:	e0a5      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	68b9      	ldr	r1, [r7, #8]
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fab4 	bl	800bb24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	699a      	ldr	r2, [r3, #24]
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b5ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	699a      	ldr	r2, [r3, #24]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b5da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	6999      	ldr	r1, [r3, #24]
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	691b      	ldr	r3, [r3, #16]
 800b5e6:	021a      	lsls	r2, r3, #8
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	430a      	orrs	r2, r1
 800b5ee:	619a      	str	r2, [r3, #24]
      break;
 800b5f0:	e084      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	68b9      	ldr	r1, [r7, #8]
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f000 fb0b 	bl	800bc14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	69da      	ldr	r2, [r3, #28]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f042 0208 	orr.w	r2, r2, #8
 800b60c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	69da      	ldr	r2, [r3, #28]
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f022 0204 	bic.w	r2, r2, #4
 800b61c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	69d9      	ldr	r1, [r3, #28]
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	691a      	ldr	r2, [r3, #16]
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	430a      	orrs	r2, r1
 800b62e:	61da      	str	r2, [r3, #28]
      break;
 800b630:	e064      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68b9      	ldr	r1, [r7, #8]
 800b638:	4618      	mov	r0, r3
 800b63a:	f000 fb61 	bl	800bd00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	69da      	ldr	r2, [r3, #28]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b64c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	69da      	ldr	r2, [r3, #28]
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b65c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	69d9      	ldr	r1, [r3, #28]
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	691b      	ldr	r3, [r3, #16]
 800b668:	021a      	lsls	r2, r3, #8
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	430a      	orrs	r2, r1
 800b670:	61da      	str	r2, [r3, #28]
      break;
 800b672:	e043      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	68b9      	ldr	r1, [r7, #8]
 800b67a:	4618      	mov	r0, r3
 800b67c:	f000 fb98 	bl	800bdb0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f042 0208 	orr.w	r2, r2, #8
 800b68e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f022 0204 	bic.w	r2, r2, #4
 800b69e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	691a      	ldr	r2, [r3, #16]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	430a      	orrs	r2, r1
 800b6b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b6b2:	e023      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	68b9      	ldr	r1, [r7, #8]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f000 fbca 	bl	800be54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b6ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b6de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	691b      	ldr	r3, [r3, #16]
 800b6ea:	021a      	lsls	r2, r3, #8
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	430a      	orrs	r2, r1
 800b6f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b6f4:	e002      	b.n	800b6fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	75fb      	strb	r3, [r7, #23]
      break;
 800b6fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2200      	movs	r2, #0
 800b700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b704:	7dfb      	ldrb	r3, [r7, #23]
}
 800b706:	4618      	mov	r0, r3
 800b708:	3718      	adds	r7, #24
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}
 800b70e:	bf00      	nop

0800b710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b724:	2b01      	cmp	r3, #1
 800b726:	d101      	bne.n	800b72c <HAL_TIM_ConfigClockSource+0x1c>
 800b728:	2302      	movs	r3, #2
 800b72a:	e0b4      	b.n	800b896 <HAL_TIM_ConfigClockSource+0x186>
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2201      	movs	r2, #1
 800b730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2202      	movs	r2, #2
 800b738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b744:	68ba      	ldr	r2, [r7, #8]
 800b746:	4b56      	ldr	r3, [pc, #344]	@ (800b8a0 <HAL_TIM_ConfigClockSource+0x190>)
 800b748:	4013      	ands	r3, r2
 800b74a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b752:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68ba      	ldr	r2, [r7, #8]
 800b75a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b764:	d03e      	beq.n	800b7e4 <HAL_TIM_ConfigClockSource+0xd4>
 800b766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b76a:	f200 8087 	bhi.w	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b76e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b772:	f000 8086 	beq.w	800b882 <HAL_TIM_ConfigClockSource+0x172>
 800b776:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b77a:	d87f      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b77c:	2b70      	cmp	r3, #112	@ 0x70
 800b77e:	d01a      	beq.n	800b7b6 <HAL_TIM_ConfigClockSource+0xa6>
 800b780:	2b70      	cmp	r3, #112	@ 0x70
 800b782:	d87b      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b784:	2b60      	cmp	r3, #96	@ 0x60
 800b786:	d050      	beq.n	800b82a <HAL_TIM_ConfigClockSource+0x11a>
 800b788:	2b60      	cmp	r3, #96	@ 0x60
 800b78a:	d877      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b78c:	2b50      	cmp	r3, #80	@ 0x50
 800b78e:	d03c      	beq.n	800b80a <HAL_TIM_ConfigClockSource+0xfa>
 800b790:	2b50      	cmp	r3, #80	@ 0x50
 800b792:	d873      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b794:	2b40      	cmp	r3, #64	@ 0x40
 800b796:	d058      	beq.n	800b84a <HAL_TIM_ConfigClockSource+0x13a>
 800b798:	2b40      	cmp	r3, #64	@ 0x40
 800b79a:	d86f      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b79c:	2b30      	cmp	r3, #48	@ 0x30
 800b79e:	d064      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7a0:	2b30      	cmp	r3, #48	@ 0x30
 800b7a2:	d86b      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b7a4:	2b20      	cmp	r3, #32
 800b7a6:	d060      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7a8:	2b20      	cmp	r3, #32
 800b7aa:	d867      	bhi.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d05c      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7b0:	2b10      	cmp	r3, #16
 800b7b2:	d05a      	beq.n	800b86a <HAL_TIM_ConfigClockSource+0x15a>
 800b7b4:	e062      	b.n	800b87c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b7c6:	f000 fc13 	bl	800bff0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	689b      	ldr	r3, [r3, #8]
 800b7d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b7d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	68ba      	ldr	r2, [r7, #8]
 800b7e0:	609a      	str	r2, [r3, #8]
      break;
 800b7e2:	e04f      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b7f4:	f000 fbfc 	bl	800bff0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	689a      	ldr	r2, [r3, #8]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b806:	609a      	str	r2, [r3, #8]
      break;
 800b808:	e03c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b816:	461a      	mov	r2, r3
 800b818:	f000 fb70 	bl	800befc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2150      	movs	r1, #80	@ 0x50
 800b822:	4618      	mov	r0, r3
 800b824:	f000 fbc9 	bl	800bfba <TIM_ITRx_SetConfig>
      break;
 800b828:	e02c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b836:	461a      	mov	r2, r3
 800b838:	f000 fb8f 	bl	800bf5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	2160      	movs	r1, #96	@ 0x60
 800b842:	4618      	mov	r0, r3
 800b844:	f000 fbb9 	bl	800bfba <TIM_ITRx_SetConfig>
      break;
 800b848:	e01c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b856:	461a      	mov	r2, r3
 800b858:	f000 fb50 	bl	800befc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2140      	movs	r1, #64	@ 0x40
 800b862:	4618      	mov	r0, r3
 800b864:	f000 fba9 	bl	800bfba <TIM_ITRx_SetConfig>
      break;
 800b868:	e00c      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4619      	mov	r1, r3
 800b874:	4610      	mov	r0, r2
 800b876:	f000 fba0 	bl	800bfba <TIM_ITRx_SetConfig>
      break;
 800b87a:	e003      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b87c:	2301      	movs	r3, #1
 800b87e:	73fb      	strb	r3, [r7, #15]
      break;
 800b880:	e000      	b.n	800b884 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2201      	movs	r2, #1
 800b888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b894:	7bfb      	ldrb	r3, [r7, #15]
}
 800b896:	4618      	mov	r0, r3
 800b898:	3710      	adds	r7, #16
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	fffeff88 	.word	0xfffeff88

0800b8a4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b083      	sub	sp, #12
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b8ac:	bf00      	nop
 800b8ae:	370c      	adds	r7, #12
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr

0800b8b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr

0800b8cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b8d4:	bf00      	nop
 800b8d6:	370c      	adds	r7, #12
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr

0800b8e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b8e0:	b480      	push	{r7}
 800b8e2:	b083      	sub	sp, #12
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b8e8:	bf00      	nop
 800b8ea:	370c      	adds	r7, #12
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr

0800b8f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b085      	sub	sp, #20
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
 800b8fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	4a43      	ldr	r2, [pc, #268]	@ (800ba14 <TIM_Base_SetConfig+0x120>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d013      	beq.n	800b934 <TIM_Base_SetConfig+0x40>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b912:	d00f      	beq.n	800b934 <TIM_Base_SetConfig+0x40>
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	4a40      	ldr	r2, [pc, #256]	@ (800ba18 <TIM_Base_SetConfig+0x124>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d00b      	beq.n	800b934 <TIM_Base_SetConfig+0x40>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	4a3f      	ldr	r2, [pc, #252]	@ (800ba1c <TIM_Base_SetConfig+0x128>)
 800b920:	4293      	cmp	r3, r2
 800b922:	d007      	beq.n	800b934 <TIM_Base_SetConfig+0x40>
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	4a3e      	ldr	r2, [pc, #248]	@ (800ba20 <TIM_Base_SetConfig+0x12c>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d003      	beq.n	800b934 <TIM_Base_SetConfig+0x40>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	4a3d      	ldr	r2, [pc, #244]	@ (800ba24 <TIM_Base_SetConfig+0x130>)
 800b930:	4293      	cmp	r3, r2
 800b932:	d108      	bne.n	800b946 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b93a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	68fa      	ldr	r2, [r7, #12]
 800b942:	4313      	orrs	r3, r2
 800b944:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	4a32      	ldr	r2, [pc, #200]	@ (800ba14 <TIM_Base_SetConfig+0x120>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d02b      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b954:	d027      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	4a2f      	ldr	r2, [pc, #188]	@ (800ba18 <TIM_Base_SetConfig+0x124>)
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d023      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	4a2e      	ldr	r2, [pc, #184]	@ (800ba1c <TIM_Base_SetConfig+0x128>)
 800b962:	4293      	cmp	r3, r2
 800b964:	d01f      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4a2d      	ldr	r2, [pc, #180]	@ (800ba20 <TIM_Base_SetConfig+0x12c>)
 800b96a:	4293      	cmp	r3, r2
 800b96c:	d01b      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a2c      	ldr	r2, [pc, #176]	@ (800ba24 <TIM_Base_SetConfig+0x130>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d017      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	4a2b      	ldr	r2, [pc, #172]	@ (800ba28 <TIM_Base_SetConfig+0x134>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d013      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	4a2a      	ldr	r2, [pc, #168]	@ (800ba2c <TIM_Base_SetConfig+0x138>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d00f      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	4a29      	ldr	r2, [pc, #164]	@ (800ba30 <TIM_Base_SetConfig+0x13c>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d00b      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4a28      	ldr	r2, [pc, #160]	@ (800ba34 <TIM_Base_SetConfig+0x140>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d007      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	4a27      	ldr	r2, [pc, #156]	@ (800ba38 <TIM_Base_SetConfig+0x144>)
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d003      	beq.n	800b9a6 <TIM_Base_SetConfig+0xb2>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4a26      	ldr	r2, [pc, #152]	@ (800ba3c <TIM_Base_SetConfig+0x148>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d108      	bne.n	800b9b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b9ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	68db      	ldr	r3, [r3, #12]
 800b9b2:	68fa      	ldr	r2, [r7, #12]
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b9be:	683b      	ldr	r3, [r7, #0]
 800b9c0:	695b      	ldr	r3, [r3, #20]
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	689a      	ldr	r2, [r3, #8]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	681a      	ldr	r2, [r3, #0]
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	4a0e      	ldr	r2, [pc, #56]	@ (800ba14 <TIM_Base_SetConfig+0x120>)
 800b9da:	4293      	cmp	r3, r2
 800b9dc:	d003      	beq.n	800b9e6 <TIM_Base_SetConfig+0xf2>
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	4a10      	ldr	r2, [pc, #64]	@ (800ba24 <TIM_Base_SetConfig+0x130>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d103      	bne.n	800b9ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	691a      	ldr	r2, [r3, #16]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f043 0204 	orr.w	r2, r3, #4
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	68fa      	ldr	r2, [r7, #12]
 800ba04:	601a      	str	r2, [r3, #0]
}
 800ba06:	bf00      	nop
 800ba08:	3714      	adds	r7, #20
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba10:	4770      	bx	lr
 800ba12:	bf00      	nop
 800ba14:	40010000 	.word	0x40010000
 800ba18:	40000400 	.word	0x40000400
 800ba1c:	40000800 	.word	0x40000800
 800ba20:	40000c00 	.word	0x40000c00
 800ba24:	40010400 	.word	0x40010400
 800ba28:	40014000 	.word	0x40014000
 800ba2c:	40014400 	.word	0x40014400
 800ba30:	40014800 	.word	0x40014800
 800ba34:	40001800 	.word	0x40001800
 800ba38:	40001c00 	.word	0x40001c00
 800ba3c:	40002000 	.word	0x40002000

0800ba40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b087      	sub	sp, #28
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6a1b      	ldr	r3, [r3, #32]
 800ba4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6a1b      	ldr	r3, [r3, #32]
 800ba54:	f023 0201 	bic.w	r2, r3, #1
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	699b      	ldr	r3, [r3, #24]
 800ba66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	4b2b      	ldr	r3, [pc, #172]	@ (800bb18 <TIM_OC1_SetConfig+0xd8>)
 800ba6c:	4013      	ands	r3, r2
 800ba6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f023 0303 	bic.w	r3, r3, #3
 800ba76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	68fa      	ldr	r2, [r7, #12]
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f023 0302 	bic.w	r3, r3, #2
 800ba88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	697a      	ldr	r2, [r7, #20]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	4a21      	ldr	r2, [pc, #132]	@ (800bb1c <TIM_OC1_SetConfig+0xdc>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d003      	beq.n	800baa4 <TIM_OC1_SetConfig+0x64>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	4a20      	ldr	r2, [pc, #128]	@ (800bb20 <TIM_OC1_SetConfig+0xe0>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d10c      	bne.n	800babe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	f023 0308 	bic.w	r3, r3, #8
 800baaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800baac:	683b      	ldr	r3, [r7, #0]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	697a      	ldr	r2, [r7, #20]
 800bab2:	4313      	orrs	r3, r2
 800bab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	f023 0304 	bic.w	r3, r3, #4
 800babc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	4a16      	ldr	r2, [pc, #88]	@ (800bb1c <TIM_OC1_SetConfig+0xdc>)
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d003      	beq.n	800bace <TIM_OC1_SetConfig+0x8e>
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	4a15      	ldr	r2, [pc, #84]	@ (800bb20 <TIM_OC1_SetConfig+0xe0>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d111      	bne.n	800baf2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bad6:	693b      	ldr	r3, [r7, #16]
 800bad8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800badc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bade:	683b      	ldr	r3, [r7, #0]
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	693a      	ldr	r2, [r7, #16]
 800bae4:	4313      	orrs	r3, r2
 800bae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	699b      	ldr	r3, [r3, #24]
 800baec:	693a      	ldr	r2, [r7, #16]
 800baee:	4313      	orrs	r3, r2
 800baf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	693a      	ldr	r2, [r7, #16]
 800baf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	68fa      	ldr	r2, [r7, #12]
 800bafc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	685a      	ldr	r2, [r3, #4]
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	697a      	ldr	r2, [r7, #20]
 800bb0a:	621a      	str	r2, [r3, #32]
}
 800bb0c:	bf00      	nop
 800bb0e:	371c      	adds	r7, #28
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr
 800bb18:	fffeff8f 	.word	0xfffeff8f
 800bb1c:	40010000 	.word	0x40010000
 800bb20:	40010400 	.word	0x40010400

0800bb24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b087      	sub	sp, #28
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6a1b      	ldr	r3, [r3, #32]
 800bb32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a1b      	ldr	r3, [r3, #32]
 800bb38:	f023 0210 	bic.w	r2, r3, #16
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	685b      	ldr	r3, [r3, #4]
 800bb44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	699b      	ldr	r3, [r3, #24]
 800bb4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bb4c:	68fa      	ldr	r2, [r7, #12]
 800bb4e:	4b2e      	ldr	r3, [pc, #184]	@ (800bc08 <TIM_OC2_SetConfig+0xe4>)
 800bb50:	4013      	ands	r3, r2
 800bb52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	021b      	lsls	r3, r3, #8
 800bb62:	68fa      	ldr	r2, [r7, #12]
 800bb64:	4313      	orrs	r3, r2
 800bb66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	f023 0320 	bic.w	r3, r3, #32
 800bb6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	011b      	lsls	r3, r3, #4
 800bb76:	697a      	ldr	r2, [r7, #20]
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a23      	ldr	r2, [pc, #140]	@ (800bc0c <TIM_OC2_SetConfig+0xe8>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d003      	beq.n	800bb8c <TIM_OC2_SetConfig+0x68>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	4a22      	ldr	r2, [pc, #136]	@ (800bc10 <TIM_OC2_SetConfig+0xec>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d10d      	bne.n	800bba8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	011b      	lsls	r3, r3, #4
 800bb9a:	697a      	ldr	r2, [r7, #20]
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bba6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	4a18      	ldr	r2, [pc, #96]	@ (800bc0c <TIM_OC2_SetConfig+0xe8>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d003      	beq.n	800bbb8 <TIM_OC2_SetConfig+0x94>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	4a17      	ldr	r2, [pc, #92]	@ (800bc10 <TIM_OC2_SetConfig+0xec>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d113      	bne.n	800bbe0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bbbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bbc0:	693b      	ldr	r3, [r7, #16]
 800bbc2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bbc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	695b      	ldr	r3, [r3, #20]
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	693a      	ldr	r2, [r7, #16]
 800bbd0:	4313      	orrs	r3, r2
 800bbd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	699b      	ldr	r3, [r3, #24]
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	693a      	ldr	r2, [r7, #16]
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	693a      	ldr	r2, [r7, #16]
 800bbe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	68fa      	ldr	r2, [r7, #12]
 800bbea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bbec:	683b      	ldr	r3, [r7, #0]
 800bbee:	685a      	ldr	r2, [r3, #4]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	697a      	ldr	r2, [r7, #20]
 800bbf8:	621a      	str	r2, [r3, #32]
}
 800bbfa:	bf00      	nop
 800bbfc:	371c      	adds	r7, #28
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc04:	4770      	bx	lr
 800bc06:	bf00      	nop
 800bc08:	feff8fff 	.word	0xfeff8fff
 800bc0c:	40010000 	.word	0x40010000
 800bc10:	40010400 	.word	0x40010400

0800bc14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bc14:	b480      	push	{r7}
 800bc16:	b087      	sub	sp, #28
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6a1b      	ldr	r3, [r3, #32]
 800bc22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6a1b      	ldr	r3, [r3, #32]
 800bc28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	69db      	ldr	r3, [r3, #28]
 800bc3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	4b2d      	ldr	r3, [pc, #180]	@ (800bcf4 <TIM_OC3_SetConfig+0xe0>)
 800bc40:	4013      	ands	r3, r2
 800bc42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f023 0303 	bic.w	r3, r3, #3
 800bc4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	68fa      	ldr	r2, [r7, #12]
 800bc52:	4313      	orrs	r3, r2
 800bc54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bc5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	021b      	lsls	r3, r3, #8
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	4313      	orrs	r3, r2
 800bc68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	4a22      	ldr	r2, [pc, #136]	@ (800bcf8 <TIM_OC3_SetConfig+0xe4>)
 800bc6e:	4293      	cmp	r3, r2
 800bc70:	d003      	beq.n	800bc7a <TIM_OC3_SetConfig+0x66>
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	4a21      	ldr	r2, [pc, #132]	@ (800bcfc <TIM_OC3_SetConfig+0xe8>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d10d      	bne.n	800bc96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bc80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	021b      	lsls	r3, r3, #8
 800bc88:	697a      	ldr	r2, [r7, #20]
 800bc8a:	4313      	orrs	r3, r2
 800bc8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bc94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	4a17      	ldr	r2, [pc, #92]	@ (800bcf8 <TIM_OC3_SetConfig+0xe4>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d003      	beq.n	800bca6 <TIM_OC3_SetConfig+0x92>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	4a16      	ldr	r2, [pc, #88]	@ (800bcfc <TIM_OC3_SetConfig+0xe8>)
 800bca2:	4293      	cmp	r3, r2
 800bca4:	d113      	bne.n	800bcce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bcac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bcb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	695b      	ldr	r3, [r3, #20]
 800bcba:	011b      	lsls	r3, r3, #4
 800bcbc:	693a      	ldr	r2, [r7, #16]
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	699b      	ldr	r3, [r3, #24]
 800bcc6:	011b      	lsls	r3, r3, #4
 800bcc8:	693a      	ldr	r2, [r7, #16]
 800bcca:	4313      	orrs	r3, r2
 800bccc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	693a      	ldr	r2, [r7, #16]
 800bcd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	685a      	ldr	r2, [r3, #4]
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	697a      	ldr	r2, [r7, #20]
 800bce6:	621a      	str	r2, [r3, #32]
}
 800bce8:	bf00      	nop
 800bcea:	371c      	adds	r7, #28
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr
 800bcf4:	fffeff8f 	.word	0xfffeff8f
 800bcf8:	40010000 	.word	0x40010000
 800bcfc:	40010400 	.word	0x40010400

0800bd00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bd00:	b480      	push	{r7}
 800bd02:	b087      	sub	sp, #28
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6a1b      	ldr	r3, [r3, #32]
 800bd0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6a1b      	ldr	r3, [r3, #32]
 800bd14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	685b      	ldr	r3, [r3, #4]
 800bd20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	69db      	ldr	r3, [r3, #28]
 800bd26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bd28:	68fa      	ldr	r2, [r7, #12]
 800bd2a:	4b1e      	ldr	r3, [pc, #120]	@ (800bda4 <TIM_OC4_SetConfig+0xa4>)
 800bd2c:	4013      	ands	r3, r2
 800bd2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bd36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	021b      	lsls	r3, r3, #8
 800bd3e:	68fa      	ldr	r2, [r7, #12]
 800bd40:	4313      	orrs	r3, r2
 800bd42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bd4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	689b      	ldr	r3, [r3, #8]
 800bd50:	031b      	lsls	r3, r3, #12
 800bd52:	693a      	ldr	r2, [r7, #16]
 800bd54:	4313      	orrs	r3, r2
 800bd56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	4a13      	ldr	r2, [pc, #76]	@ (800bda8 <TIM_OC4_SetConfig+0xa8>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d003      	beq.n	800bd68 <TIM_OC4_SetConfig+0x68>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	4a12      	ldr	r2, [pc, #72]	@ (800bdac <TIM_OC4_SetConfig+0xac>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d109      	bne.n	800bd7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bd68:	697b      	ldr	r3, [r7, #20]
 800bd6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bd6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	695b      	ldr	r3, [r3, #20]
 800bd74:	019b      	lsls	r3, r3, #6
 800bd76:	697a      	ldr	r2, [r7, #20]
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	697a      	ldr	r2, [r7, #20]
 800bd80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	68fa      	ldr	r2, [r7, #12]
 800bd86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	685a      	ldr	r2, [r3, #4]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	693a      	ldr	r2, [r7, #16]
 800bd94:	621a      	str	r2, [r3, #32]
}
 800bd96:	bf00      	nop
 800bd98:	371c      	adds	r7, #28
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda0:	4770      	bx	lr
 800bda2:	bf00      	nop
 800bda4:	feff8fff 	.word	0xfeff8fff
 800bda8:	40010000 	.word	0x40010000
 800bdac:	40010400 	.word	0x40010400

0800bdb0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b087      	sub	sp, #28
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	6a1b      	ldr	r3, [r3, #32]
 800bdbe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6a1b      	ldr	r3, [r3, #32]
 800bdc4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bdd8:	68fa      	ldr	r2, [r7, #12]
 800bdda:	4b1b      	ldr	r3, [pc, #108]	@ (800be48 <TIM_OC5_SetConfig+0x98>)
 800bddc:	4013      	ands	r3, r2
 800bdde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bdf0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	689b      	ldr	r3, [r3, #8]
 800bdf6:	041b      	lsls	r3, r3, #16
 800bdf8:	693a      	ldr	r2, [r7, #16]
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	4a12      	ldr	r2, [pc, #72]	@ (800be4c <TIM_OC5_SetConfig+0x9c>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d003      	beq.n	800be0e <TIM_OC5_SetConfig+0x5e>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	4a11      	ldr	r2, [pc, #68]	@ (800be50 <TIM_OC5_SetConfig+0xa0>)
 800be0a:	4293      	cmp	r3, r2
 800be0c:	d109      	bne.n	800be22 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be14:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	695b      	ldr	r3, [r3, #20]
 800be1a:	021b      	lsls	r3, r3, #8
 800be1c:	697a      	ldr	r2, [r7, #20]
 800be1e:	4313      	orrs	r3, r2
 800be20:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	697a      	ldr	r2, [r7, #20]
 800be26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	68fa      	ldr	r2, [r7, #12]
 800be2c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	685a      	ldr	r2, [r3, #4]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	693a      	ldr	r2, [r7, #16]
 800be3a:	621a      	str	r2, [r3, #32]
}
 800be3c:	bf00      	nop
 800be3e:	371c      	adds	r7, #28
 800be40:	46bd      	mov	sp, r7
 800be42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be46:	4770      	bx	lr
 800be48:	fffeff8f 	.word	0xfffeff8f
 800be4c:	40010000 	.word	0x40010000
 800be50:	40010400 	.word	0x40010400

0800be54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800be54:	b480      	push	{r7}
 800be56:	b087      	sub	sp, #28
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6a1b      	ldr	r3, [r3, #32]
 800be62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6a1b      	ldr	r3, [r3, #32]
 800be68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800be7c:	68fa      	ldr	r2, [r7, #12]
 800be7e:	4b1c      	ldr	r3, [pc, #112]	@ (800bef0 <TIM_OC6_SetConfig+0x9c>)
 800be80:	4013      	ands	r3, r2
 800be82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	021b      	lsls	r3, r3, #8
 800be8a:	68fa      	ldr	r2, [r7, #12]
 800be8c:	4313      	orrs	r3, r2
 800be8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800be96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	689b      	ldr	r3, [r3, #8]
 800be9c:	051b      	lsls	r3, r3, #20
 800be9e:	693a      	ldr	r2, [r7, #16]
 800bea0:	4313      	orrs	r3, r2
 800bea2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	4a13      	ldr	r2, [pc, #76]	@ (800bef4 <TIM_OC6_SetConfig+0xa0>)
 800bea8:	4293      	cmp	r3, r2
 800beaa:	d003      	beq.n	800beb4 <TIM_OC6_SetConfig+0x60>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	4a12      	ldr	r2, [pc, #72]	@ (800bef8 <TIM_OC6_SetConfig+0xa4>)
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d109      	bne.n	800bec8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800beba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	029b      	lsls	r3, r3, #10
 800bec2:	697a      	ldr	r2, [r7, #20]
 800bec4:	4313      	orrs	r3, r2
 800bec6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	697a      	ldr	r2, [r7, #20]
 800becc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	68fa      	ldr	r2, [r7, #12]
 800bed2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	693a      	ldr	r2, [r7, #16]
 800bee0:	621a      	str	r2, [r3, #32]
}
 800bee2:	bf00      	nop
 800bee4:	371c      	adds	r7, #28
 800bee6:	46bd      	mov	sp, r7
 800bee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	feff8fff 	.word	0xfeff8fff
 800bef4:	40010000 	.word	0x40010000
 800bef8:	40010400 	.word	0x40010400

0800befc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800befc:	b480      	push	{r7}
 800befe:	b087      	sub	sp, #28
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	60b9      	str	r1, [r7, #8]
 800bf06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	6a1b      	ldr	r3, [r3, #32]
 800bf0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	6a1b      	ldr	r3, [r3, #32]
 800bf12:	f023 0201 	bic.w	r2, r3, #1
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	699b      	ldr	r3, [r3, #24]
 800bf1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bf26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	011b      	lsls	r3, r3, #4
 800bf2c:	693a      	ldr	r2, [r7, #16]
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bf32:	697b      	ldr	r3, [r7, #20]
 800bf34:	f023 030a 	bic.w	r3, r3, #10
 800bf38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bf3a:	697a      	ldr	r2, [r7, #20]
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	693a      	ldr	r2, [r7, #16]
 800bf46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	697a      	ldr	r2, [r7, #20]
 800bf4c:	621a      	str	r2, [r3, #32]
}
 800bf4e:	bf00      	nop
 800bf50:	371c      	adds	r7, #28
 800bf52:	46bd      	mov	sp, r7
 800bf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf58:	4770      	bx	lr

0800bf5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bf5a:	b480      	push	{r7}
 800bf5c:	b087      	sub	sp, #28
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	60f8      	str	r0, [r7, #12]
 800bf62:	60b9      	str	r1, [r7, #8]
 800bf64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	6a1b      	ldr	r3, [r3, #32]
 800bf6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	6a1b      	ldr	r3, [r3, #32]
 800bf70:	f023 0210 	bic.w	r2, r3, #16
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	699b      	ldr	r3, [r3, #24]
 800bf7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bf84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	031b      	lsls	r3, r3, #12
 800bf8a:	693a      	ldr	r2, [r7, #16]
 800bf8c:	4313      	orrs	r3, r2
 800bf8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bf96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	011b      	lsls	r3, r3, #4
 800bf9c:	697a      	ldr	r2, [r7, #20]
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	693a      	ldr	r2, [r7, #16]
 800bfa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	697a      	ldr	r2, [r7, #20]
 800bfac:	621a      	str	r2, [r3, #32]
}
 800bfae:	bf00      	nop
 800bfb0:	371c      	adds	r7, #28
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr

0800bfba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bfba:	b480      	push	{r7}
 800bfbc:	b085      	sub	sp, #20
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
 800bfc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bfd2:	683a      	ldr	r2, [r7, #0]
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	f043 0307 	orr.w	r3, r3, #7
 800bfdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	609a      	str	r2, [r3, #8]
}
 800bfe4:	bf00      	nop
 800bfe6:	3714      	adds	r7, #20
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr

0800bff0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bff0:	b480      	push	{r7}
 800bff2:	b087      	sub	sp, #28
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
 800bffc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	689b      	ldr	r3, [r3, #8]
 800c002:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c00a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	021a      	lsls	r2, r3, #8
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	431a      	orrs	r2, r3
 800c014:	68bb      	ldr	r3, [r7, #8]
 800c016:	4313      	orrs	r3, r2
 800c018:	697a      	ldr	r2, [r7, #20]
 800c01a:	4313      	orrs	r3, r2
 800c01c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	697a      	ldr	r2, [r7, #20]
 800c022:	609a      	str	r2, [r3, #8]
}
 800c024:	bf00      	nop
 800c026:	371c      	adds	r7, #28
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr

0800c030 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c030:	b480      	push	{r7}
 800c032:	b087      	sub	sp, #28
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	f003 031f 	and.w	r3, r3, #31
 800c042:	2201      	movs	r2, #1
 800c044:	fa02 f303 	lsl.w	r3, r2, r3
 800c048:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	6a1a      	ldr	r2, [r3, #32]
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	43db      	mvns	r3, r3
 800c052:	401a      	ands	r2, r3
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	6a1a      	ldr	r2, [r3, #32]
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	f003 031f 	and.w	r3, r3, #31
 800c062:	6879      	ldr	r1, [r7, #4]
 800c064:	fa01 f303 	lsl.w	r3, r1, r3
 800c068:	431a      	orrs	r2, r3
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	621a      	str	r2, [r3, #32]
}
 800c06e:	bf00      	nop
 800c070:	371c      	adds	r7, #28
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr
	...

0800c07c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b085      	sub	sp, #20
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d101      	bne.n	800c094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c090:	2302      	movs	r3, #2
 800c092:	e06d      	b.n	800c170 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2201      	movs	r2, #1
 800c098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	2202      	movs	r2, #2
 800c0a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	685b      	ldr	r3, [r3, #4]
 800c0aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	689b      	ldr	r3, [r3, #8]
 800c0b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	4a30      	ldr	r2, [pc, #192]	@ (800c17c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d004      	beq.n	800c0c8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	4a2f      	ldr	r2, [pc, #188]	@ (800c180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d108      	bne.n	800c0da <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c0ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0e0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	68fa      	ldr	r2, [r7, #12]
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	68fa      	ldr	r2, [r7, #12]
 800c0f2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a20      	ldr	r2, [pc, #128]	@ (800c17c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d022      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c106:	d01d      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4a1d      	ldr	r2, [pc, #116]	@ (800c184 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d018      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	4a1c      	ldr	r2, [pc, #112]	@ (800c188 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d013      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a1a      	ldr	r2, [pc, #104]	@ (800c18c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d00e      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	4a15      	ldr	r2, [pc, #84]	@ (800c180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d009      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	4a16      	ldr	r2, [pc, #88]	@ (800c190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c136:	4293      	cmp	r3, r2
 800c138:	d004      	beq.n	800c144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	4a15      	ldr	r2, [pc, #84]	@ (800c194 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c140:	4293      	cmp	r3, r2
 800c142:	d10c      	bne.n	800c15e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c14a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	689b      	ldr	r3, [r3, #8]
 800c150:	68ba      	ldr	r2, [r7, #8]
 800c152:	4313      	orrs	r3, r2
 800c154:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	68ba      	ldr	r2, [r7, #8]
 800c15c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2201      	movs	r2, #1
 800c162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c16e:	2300      	movs	r3, #0
}
 800c170:	4618      	mov	r0, r3
 800c172:	3714      	adds	r7, #20
 800c174:	46bd      	mov	sp, r7
 800c176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17a:	4770      	bx	lr
 800c17c:	40010000 	.word	0x40010000
 800c180:	40010400 	.word	0x40010400
 800c184:	40000400 	.word	0x40000400
 800c188:	40000800 	.word	0x40000800
 800c18c:	40000c00 	.word	0x40000c00
 800c190:	40014000 	.word	0x40014000
 800c194:	40001800 	.word	0x40001800

0800c198 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c198:	b480      	push	{r7}
 800c19a:	b083      	sub	sp, #12
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c1a0:	bf00      	nop
 800c1a2:	370c      	adds	r7, #12
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1aa:	4770      	bx	lr

0800c1ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b083      	sub	sp, #12
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c1b4:	bf00      	nop
 800c1b6:	370c      	adds	r7, #12
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr

0800c1c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b083      	sub	sp, #12
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c1c8:	bf00      	nop
 800c1ca:	370c      	adds	r7, #12
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d2:	4770      	bx	lr

0800c1d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b082      	sub	sp, #8
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d101      	bne.n	800c1e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e040      	b.n	800c268 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d106      	bne.n	800c1fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f7fb f862 	bl	80072c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2224      	movs	r2, #36	@ 0x24
 800c200:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	681a      	ldr	r2, [r3, #0]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f022 0201 	bic.w	r2, r2, #1
 800c210:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c216:	2b00      	cmp	r3, #0
 800c218:	d002      	beq.n	800c220 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 fc38 	bl	800ca90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 f9d1 	bl	800c5c8 <UART_SetConfig>
 800c226:	4603      	mov	r3, r0
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d101      	bne.n	800c230 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c22c:	2301      	movs	r3, #1
 800c22e:	e01b      	b.n	800c268 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	685a      	ldr	r2, [r3, #4]
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c23e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	689a      	ldr	r2, [r3, #8]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c24e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	681a      	ldr	r2, [r3, #0]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f042 0201 	orr.w	r2, r2, #1
 800c25e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fcb7 	bl	800cbd4 <UART_CheckIdleState>
 800c266:	4603      	mov	r3, r0
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3708      	adds	r7, #8
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}

0800c270 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b08a      	sub	sp, #40	@ 0x28
 800c274:	af02      	add	r7, sp, #8
 800c276:	60f8      	str	r0, [r7, #12]
 800c278:	60b9      	str	r1, [r7, #8]
 800c27a:	603b      	str	r3, [r7, #0]
 800c27c:	4613      	mov	r3, r2
 800c27e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c284:	2b20      	cmp	r3, #32
 800c286:	d177      	bne.n	800c378 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d002      	beq.n	800c294 <HAL_UART_Transmit+0x24>
 800c28e:	88fb      	ldrh	r3, [r7, #6]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d101      	bne.n	800c298 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800c294:	2301      	movs	r3, #1
 800c296:	e070      	b.n	800c37a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2200      	movs	r2, #0
 800c29c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2221      	movs	r2, #33	@ 0x21
 800c2a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c2a6:	f7fb fee1 	bl	800806c <HAL_GetTick>
 800c2aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	88fa      	ldrh	r2, [r7, #6]
 800c2b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	88fa      	ldrh	r2, [r7, #6]
 800c2b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	689b      	ldr	r3, [r3, #8]
 800c2c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2c4:	d108      	bne.n	800c2d8 <HAL_UART_Transmit+0x68>
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	691b      	ldr	r3, [r3, #16]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d104      	bne.n	800c2d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	61bb      	str	r3, [r7, #24]
 800c2d6:	e003      	b.n	800c2e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c2e0:	e02f      	b.n	800c342 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	9300      	str	r3, [sp, #0]
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	2180      	movs	r1, #128	@ 0x80
 800c2ec:	68f8      	ldr	r0, [r7, #12]
 800c2ee:	f000 fd19 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d004      	beq.n	800c302 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	2220      	movs	r2, #32
 800c2fc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800c2fe:	2303      	movs	r3, #3
 800c300:	e03b      	b.n	800c37a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800c302:	69fb      	ldr	r3, [r7, #28]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d10b      	bne.n	800c320 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c308:	69bb      	ldr	r3, [r7, #24]
 800c30a:	881b      	ldrh	r3, [r3, #0]
 800c30c:	461a      	mov	r2, r3
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c316:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c318:	69bb      	ldr	r3, [r7, #24]
 800c31a:	3302      	adds	r3, #2
 800c31c:	61bb      	str	r3, [r7, #24]
 800c31e:	e007      	b.n	800c330 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c320:	69fb      	ldr	r3, [r7, #28]
 800c322:	781a      	ldrb	r2, [r3, #0]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	3301      	adds	r3, #1
 800c32e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c336:	b29b      	uxth	r3, r3
 800c338:	3b01      	subs	r3, #1
 800c33a:	b29a      	uxth	r2, r3
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c348:	b29b      	uxth	r3, r3
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d1c9      	bne.n	800c2e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	9300      	str	r3, [sp, #0]
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	2200      	movs	r2, #0
 800c356:	2140      	movs	r1, #64	@ 0x40
 800c358:	68f8      	ldr	r0, [r7, #12]
 800c35a:	f000 fce3 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800c35e:	4603      	mov	r3, r0
 800c360:	2b00      	cmp	r3, #0
 800c362:	d004      	beq.n	800c36e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2220      	movs	r2, #32
 800c368:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800c36a:	2303      	movs	r3, #3
 800c36c:	e005      	b.n	800c37a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2220      	movs	r2, #32
 800c372:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c374:	2300      	movs	r3, #0
 800c376:	e000      	b.n	800c37a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c378:	2302      	movs	r3, #2
  }
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	3720      	adds	r7, #32
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c382:	b580      	push	{r7, lr}
 800c384:	b08a      	sub	sp, #40	@ 0x28
 800c386:	af02      	add	r7, sp, #8
 800c388:	60f8      	str	r0, [r7, #12]
 800c38a:	60b9      	str	r1, [r7, #8]
 800c38c:	603b      	str	r3, [r7, #0]
 800c38e:	4613      	mov	r3, r2
 800c390:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c398:	2b20      	cmp	r3, #32
 800c39a:	f040 80b5 	bne.w	800c508 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d002      	beq.n	800c3aa <HAL_UART_Receive+0x28>
 800c3a4:	88fb      	ldrh	r3, [r7, #6]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d101      	bne.n	800c3ae <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e0ad      	b.n	800c50a <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2222      	movs	r2, #34	@ 0x22
 800c3ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c3c4:	f7fb fe52 	bl	800806c <HAL_GetTick>
 800c3c8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	88fa      	ldrh	r2, [r7, #6]
 800c3ce:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	88fa      	ldrh	r2, [r7, #6]
 800c3d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c3e2:	d10e      	bne.n	800c402 <HAL_UART_Receive+0x80>
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d105      	bne.n	800c3f8 <HAL_UART_Receive+0x76>
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c3f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c3f6:	e02d      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	22ff      	movs	r2, #255	@ 0xff
 800c3fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c400:	e028      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d10d      	bne.n	800c426 <HAL_UART_Receive+0xa4>
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	691b      	ldr	r3, [r3, #16]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d104      	bne.n	800c41c <HAL_UART_Receive+0x9a>
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	22ff      	movs	r2, #255	@ 0xff
 800c416:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c41a:	e01b      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	227f      	movs	r2, #127	@ 0x7f
 800c420:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c424:	e016      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	689b      	ldr	r3, [r3, #8]
 800c42a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c42e:	d10d      	bne.n	800c44c <HAL_UART_Receive+0xca>
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	691b      	ldr	r3, [r3, #16]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d104      	bne.n	800c442 <HAL_UART_Receive+0xc0>
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	227f      	movs	r2, #127	@ 0x7f
 800c43c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c440:	e008      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	223f      	movs	r2, #63	@ 0x3f
 800c446:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800c44a:	e003      	b.n	800c454 <HAL_UART_Receive+0xd2>
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2200      	movs	r2, #0
 800c450:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c45a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	689b      	ldr	r3, [r3, #8]
 800c460:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c464:	d108      	bne.n	800c478 <HAL_UART_Receive+0xf6>
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	691b      	ldr	r3, [r3, #16]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d104      	bne.n	800c478 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800c46e:	2300      	movs	r3, #0
 800c470:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c472:	68bb      	ldr	r3, [r7, #8]
 800c474:	61bb      	str	r3, [r7, #24]
 800c476:	e003      	b.n	800c480 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c47c:	2300      	movs	r3, #0
 800c47e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800c480:	e036      	b.n	800c4f0 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	9300      	str	r3, [sp, #0]
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	2200      	movs	r2, #0
 800c48a:	2120      	movs	r1, #32
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f000 fc49 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800c492:	4603      	mov	r3, r0
 800c494:	2b00      	cmp	r3, #0
 800c496:	d005      	beq.n	800c4a4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2220      	movs	r2, #32
 800c49c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800c4a0:	2303      	movs	r3, #3
 800c4a2:	e032      	b.n	800c50a <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800c4a4:	69fb      	ldr	r3, [r7, #28]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d10c      	bne.n	800c4c4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4b0:	b29a      	uxth	r2, r3
 800c4b2:	8a7b      	ldrh	r3, [r7, #18]
 800c4b4:	4013      	ands	r3, r2
 800c4b6:	b29a      	uxth	r2, r3
 800c4b8:	69bb      	ldr	r3, [r7, #24]
 800c4ba:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800c4bc:	69bb      	ldr	r3, [r7, #24]
 800c4be:	3302      	adds	r3, #2
 800c4c0:	61bb      	str	r3, [r7, #24]
 800c4c2:	e00c      	b.n	800c4de <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4ca:	b2da      	uxtb	r2, r3
 800c4cc:	8a7b      	ldrh	r3, [r7, #18]
 800c4ce:	b2db      	uxtb	r3, r3
 800c4d0:	4013      	ands	r3, r2
 800c4d2:	b2da      	uxtb	r2, r3
 800c4d4:	69fb      	ldr	r3, [r7, #28]
 800c4d6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800c4d8:	69fb      	ldr	r3, [r7, #28]
 800c4da:	3301      	adds	r3, #1
 800c4dc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c4e4:	b29b      	uxth	r3, r3
 800c4e6:	3b01      	subs	r3, #1
 800c4e8:	b29a      	uxth	r2, r3
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d1c2      	bne.n	800c482 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	2220      	movs	r2, #32
 800c500:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800c504:	2300      	movs	r3, #0
 800c506:	e000      	b.n	800c50a <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800c508:	2302      	movs	r3, #2
  }
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	3720      	adds	r7, #32
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}

0800c512 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c512:	b580      	push	{r7, lr}
 800c514:	b08a      	sub	sp, #40	@ 0x28
 800c516:	af00      	add	r7, sp, #0
 800c518:	60f8      	str	r0, [r7, #12]
 800c51a:	60b9      	str	r1, [r7, #8]
 800c51c:	4613      	mov	r3, r2
 800c51e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c526:	2b20      	cmp	r3, #32
 800c528:	d132      	bne.n	800c590 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d002      	beq.n	800c536 <HAL_UART_Receive_IT+0x24>
 800c530:	88fb      	ldrh	r3, [r7, #6]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d101      	bne.n	800c53a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c536:	2301      	movs	r3, #1
 800c538:	e02b      	b.n	800c592 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2200      	movs	r2, #0
 800c53e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	685b      	ldr	r3, [r3, #4]
 800c546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d018      	beq.n	800c580 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c554:	697b      	ldr	r3, [r7, #20]
 800c556:	e853 3f00 	ldrex	r3, [r3]
 800c55a:	613b      	str	r3, [r7, #16]
   return(result);
 800c55c:	693b      	ldr	r3, [r7, #16]
 800c55e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c562:	627b      	str	r3, [r7, #36]	@ 0x24
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	461a      	mov	r2, r3
 800c56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56c:	623b      	str	r3, [r7, #32]
 800c56e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c570:	69f9      	ldr	r1, [r7, #28]
 800c572:	6a3a      	ldr	r2, [r7, #32]
 800c574:	e841 2300 	strex	r3, r2, [r1]
 800c578:	61bb      	str	r3, [r7, #24]
   return(result);
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d1e6      	bne.n	800c54e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c580:	88fb      	ldrh	r3, [r7, #6]
 800c582:	461a      	mov	r2, r3
 800c584:	68b9      	ldr	r1, [r7, #8]
 800c586:	68f8      	ldr	r0, [r7, #12]
 800c588:	f000 fc3a 	bl	800ce00 <UART_Start_Receive_IT>
 800c58c:	4603      	mov	r3, r0
 800c58e:	e000      	b.n	800c592 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800c590:	2302      	movs	r3, #2
  }
}
 800c592:	4618      	mov	r0, r3
 800c594:	3728      	adds	r7, #40	@ 0x28
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}

0800c59a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c59a:	b480      	push	{r7}
 800c59c:	b083      	sub	sp, #12
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c5a2:	bf00      	nop
 800c5a4:	370c      	adds	r7, #12
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ac:	4770      	bx	lr

0800c5ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c5ae:	b480      	push	{r7}
 800c5b0:	b083      	sub	sp, #12
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c5ba:	bf00      	nop
 800c5bc:	370c      	adds	r7, #12
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c4:	4770      	bx	lr
	...

0800c5c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b088      	sub	sp, #32
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	689a      	ldr	r2, [r3, #8]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	691b      	ldr	r3, [r3, #16]
 800c5dc:	431a      	orrs	r2, r3
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	695b      	ldr	r3, [r3, #20]
 800c5e2:	431a      	orrs	r2, r3
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	69db      	ldr	r3, [r3, #28]
 800c5e8:	4313      	orrs	r3, r2
 800c5ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	681a      	ldr	r2, [r3, #0]
 800c5f2:	4ba6      	ldr	r3, [pc, #664]	@ (800c88c <UART_SetConfig+0x2c4>)
 800c5f4:	4013      	ands	r3, r2
 800c5f6:	687a      	ldr	r2, [r7, #4]
 800c5f8:	6812      	ldr	r2, [r2, #0]
 800c5fa:	6979      	ldr	r1, [r7, #20]
 800c5fc:	430b      	orrs	r3, r1
 800c5fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	685b      	ldr	r3, [r3, #4]
 800c606:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	68da      	ldr	r2, [r3, #12]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	430a      	orrs	r2, r1
 800c614:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	699b      	ldr	r3, [r3, #24]
 800c61a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6a1b      	ldr	r3, [r3, #32]
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	4313      	orrs	r3, r2
 800c624:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	689b      	ldr	r3, [r3, #8]
 800c62c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	697a      	ldr	r2, [r7, #20]
 800c636:	430a      	orrs	r2, r1
 800c638:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	4a94      	ldr	r2, [pc, #592]	@ (800c890 <UART_SetConfig+0x2c8>)
 800c640:	4293      	cmp	r3, r2
 800c642:	d120      	bne.n	800c686 <UART_SetConfig+0xbe>
 800c644:	4b93      	ldr	r3, [pc, #588]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c64a:	f003 0303 	and.w	r3, r3, #3
 800c64e:	2b03      	cmp	r3, #3
 800c650:	d816      	bhi.n	800c680 <UART_SetConfig+0xb8>
 800c652:	a201      	add	r2, pc, #4	@ (adr r2, 800c658 <UART_SetConfig+0x90>)
 800c654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c658:	0800c669 	.word	0x0800c669
 800c65c:	0800c675 	.word	0x0800c675
 800c660:	0800c66f 	.word	0x0800c66f
 800c664:	0800c67b 	.word	0x0800c67b
 800c668:	2301      	movs	r3, #1
 800c66a:	77fb      	strb	r3, [r7, #31]
 800c66c:	e150      	b.n	800c910 <UART_SetConfig+0x348>
 800c66e:	2302      	movs	r3, #2
 800c670:	77fb      	strb	r3, [r7, #31]
 800c672:	e14d      	b.n	800c910 <UART_SetConfig+0x348>
 800c674:	2304      	movs	r3, #4
 800c676:	77fb      	strb	r3, [r7, #31]
 800c678:	e14a      	b.n	800c910 <UART_SetConfig+0x348>
 800c67a:	2308      	movs	r3, #8
 800c67c:	77fb      	strb	r3, [r7, #31]
 800c67e:	e147      	b.n	800c910 <UART_SetConfig+0x348>
 800c680:	2310      	movs	r3, #16
 800c682:	77fb      	strb	r3, [r7, #31]
 800c684:	e144      	b.n	800c910 <UART_SetConfig+0x348>
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	4a83      	ldr	r2, [pc, #524]	@ (800c898 <UART_SetConfig+0x2d0>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d132      	bne.n	800c6f6 <UART_SetConfig+0x12e>
 800c690:	4b80      	ldr	r3, [pc, #512]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c696:	f003 030c 	and.w	r3, r3, #12
 800c69a:	2b0c      	cmp	r3, #12
 800c69c:	d828      	bhi.n	800c6f0 <UART_SetConfig+0x128>
 800c69e:	a201      	add	r2, pc, #4	@ (adr r2, 800c6a4 <UART_SetConfig+0xdc>)
 800c6a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6a4:	0800c6d9 	.word	0x0800c6d9
 800c6a8:	0800c6f1 	.word	0x0800c6f1
 800c6ac:	0800c6f1 	.word	0x0800c6f1
 800c6b0:	0800c6f1 	.word	0x0800c6f1
 800c6b4:	0800c6e5 	.word	0x0800c6e5
 800c6b8:	0800c6f1 	.word	0x0800c6f1
 800c6bc:	0800c6f1 	.word	0x0800c6f1
 800c6c0:	0800c6f1 	.word	0x0800c6f1
 800c6c4:	0800c6df 	.word	0x0800c6df
 800c6c8:	0800c6f1 	.word	0x0800c6f1
 800c6cc:	0800c6f1 	.word	0x0800c6f1
 800c6d0:	0800c6f1 	.word	0x0800c6f1
 800c6d4:	0800c6eb 	.word	0x0800c6eb
 800c6d8:	2300      	movs	r3, #0
 800c6da:	77fb      	strb	r3, [r7, #31]
 800c6dc:	e118      	b.n	800c910 <UART_SetConfig+0x348>
 800c6de:	2302      	movs	r3, #2
 800c6e0:	77fb      	strb	r3, [r7, #31]
 800c6e2:	e115      	b.n	800c910 <UART_SetConfig+0x348>
 800c6e4:	2304      	movs	r3, #4
 800c6e6:	77fb      	strb	r3, [r7, #31]
 800c6e8:	e112      	b.n	800c910 <UART_SetConfig+0x348>
 800c6ea:	2308      	movs	r3, #8
 800c6ec:	77fb      	strb	r3, [r7, #31]
 800c6ee:	e10f      	b.n	800c910 <UART_SetConfig+0x348>
 800c6f0:	2310      	movs	r3, #16
 800c6f2:	77fb      	strb	r3, [r7, #31]
 800c6f4:	e10c      	b.n	800c910 <UART_SetConfig+0x348>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4a68      	ldr	r2, [pc, #416]	@ (800c89c <UART_SetConfig+0x2d4>)
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d120      	bne.n	800c742 <UART_SetConfig+0x17a>
 800c700:	4b64      	ldr	r3, [pc, #400]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c706:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c70a:	2b30      	cmp	r3, #48	@ 0x30
 800c70c:	d013      	beq.n	800c736 <UART_SetConfig+0x16e>
 800c70e:	2b30      	cmp	r3, #48	@ 0x30
 800c710:	d814      	bhi.n	800c73c <UART_SetConfig+0x174>
 800c712:	2b20      	cmp	r3, #32
 800c714:	d009      	beq.n	800c72a <UART_SetConfig+0x162>
 800c716:	2b20      	cmp	r3, #32
 800c718:	d810      	bhi.n	800c73c <UART_SetConfig+0x174>
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d002      	beq.n	800c724 <UART_SetConfig+0x15c>
 800c71e:	2b10      	cmp	r3, #16
 800c720:	d006      	beq.n	800c730 <UART_SetConfig+0x168>
 800c722:	e00b      	b.n	800c73c <UART_SetConfig+0x174>
 800c724:	2300      	movs	r3, #0
 800c726:	77fb      	strb	r3, [r7, #31]
 800c728:	e0f2      	b.n	800c910 <UART_SetConfig+0x348>
 800c72a:	2302      	movs	r3, #2
 800c72c:	77fb      	strb	r3, [r7, #31]
 800c72e:	e0ef      	b.n	800c910 <UART_SetConfig+0x348>
 800c730:	2304      	movs	r3, #4
 800c732:	77fb      	strb	r3, [r7, #31]
 800c734:	e0ec      	b.n	800c910 <UART_SetConfig+0x348>
 800c736:	2308      	movs	r3, #8
 800c738:	77fb      	strb	r3, [r7, #31]
 800c73a:	e0e9      	b.n	800c910 <UART_SetConfig+0x348>
 800c73c:	2310      	movs	r3, #16
 800c73e:	77fb      	strb	r3, [r7, #31]
 800c740:	e0e6      	b.n	800c910 <UART_SetConfig+0x348>
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4a56      	ldr	r2, [pc, #344]	@ (800c8a0 <UART_SetConfig+0x2d8>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d120      	bne.n	800c78e <UART_SetConfig+0x1c6>
 800c74c:	4b51      	ldr	r3, [pc, #324]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c74e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c752:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c756:	2bc0      	cmp	r3, #192	@ 0xc0
 800c758:	d013      	beq.n	800c782 <UART_SetConfig+0x1ba>
 800c75a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c75c:	d814      	bhi.n	800c788 <UART_SetConfig+0x1c0>
 800c75e:	2b80      	cmp	r3, #128	@ 0x80
 800c760:	d009      	beq.n	800c776 <UART_SetConfig+0x1ae>
 800c762:	2b80      	cmp	r3, #128	@ 0x80
 800c764:	d810      	bhi.n	800c788 <UART_SetConfig+0x1c0>
 800c766:	2b00      	cmp	r3, #0
 800c768:	d002      	beq.n	800c770 <UART_SetConfig+0x1a8>
 800c76a:	2b40      	cmp	r3, #64	@ 0x40
 800c76c:	d006      	beq.n	800c77c <UART_SetConfig+0x1b4>
 800c76e:	e00b      	b.n	800c788 <UART_SetConfig+0x1c0>
 800c770:	2300      	movs	r3, #0
 800c772:	77fb      	strb	r3, [r7, #31]
 800c774:	e0cc      	b.n	800c910 <UART_SetConfig+0x348>
 800c776:	2302      	movs	r3, #2
 800c778:	77fb      	strb	r3, [r7, #31]
 800c77a:	e0c9      	b.n	800c910 <UART_SetConfig+0x348>
 800c77c:	2304      	movs	r3, #4
 800c77e:	77fb      	strb	r3, [r7, #31]
 800c780:	e0c6      	b.n	800c910 <UART_SetConfig+0x348>
 800c782:	2308      	movs	r3, #8
 800c784:	77fb      	strb	r3, [r7, #31]
 800c786:	e0c3      	b.n	800c910 <UART_SetConfig+0x348>
 800c788:	2310      	movs	r3, #16
 800c78a:	77fb      	strb	r3, [r7, #31]
 800c78c:	e0c0      	b.n	800c910 <UART_SetConfig+0x348>
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	4a44      	ldr	r2, [pc, #272]	@ (800c8a4 <UART_SetConfig+0x2dc>)
 800c794:	4293      	cmp	r3, r2
 800c796:	d125      	bne.n	800c7e4 <UART_SetConfig+0x21c>
 800c798:	4b3e      	ldr	r3, [pc, #248]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c79a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c79e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c7a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7a6:	d017      	beq.n	800c7d8 <UART_SetConfig+0x210>
 800c7a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7ac:	d817      	bhi.n	800c7de <UART_SetConfig+0x216>
 800c7ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7b2:	d00b      	beq.n	800c7cc <UART_SetConfig+0x204>
 800c7b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7b8:	d811      	bhi.n	800c7de <UART_SetConfig+0x216>
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d003      	beq.n	800c7c6 <UART_SetConfig+0x1fe>
 800c7be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c7c2:	d006      	beq.n	800c7d2 <UART_SetConfig+0x20a>
 800c7c4:	e00b      	b.n	800c7de <UART_SetConfig+0x216>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	77fb      	strb	r3, [r7, #31]
 800c7ca:	e0a1      	b.n	800c910 <UART_SetConfig+0x348>
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	77fb      	strb	r3, [r7, #31]
 800c7d0:	e09e      	b.n	800c910 <UART_SetConfig+0x348>
 800c7d2:	2304      	movs	r3, #4
 800c7d4:	77fb      	strb	r3, [r7, #31]
 800c7d6:	e09b      	b.n	800c910 <UART_SetConfig+0x348>
 800c7d8:	2308      	movs	r3, #8
 800c7da:	77fb      	strb	r3, [r7, #31]
 800c7dc:	e098      	b.n	800c910 <UART_SetConfig+0x348>
 800c7de:	2310      	movs	r3, #16
 800c7e0:	77fb      	strb	r3, [r7, #31]
 800c7e2:	e095      	b.n	800c910 <UART_SetConfig+0x348>
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a2f      	ldr	r2, [pc, #188]	@ (800c8a8 <UART_SetConfig+0x2e0>)
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d125      	bne.n	800c83a <UART_SetConfig+0x272>
 800c7ee:	4b29      	ldr	r3, [pc, #164]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c7f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c7f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c7fc:	d017      	beq.n	800c82e <UART_SetConfig+0x266>
 800c7fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c802:	d817      	bhi.n	800c834 <UART_SetConfig+0x26c>
 800c804:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c808:	d00b      	beq.n	800c822 <UART_SetConfig+0x25a>
 800c80a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c80e:	d811      	bhi.n	800c834 <UART_SetConfig+0x26c>
 800c810:	2b00      	cmp	r3, #0
 800c812:	d003      	beq.n	800c81c <UART_SetConfig+0x254>
 800c814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c818:	d006      	beq.n	800c828 <UART_SetConfig+0x260>
 800c81a:	e00b      	b.n	800c834 <UART_SetConfig+0x26c>
 800c81c:	2301      	movs	r3, #1
 800c81e:	77fb      	strb	r3, [r7, #31]
 800c820:	e076      	b.n	800c910 <UART_SetConfig+0x348>
 800c822:	2302      	movs	r3, #2
 800c824:	77fb      	strb	r3, [r7, #31]
 800c826:	e073      	b.n	800c910 <UART_SetConfig+0x348>
 800c828:	2304      	movs	r3, #4
 800c82a:	77fb      	strb	r3, [r7, #31]
 800c82c:	e070      	b.n	800c910 <UART_SetConfig+0x348>
 800c82e:	2308      	movs	r3, #8
 800c830:	77fb      	strb	r3, [r7, #31]
 800c832:	e06d      	b.n	800c910 <UART_SetConfig+0x348>
 800c834:	2310      	movs	r3, #16
 800c836:	77fb      	strb	r3, [r7, #31]
 800c838:	e06a      	b.n	800c910 <UART_SetConfig+0x348>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	4a1b      	ldr	r2, [pc, #108]	@ (800c8ac <UART_SetConfig+0x2e4>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d138      	bne.n	800c8b6 <UART_SetConfig+0x2ee>
 800c844:	4b13      	ldr	r3, [pc, #76]	@ (800c894 <UART_SetConfig+0x2cc>)
 800c846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c84a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c84e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c852:	d017      	beq.n	800c884 <UART_SetConfig+0x2bc>
 800c854:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c858:	d82a      	bhi.n	800c8b0 <UART_SetConfig+0x2e8>
 800c85a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c85e:	d00b      	beq.n	800c878 <UART_SetConfig+0x2b0>
 800c860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c864:	d824      	bhi.n	800c8b0 <UART_SetConfig+0x2e8>
 800c866:	2b00      	cmp	r3, #0
 800c868:	d003      	beq.n	800c872 <UART_SetConfig+0x2aa>
 800c86a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c86e:	d006      	beq.n	800c87e <UART_SetConfig+0x2b6>
 800c870:	e01e      	b.n	800c8b0 <UART_SetConfig+0x2e8>
 800c872:	2300      	movs	r3, #0
 800c874:	77fb      	strb	r3, [r7, #31]
 800c876:	e04b      	b.n	800c910 <UART_SetConfig+0x348>
 800c878:	2302      	movs	r3, #2
 800c87a:	77fb      	strb	r3, [r7, #31]
 800c87c:	e048      	b.n	800c910 <UART_SetConfig+0x348>
 800c87e:	2304      	movs	r3, #4
 800c880:	77fb      	strb	r3, [r7, #31]
 800c882:	e045      	b.n	800c910 <UART_SetConfig+0x348>
 800c884:	2308      	movs	r3, #8
 800c886:	77fb      	strb	r3, [r7, #31]
 800c888:	e042      	b.n	800c910 <UART_SetConfig+0x348>
 800c88a:	bf00      	nop
 800c88c:	efff69f3 	.word	0xefff69f3
 800c890:	40011000 	.word	0x40011000
 800c894:	40023800 	.word	0x40023800
 800c898:	40004400 	.word	0x40004400
 800c89c:	40004800 	.word	0x40004800
 800c8a0:	40004c00 	.word	0x40004c00
 800c8a4:	40005000 	.word	0x40005000
 800c8a8:	40011400 	.word	0x40011400
 800c8ac:	40007800 	.word	0x40007800
 800c8b0:	2310      	movs	r3, #16
 800c8b2:	77fb      	strb	r3, [r7, #31]
 800c8b4:	e02c      	b.n	800c910 <UART_SetConfig+0x348>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4a72      	ldr	r2, [pc, #456]	@ (800ca84 <UART_SetConfig+0x4bc>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d125      	bne.n	800c90c <UART_SetConfig+0x344>
 800c8c0:	4b71      	ldr	r3, [pc, #452]	@ (800ca88 <UART_SetConfig+0x4c0>)
 800c8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8c6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c8ca:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c8ce:	d017      	beq.n	800c900 <UART_SetConfig+0x338>
 800c8d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c8d4:	d817      	bhi.n	800c906 <UART_SetConfig+0x33e>
 800c8d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8da:	d00b      	beq.n	800c8f4 <UART_SetConfig+0x32c>
 800c8dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c8e0:	d811      	bhi.n	800c906 <UART_SetConfig+0x33e>
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d003      	beq.n	800c8ee <UART_SetConfig+0x326>
 800c8e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c8ea:	d006      	beq.n	800c8fa <UART_SetConfig+0x332>
 800c8ec:	e00b      	b.n	800c906 <UART_SetConfig+0x33e>
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	77fb      	strb	r3, [r7, #31]
 800c8f2:	e00d      	b.n	800c910 <UART_SetConfig+0x348>
 800c8f4:	2302      	movs	r3, #2
 800c8f6:	77fb      	strb	r3, [r7, #31]
 800c8f8:	e00a      	b.n	800c910 <UART_SetConfig+0x348>
 800c8fa:	2304      	movs	r3, #4
 800c8fc:	77fb      	strb	r3, [r7, #31]
 800c8fe:	e007      	b.n	800c910 <UART_SetConfig+0x348>
 800c900:	2308      	movs	r3, #8
 800c902:	77fb      	strb	r3, [r7, #31]
 800c904:	e004      	b.n	800c910 <UART_SetConfig+0x348>
 800c906:	2310      	movs	r3, #16
 800c908:	77fb      	strb	r3, [r7, #31]
 800c90a:	e001      	b.n	800c910 <UART_SetConfig+0x348>
 800c90c:	2310      	movs	r3, #16
 800c90e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	69db      	ldr	r3, [r3, #28]
 800c914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c918:	d15b      	bne.n	800c9d2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c91a:	7ffb      	ldrb	r3, [r7, #31]
 800c91c:	2b08      	cmp	r3, #8
 800c91e:	d828      	bhi.n	800c972 <UART_SetConfig+0x3aa>
 800c920:	a201      	add	r2, pc, #4	@ (adr r2, 800c928 <UART_SetConfig+0x360>)
 800c922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c926:	bf00      	nop
 800c928:	0800c94d 	.word	0x0800c94d
 800c92c:	0800c955 	.word	0x0800c955
 800c930:	0800c95d 	.word	0x0800c95d
 800c934:	0800c973 	.word	0x0800c973
 800c938:	0800c963 	.word	0x0800c963
 800c93c:	0800c973 	.word	0x0800c973
 800c940:	0800c973 	.word	0x0800c973
 800c944:	0800c973 	.word	0x0800c973
 800c948:	0800c96b 	.word	0x0800c96b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c94c:	f7fd f958 	bl	8009c00 <HAL_RCC_GetPCLK1Freq>
 800c950:	61b8      	str	r0, [r7, #24]
        break;
 800c952:	e013      	b.n	800c97c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c954:	f7fd f968 	bl	8009c28 <HAL_RCC_GetPCLK2Freq>
 800c958:	61b8      	str	r0, [r7, #24]
        break;
 800c95a:	e00f      	b.n	800c97c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c95c:	4b4b      	ldr	r3, [pc, #300]	@ (800ca8c <UART_SetConfig+0x4c4>)
 800c95e:	61bb      	str	r3, [r7, #24]
        break;
 800c960:	e00c      	b.n	800c97c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c962:	f7fd f83b 	bl	80099dc <HAL_RCC_GetSysClockFreq>
 800c966:	61b8      	str	r0, [r7, #24]
        break;
 800c968:	e008      	b.n	800c97c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c96a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c96e:	61bb      	str	r3, [r7, #24]
        break;
 800c970:	e004      	b.n	800c97c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c972:	2300      	movs	r3, #0
 800c974:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c976:	2301      	movs	r3, #1
 800c978:	77bb      	strb	r3, [r7, #30]
        break;
 800c97a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c97c:	69bb      	ldr	r3, [r7, #24]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d074      	beq.n	800ca6c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	005a      	lsls	r2, r3, #1
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	685b      	ldr	r3, [r3, #4]
 800c98a:	085b      	lsrs	r3, r3, #1
 800c98c:	441a      	add	r2, r3
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	685b      	ldr	r3, [r3, #4]
 800c992:	fbb2 f3f3 	udiv	r3, r2, r3
 800c996:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	2b0f      	cmp	r3, #15
 800c99c:	d916      	bls.n	800c9cc <UART_SetConfig+0x404>
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c9a4:	d212      	bcs.n	800c9cc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	b29b      	uxth	r3, r3
 800c9aa:	f023 030f 	bic.w	r3, r3, #15
 800c9ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c9b0:	693b      	ldr	r3, [r7, #16]
 800c9b2:	085b      	lsrs	r3, r3, #1
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	f003 0307 	and.w	r3, r3, #7
 800c9ba:	b29a      	uxth	r2, r3
 800c9bc:	89fb      	ldrh	r3, [r7, #14]
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	89fa      	ldrh	r2, [r7, #14]
 800c9c8:	60da      	str	r2, [r3, #12]
 800c9ca:	e04f      	b.n	800ca6c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	77bb      	strb	r3, [r7, #30]
 800c9d0:	e04c      	b.n	800ca6c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c9d2:	7ffb      	ldrb	r3, [r7, #31]
 800c9d4:	2b08      	cmp	r3, #8
 800c9d6:	d828      	bhi.n	800ca2a <UART_SetConfig+0x462>
 800c9d8:	a201      	add	r2, pc, #4	@ (adr r2, 800c9e0 <UART_SetConfig+0x418>)
 800c9da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9de:	bf00      	nop
 800c9e0:	0800ca05 	.word	0x0800ca05
 800c9e4:	0800ca0d 	.word	0x0800ca0d
 800c9e8:	0800ca15 	.word	0x0800ca15
 800c9ec:	0800ca2b 	.word	0x0800ca2b
 800c9f0:	0800ca1b 	.word	0x0800ca1b
 800c9f4:	0800ca2b 	.word	0x0800ca2b
 800c9f8:	0800ca2b 	.word	0x0800ca2b
 800c9fc:	0800ca2b 	.word	0x0800ca2b
 800ca00:	0800ca23 	.word	0x0800ca23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca04:	f7fd f8fc 	bl	8009c00 <HAL_RCC_GetPCLK1Freq>
 800ca08:	61b8      	str	r0, [r7, #24]
        break;
 800ca0a:	e013      	b.n	800ca34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca0c:	f7fd f90c 	bl	8009c28 <HAL_RCC_GetPCLK2Freq>
 800ca10:	61b8      	str	r0, [r7, #24]
        break;
 800ca12:	e00f      	b.n	800ca34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca14:	4b1d      	ldr	r3, [pc, #116]	@ (800ca8c <UART_SetConfig+0x4c4>)
 800ca16:	61bb      	str	r3, [r7, #24]
        break;
 800ca18:	e00c      	b.n	800ca34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca1a:	f7fc ffdf 	bl	80099dc <HAL_RCC_GetSysClockFreq>
 800ca1e:	61b8      	str	r0, [r7, #24]
        break;
 800ca20:	e008      	b.n	800ca34 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca26:	61bb      	str	r3, [r7, #24]
        break;
 800ca28:	e004      	b.n	800ca34 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	77bb      	strb	r3, [r7, #30]
        break;
 800ca32:	bf00      	nop
    }

    if (pclk != 0U)
 800ca34:	69bb      	ldr	r3, [r7, #24]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d018      	beq.n	800ca6c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	685b      	ldr	r3, [r3, #4]
 800ca3e:	085a      	lsrs	r2, r3, #1
 800ca40:	69bb      	ldr	r3, [r7, #24]
 800ca42:	441a      	add	r2, r3
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	685b      	ldr	r3, [r3, #4]
 800ca48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca4c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	2b0f      	cmp	r3, #15
 800ca52:	d909      	bls.n	800ca68 <UART_SetConfig+0x4a0>
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca5a:	d205      	bcs.n	800ca68 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	60da      	str	r2, [r3, #12]
 800ca66:	e001      	b.n	800ca6c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ca68:	2301      	movs	r3, #1
 800ca6a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ca78:	7fbb      	ldrb	r3, [r7, #30]
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3720      	adds	r7, #32
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	40007c00 	.word	0x40007c00
 800ca88:	40023800 	.word	0x40023800
 800ca8c:	00f42400 	.word	0x00f42400

0800ca90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b083      	sub	sp, #12
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca9c:	f003 0308 	and.w	r3, r3, #8
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d00a      	beq.n	800caba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	685b      	ldr	r3, [r3, #4]
 800caaa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	430a      	orrs	r2, r1
 800cab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cabe:	f003 0301 	and.w	r3, r3, #1
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d00a      	beq.n	800cadc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	430a      	orrs	r2, r1
 800cada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cae0:	f003 0302 	and.w	r3, r3, #2
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d00a      	beq.n	800cafe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	430a      	orrs	r2, r1
 800cafc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb02:	f003 0304 	and.w	r3, r3, #4
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d00a      	beq.n	800cb20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	685b      	ldr	r3, [r3, #4]
 800cb10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	430a      	orrs	r2, r1
 800cb1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb24:	f003 0310 	and.w	r3, r3, #16
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d00a      	beq.n	800cb42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	430a      	orrs	r2, r1
 800cb40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb46:	f003 0320 	and.w	r3, r3, #32
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00a      	beq.n	800cb64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	689b      	ldr	r3, [r3, #8]
 800cb54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	430a      	orrs	r2, r1
 800cb62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d01a      	beq.n	800cba6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	685b      	ldr	r3, [r3, #4]
 800cb76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	430a      	orrs	r2, r1
 800cb84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cb8e:	d10a      	bne.n	800cba6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	685b      	ldr	r3, [r3, #4]
 800cb96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	430a      	orrs	r2, r1
 800cba4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d00a      	beq.n	800cbc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	685b      	ldr	r3, [r3, #4]
 800cbb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	430a      	orrs	r2, r1
 800cbc6:	605a      	str	r2, [r3, #4]
  }
}
 800cbc8:	bf00      	nop
 800cbca:	370c      	adds	r7, #12
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd2:	4770      	bx	lr

0800cbd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b098      	sub	sp, #96	@ 0x60
 800cbd8:	af02      	add	r7, sp, #8
 800cbda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cbe4:	f7fb fa42 	bl	800806c <HAL_GetTick>
 800cbe8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0308 	and.w	r3, r3, #8
 800cbf4:	2b08      	cmp	r3, #8
 800cbf6:	d12e      	bne.n	800cc56 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cbf8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cbfc:	9300      	str	r3, [sp, #0]
 800cbfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc00:	2200      	movs	r2, #0
 800cc02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	f000 f88c 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d021      	beq.n	800cc56 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc1a:	e853 3f00 	ldrex	r3, [r3]
 800cc1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc26:	653b      	str	r3, [r7, #80]	@ 0x50
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc30:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc38:	e841 2300 	strex	r3, r2, [r1]
 800cc3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1e6      	bne.n	800cc12 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2220      	movs	r2, #32
 800cc48:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cc52:	2303      	movs	r3, #3
 800cc54:	e062      	b.n	800cd1c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f003 0304 	and.w	r3, r3, #4
 800cc60:	2b04      	cmp	r3, #4
 800cc62:	d149      	bne.n	800ccf8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc68:	9300      	str	r3, [sp, #0]
 800cc6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 f856 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d03c      	beq.n	800ccf8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc86:	e853 3f00 	ldrex	r3, [r3]
 800cc8a:	623b      	str	r3, [r7, #32]
   return(result);
 800cc8c:	6a3b      	ldr	r3, [r7, #32]
 800cc8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cc92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	461a      	mov	r2, r3
 800cc9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc9c:	633b      	str	r3, [r7, #48]	@ 0x30
 800cc9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cca4:	e841 2300 	strex	r3, r2, [r1]
 800cca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ccaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d1e6      	bne.n	800cc7e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	3308      	adds	r3, #8
 800ccb6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccb8:	693b      	ldr	r3, [r7, #16]
 800ccba:	e853 3f00 	ldrex	r3, [r3]
 800ccbe:	60fb      	str	r3, [r7, #12]
   return(result);
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f023 0301 	bic.w	r3, r3, #1
 800ccc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	3308      	adds	r3, #8
 800ccce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ccd0:	61fa      	str	r2, [r7, #28]
 800ccd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccd4:	69b9      	ldr	r1, [r7, #24]
 800ccd6:	69fa      	ldr	r2, [r7, #28]
 800ccd8:	e841 2300 	strex	r3, r2, [r1]
 800ccdc:	617b      	str	r3, [r7, #20]
   return(result);
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d1e5      	bne.n	800ccb0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2220      	movs	r2, #32
 800cce8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccf4:	2303      	movs	r3, #3
 800ccf6:	e011      	b.n	800cd1c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2220      	movs	r2, #32
 800ccfc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2220      	movs	r2, #32
 800cd02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2200      	movs	r2, #0
 800cd0a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2200      	movs	r2, #0
 800cd16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cd1a:	2300      	movs	r3, #0
}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	3758      	adds	r7, #88	@ 0x58
 800cd20:	46bd      	mov	sp, r7
 800cd22:	bd80      	pop	{r7, pc}

0800cd24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	60f8      	str	r0, [r7, #12]
 800cd2c:	60b9      	str	r1, [r7, #8]
 800cd2e:	603b      	str	r3, [r7, #0]
 800cd30:	4613      	mov	r3, r2
 800cd32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd34:	e04f      	b.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd36:	69bb      	ldr	r3, [r7, #24]
 800cd38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd3c:	d04b      	beq.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd3e:	f7fb f995 	bl	800806c <HAL_GetTick>
 800cd42:	4602      	mov	r2, r0
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	1ad3      	subs	r3, r2, r3
 800cd48:	69ba      	ldr	r2, [r7, #24]
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d302      	bcc.n	800cd54 <UART_WaitOnFlagUntilTimeout+0x30>
 800cd4e:	69bb      	ldr	r3, [r7, #24]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d101      	bne.n	800cd58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cd54:	2303      	movs	r3, #3
 800cd56:	e04e      	b.n	800cdf6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f003 0304 	and.w	r3, r3, #4
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d037      	beq.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	2b80      	cmp	r3, #128	@ 0x80
 800cd6a:	d034      	beq.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	2b40      	cmp	r3, #64	@ 0x40
 800cd70:	d031      	beq.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	69db      	ldr	r3, [r3, #28]
 800cd78:	f003 0308 	and.w	r3, r3, #8
 800cd7c:	2b08      	cmp	r3, #8
 800cd7e:	d110      	bne.n	800cda2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	2208      	movs	r2, #8
 800cd86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd88:	68f8      	ldr	r0, [r7, #12]
 800cd8a:	f000 f8ff 	bl	800cf8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	2208      	movs	r2, #8
 800cd92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cd9e:	2301      	movs	r3, #1
 800cda0:	e029      	b.n	800cdf6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	69db      	ldr	r3, [r3, #28]
 800cda8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cdac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cdb0:	d111      	bne.n	800cdd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cdba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cdbc:	68f8      	ldr	r0, [r7, #12]
 800cdbe:	f000 f8e5 	bl	800cf8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2220      	movs	r2, #32
 800cdc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	2200      	movs	r2, #0
 800cdce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cdd2:	2303      	movs	r3, #3
 800cdd4:	e00f      	b.n	800cdf6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	69da      	ldr	r2, [r3, #28]
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	4013      	ands	r3, r2
 800cde0:	68ba      	ldr	r2, [r7, #8]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	bf0c      	ite	eq
 800cde6:	2301      	moveq	r3, #1
 800cde8:	2300      	movne	r3, #0
 800cdea:	b2db      	uxtb	r3, r3
 800cdec:	461a      	mov	r2, r3
 800cdee:	79fb      	ldrb	r3, [r7, #7]
 800cdf0:	429a      	cmp	r2, r3
 800cdf2:	d0a0      	beq.n	800cd36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3710      	adds	r7, #16
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
	...

0800ce00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b097      	sub	sp, #92	@ 0x5c
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	60f8      	str	r0, [r7, #12]
 800ce08:	60b9      	str	r1, [r7, #8]
 800ce0a:	4613      	mov	r3, r2
 800ce0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	68ba      	ldr	r2, [r7, #8]
 800ce12:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	88fa      	ldrh	r2, [r7, #6]
 800ce18:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	88fa      	ldrh	r2, [r7, #6]
 800ce20:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2200      	movs	r2, #0
 800ce28:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	689b      	ldr	r3, [r3, #8]
 800ce2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ce32:	d10e      	bne.n	800ce52 <UART_Start_Receive_IT+0x52>
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	691b      	ldr	r3, [r3, #16]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d105      	bne.n	800ce48 <UART_Start_Receive_IT+0x48>
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ce42:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce46:	e02d      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	22ff      	movs	r2, #255	@ 0xff
 800ce4c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce50:	e028      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	689b      	ldr	r3, [r3, #8]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d10d      	bne.n	800ce76 <UART_Start_Receive_IT+0x76>
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d104      	bne.n	800ce6c <UART_Start_Receive_IT+0x6c>
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	22ff      	movs	r2, #255	@ 0xff
 800ce66:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce6a:	e01b      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	227f      	movs	r2, #127	@ 0x7f
 800ce70:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce74:	e016      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	689b      	ldr	r3, [r3, #8]
 800ce7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce7e:	d10d      	bne.n	800ce9c <UART_Start_Receive_IT+0x9c>
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d104      	bne.n	800ce92 <UART_Start_Receive_IT+0x92>
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	227f      	movs	r2, #127	@ 0x7f
 800ce8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce90:	e008      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	223f      	movs	r2, #63	@ 0x3f
 800ce96:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce9a:	e003      	b.n	800cea4 <UART_Start_Receive_IT+0xa4>
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2200      	movs	r2, #0
 800cea8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	2222      	movs	r2, #34	@ 0x22
 800ceb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	3308      	adds	r3, #8
 800ceba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cebe:	e853 3f00 	ldrex	r3, [r3]
 800cec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec6:	f043 0301 	orr.w	r3, r3, #1
 800ceca:	657b      	str	r3, [r7, #84]	@ 0x54
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	3308      	adds	r3, #8
 800ced2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ced4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ced6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ceda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cedc:	e841 2300 	strex	r3, r2, [r1]
 800cee0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cee2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d1e5      	bne.n	800ceb4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cef0:	d107      	bne.n	800cf02 <UART_Start_Receive_IT+0x102>
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	691b      	ldr	r3, [r3, #16]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d103      	bne.n	800cf02 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	4a21      	ldr	r2, [pc, #132]	@ (800cf84 <UART_Start_Receive_IT+0x184>)
 800cefe:	669a      	str	r2, [r3, #104]	@ 0x68
 800cf00:	e002      	b.n	800cf08 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	4a20      	ldr	r2, [pc, #128]	@ (800cf88 <UART_Start_Receive_IT+0x188>)
 800cf06:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	691b      	ldr	r3, [r3, #16]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d019      	beq.n	800cf44 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf18:	e853 3f00 	ldrex	r3, [r3]
 800cf1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf20:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800cf24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf30:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cf34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf36:	e841 2300 	strex	r3, r2, [r1]
 800cf3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cf3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d1e6      	bne.n	800cf10 <UART_Start_Receive_IT+0x110>
 800cf42:	e018      	b.n	800cf76 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	e853 3f00 	ldrex	r3, [r3]
 800cf50:	613b      	str	r3, [r7, #16]
   return(result);
 800cf52:	693b      	ldr	r3, [r7, #16]
 800cf54:	f043 0320 	orr.w	r3, r3, #32
 800cf58:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	461a      	mov	r2, r3
 800cf60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf62:	623b      	str	r3, [r7, #32]
 800cf64:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf66:	69f9      	ldr	r1, [r7, #28]
 800cf68:	6a3a      	ldr	r2, [r7, #32]
 800cf6a:	e841 2300 	strex	r3, r2, [r1]
 800cf6e:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf70:	69bb      	ldr	r3, [r7, #24]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d1e6      	bne.n	800cf44 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800cf76:	2300      	movs	r3, #0
}
 800cf78:	4618      	mov	r0, r3
 800cf7a:	375c      	adds	r7, #92	@ 0x5c
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf82:	4770      	bx	lr
 800cf84:	0800d1fd 	.word	0x0800d1fd
 800cf88:	0800d055 	.word	0x0800d055

0800cf8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b095      	sub	sp, #84	@ 0x54
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf9c:	e853 3f00 	ldrex	r3, [r3]
 800cfa0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cfa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	461a      	mov	r2, r3
 800cfb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfb2:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cfb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cfba:	e841 2300 	strex	r3, r2, [r1]
 800cfbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d1e6      	bne.n	800cf94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	3308      	adds	r3, #8
 800cfcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfce:	6a3b      	ldr	r3, [r7, #32]
 800cfd0:	e853 3f00 	ldrex	r3, [r3]
 800cfd4:	61fb      	str	r3, [r7, #28]
   return(result);
 800cfd6:	69fb      	ldr	r3, [r7, #28]
 800cfd8:	f023 0301 	bic.w	r3, r3, #1
 800cfdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	3308      	adds	r3, #8
 800cfe4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cfe6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cfe8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cfec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfee:	e841 2300 	strex	r3, r2, [r1]
 800cff2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1e5      	bne.n	800cfc6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cffe:	2b01      	cmp	r3, #1
 800d000:	d118      	bne.n	800d034 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	e853 3f00 	ldrex	r3, [r3]
 800d00e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d010:	68bb      	ldr	r3, [r7, #8]
 800d012:	f023 0310 	bic.w	r3, r3, #16
 800d016:	647b      	str	r3, [r7, #68]	@ 0x44
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	461a      	mov	r2, r3
 800d01e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d020:	61bb      	str	r3, [r7, #24]
 800d022:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d024:	6979      	ldr	r1, [r7, #20]
 800d026:	69ba      	ldr	r2, [r7, #24]
 800d028:	e841 2300 	strex	r3, r2, [r1]
 800d02c:	613b      	str	r3, [r7, #16]
   return(result);
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d1e6      	bne.n	800d002 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2220      	movs	r2, #32
 800d038:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2200      	movs	r2, #0
 800d040:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2200      	movs	r2, #0
 800d046:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d048:	bf00      	nop
 800d04a:	3754      	adds	r7, #84	@ 0x54
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr

0800d054 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b09c      	sub	sp, #112	@ 0x70
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d062:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d06c:	2b22      	cmp	r3, #34	@ 0x22
 800d06e:	f040 80b9 	bne.w	800d1e4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d078:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d07c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d080:	b2d9      	uxtb	r1, r3
 800d082:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d086:	b2da      	uxtb	r2, r3
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d08c:	400a      	ands	r2, r1
 800d08e:	b2d2      	uxtb	r2, r2
 800d090:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d096:	1c5a      	adds	r2, r3, #1
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d0a2:	b29b      	uxth	r3, r3
 800d0a4:	3b01      	subs	r3, #1
 800d0a6:	b29a      	uxth	r2, r3
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d0b4:	b29b      	uxth	r3, r3
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	f040 809c 	bne.w	800d1f4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0c4:	e853 3f00 	ldrex	r3, [r3]
 800d0c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d0ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d0d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	461a      	mov	r2, r3
 800d0d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d0da:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d0dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d0e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0e2:	e841 2300 	strex	r3, r2, [r1]
 800d0e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d0e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d1e6      	bne.n	800d0bc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	3308      	adds	r3, #8
 800d0f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f8:	e853 3f00 	ldrex	r3, [r3]
 800d0fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d0fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d100:	f023 0301 	bic.w	r3, r3, #1
 800d104:	667b      	str	r3, [r7, #100]	@ 0x64
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	3308      	adds	r3, #8
 800d10c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d10e:	647a      	str	r2, [r7, #68]	@ 0x44
 800d110:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d112:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d114:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d116:	e841 2300 	strex	r3, r2, [r1]
 800d11a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d11c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d1e5      	bne.n	800d0ee <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2220      	movs	r2, #32
 800d126:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2200      	movs	r2, #0
 800d12e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2200      	movs	r2, #0
 800d134:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	685b      	ldr	r3, [r3, #4]
 800d13c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d140:	2b00      	cmp	r3, #0
 800d142:	d018      	beq.n	800d176 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d14c:	e853 3f00 	ldrex	r3, [r3]
 800d150:	623b      	str	r3, [r7, #32]
   return(result);
 800d152:	6a3b      	ldr	r3, [r7, #32]
 800d154:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d158:	663b      	str	r3, [r7, #96]	@ 0x60
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	461a      	mov	r2, r3
 800d160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d162:	633b      	str	r3, [r7, #48]	@ 0x30
 800d164:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d166:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d16a:	e841 2300 	strex	r3, r2, [r1]
 800d16e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d172:	2b00      	cmp	r3, #0
 800d174:	d1e6      	bne.n	800d144 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	d12e      	bne.n	800d1dc <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2200      	movs	r2, #0
 800d182:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d18a:	693b      	ldr	r3, [r7, #16]
 800d18c:	e853 3f00 	ldrex	r3, [r3]
 800d190:	60fb      	str	r3, [r7, #12]
   return(result);
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	f023 0310 	bic.w	r3, r3, #16
 800d198:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	461a      	mov	r2, r3
 800d1a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1a2:	61fb      	str	r3, [r7, #28]
 800d1a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1a6:	69b9      	ldr	r1, [r7, #24]
 800d1a8:	69fa      	ldr	r2, [r7, #28]
 800d1aa:	e841 2300 	strex	r3, r2, [r1]
 800d1ae:	617b      	str	r3, [r7, #20]
   return(result);
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d1e6      	bne.n	800d184 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	69db      	ldr	r3, [r3, #28]
 800d1bc:	f003 0310 	and.w	r3, r3, #16
 800d1c0:	2b10      	cmp	r3, #16
 800d1c2:	d103      	bne.n	800d1cc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2210      	movs	r2, #16
 800d1ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d1d2:	4619      	mov	r1, r3
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f7ff f9ea 	bl	800c5ae <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d1da:	e00b      	b.n	800d1f4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f7ff f9dc 	bl	800c59a <HAL_UART_RxCpltCallback>
}
 800d1e2:	e007      	b.n	800d1f4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	699a      	ldr	r2, [r3, #24]
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	f042 0208 	orr.w	r2, r2, #8
 800d1f2:	619a      	str	r2, [r3, #24]
}
 800d1f4:	bf00      	nop
 800d1f6:	3770      	adds	r7, #112	@ 0x70
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b09c      	sub	sp, #112	@ 0x70
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d20a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d214:	2b22      	cmp	r3, #34	@ 0x22
 800d216:	f040 80b9 	bne.w	800d38c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d220:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d228:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d22a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d22e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d232:	4013      	ands	r3, r2
 800d234:	b29a      	uxth	r2, r3
 800d236:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d238:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d23e:	1c9a      	adds	r2, r3, #2
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d24a:	b29b      	uxth	r3, r3
 800d24c:	3b01      	subs	r3, #1
 800d24e:	b29a      	uxth	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d25c:	b29b      	uxth	r3, r3
 800d25e:	2b00      	cmp	r3, #0
 800d260:	f040 809c 	bne.w	800d39c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d26a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d26c:	e853 3f00 	ldrex	r3, [r3]
 800d270:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d274:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d278:	667b      	str	r3, [r7, #100]	@ 0x64
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	461a      	mov	r2, r3
 800d280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d282:	657b      	str	r3, [r7, #84]	@ 0x54
 800d284:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d286:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d288:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d28a:	e841 2300 	strex	r3, r2, [r1]
 800d28e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d290:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d292:	2b00      	cmp	r3, #0
 800d294:	d1e6      	bne.n	800d264 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	3308      	adds	r3, #8
 800d29c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d29e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2a0:	e853 3f00 	ldrex	r3, [r3]
 800d2a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a8:	f023 0301 	bic.w	r3, r3, #1
 800d2ac:	663b      	str	r3, [r7, #96]	@ 0x60
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	3308      	adds	r3, #8
 800d2b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d2b6:	643a      	str	r2, [r7, #64]	@ 0x40
 800d2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d2bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2be:	e841 2300 	strex	r3, r2, [r1]
 800d2c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d2c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d1e5      	bne.n	800d296 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2220      	movs	r2, #32
 800d2ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d018      	beq.n	800d31e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f2:	6a3b      	ldr	r3, [r7, #32]
 800d2f4:	e853 3f00 	ldrex	r3, [r3]
 800d2f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800d2fa:	69fb      	ldr	r3, [r7, #28]
 800d2fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d300:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	461a      	mov	r2, r3
 800d308:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d30a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d30c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d30e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d312:	e841 2300 	strex	r3, r2, [r1]
 800d316:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d1e6      	bne.n	800d2ec <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d322:	2b01      	cmp	r3, #1
 800d324:	d12e      	bne.n	800d384 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2200      	movs	r2, #0
 800d32a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	e853 3f00 	ldrex	r3, [r3]
 800d338:	60bb      	str	r3, [r7, #8]
   return(result);
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	f023 0310 	bic.w	r3, r3, #16
 800d340:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	461a      	mov	r2, r3
 800d348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d34a:	61bb      	str	r3, [r7, #24]
 800d34c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d34e:	6979      	ldr	r1, [r7, #20]
 800d350:	69ba      	ldr	r2, [r7, #24]
 800d352:	e841 2300 	strex	r3, r2, [r1]
 800d356:	613b      	str	r3, [r7, #16]
   return(result);
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d1e6      	bne.n	800d32c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	69db      	ldr	r3, [r3, #28]
 800d364:	f003 0310 	and.w	r3, r3, #16
 800d368:	2b10      	cmp	r3, #16
 800d36a:	d103      	bne.n	800d374 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2210      	movs	r2, #16
 800d372:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d37a:	4619      	mov	r1, r3
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f7ff f916 	bl	800c5ae <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d382:	e00b      	b.n	800d39c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d384:	6878      	ldr	r0, [r7, #4]
 800d386:	f7ff f908 	bl	800c59a <HAL_UART_RxCpltCallback>
}
 800d38a:	e007      	b.n	800d39c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	699a      	ldr	r2, [r3, #24]
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	f042 0208 	orr.w	r2, r2, #8
 800d39a:	619a      	str	r2, [r3, #24]
}
 800d39c:	bf00      	nop
 800d39e:	3770      	adds	r7, #112	@ 0x70
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}

0800d3a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d3a4:	b084      	sub	sp, #16
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b084      	sub	sp, #16
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	f107 001c 	add.w	r0, r7, #28
 800d3b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d3b6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	d121      	bne.n	800d402 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	68da      	ldr	r2, [r3, #12]
 800d3ce:	4b21      	ldr	r3, [pc, #132]	@ (800d454 <USB_CoreInit+0xb0>)
 800d3d0:	4013      	ands	r3, r2
 800d3d2:	687a      	ldr	r2, [r7, #4]
 800d3d4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d3e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d3e6:	2b01      	cmp	r3, #1
 800d3e8:	d105      	bne.n	800d3f6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	68db      	ldr	r3, [r3, #12]
 800d3ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 fa92 	bl	800d920 <USB_CoreReset>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	73fb      	strb	r3, [r7, #15]
 800d400:	e010      	b.n	800d424 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d40e:	6878      	ldr	r0, [r7, #4]
 800d410:	f000 fa86 	bl	800d920 <USB_CoreReset>
 800d414:	4603      	mov	r3, r0
 800d416:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d41c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800d424:	7fbb      	ldrb	r3, [r7, #30]
 800d426:	2b01      	cmp	r3, #1
 800d428:	d10b      	bne.n	800d442 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	689b      	ldr	r3, [r3, #8]
 800d42e:	f043 0206 	orr.w	r2, r3, #6
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	689b      	ldr	r3, [r3, #8]
 800d43a:	f043 0220 	orr.w	r2, r3, #32
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d442:	7bfb      	ldrb	r3, [r7, #15]
}
 800d444:	4618      	mov	r0, r3
 800d446:	3710      	adds	r7, #16
 800d448:	46bd      	mov	sp, r7
 800d44a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d44e:	b004      	add	sp, #16
 800d450:	4770      	bx	lr
 800d452:	bf00      	nop
 800d454:	ffbdffbf 	.word	0xffbdffbf

0800d458 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d458:	b480      	push	{r7}
 800d45a:	b083      	sub	sp, #12
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	689b      	ldr	r3, [r3, #8]
 800d464:	f023 0201 	bic.w	r2, r3, #1
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d46c:	2300      	movs	r3, #0
}
 800d46e:	4618      	mov	r0, r3
 800d470:	370c      	adds	r7, #12
 800d472:	46bd      	mov	sp, r7
 800d474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d478:	4770      	bx	lr

0800d47a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d47a:	b580      	push	{r7, lr}
 800d47c:	b084      	sub	sp, #16
 800d47e:	af00      	add	r7, sp, #0
 800d480:	6078      	str	r0, [r7, #4]
 800d482:	460b      	mov	r3, r1
 800d484:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d486:	2300      	movs	r3, #0
 800d488:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	68db      	ldr	r3, [r3, #12]
 800d48e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d496:	78fb      	ldrb	r3, [r7, #3]
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d115      	bne.n	800d4c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d4a8:	200a      	movs	r0, #10
 800d4aa:	f7fa fdeb 	bl	8008084 <HAL_Delay>
      ms += 10U;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	330a      	adds	r3, #10
 800d4b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 fa25 	bl	800d904 <USB_GetMode>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	d01e      	beq.n	800d4fe <USB_SetCurrentMode+0x84>
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2bc7      	cmp	r3, #199	@ 0xc7
 800d4c4:	d9f0      	bls.n	800d4a8 <USB_SetCurrentMode+0x2e>
 800d4c6:	e01a      	b.n	800d4fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d4c8:	78fb      	ldrb	r3, [r7, #3]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d115      	bne.n	800d4fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	68db      	ldr	r3, [r3, #12]
 800d4d2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d4da:	200a      	movs	r0, #10
 800d4dc:	f7fa fdd2 	bl	8008084 <HAL_Delay>
      ms += 10U;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	330a      	adds	r3, #10
 800d4e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f000 fa0c 	bl	800d904 <USB_GetMode>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d005      	beq.n	800d4fe <USB_SetCurrentMode+0x84>
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	2bc7      	cmp	r3, #199	@ 0xc7
 800d4f6:	d9f0      	bls.n	800d4da <USB_SetCurrentMode+0x60>
 800d4f8:	e001      	b.n	800d4fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	e005      	b.n	800d50a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2bc8      	cmp	r3, #200	@ 0xc8
 800d502:	d101      	bne.n	800d508 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d504:	2301      	movs	r3, #1
 800d506:	e000      	b.n	800d50a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d508:	2300      	movs	r3, #0
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3710      	adds	r7, #16
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}
	...

0800d514 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d514:	b084      	sub	sp, #16
 800d516:	b580      	push	{r7, lr}
 800d518:	b086      	sub	sp, #24
 800d51a:	af00      	add	r7, sp, #0
 800d51c:	6078      	str	r0, [r7, #4]
 800d51e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800d522:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d526:	2300      	movs	r3, #0
 800d528:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d52e:	2300      	movs	r3, #0
 800d530:	613b      	str	r3, [r7, #16]
 800d532:	e009      	b.n	800d548 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d534:	687a      	ldr	r2, [r7, #4]
 800d536:	693b      	ldr	r3, [r7, #16]
 800d538:	3340      	adds	r3, #64	@ 0x40
 800d53a:	009b      	lsls	r3, r3, #2
 800d53c:	4413      	add	r3, r2
 800d53e:	2200      	movs	r2, #0
 800d540:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	3301      	adds	r3, #1
 800d546:	613b      	str	r3, [r7, #16]
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	2b0e      	cmp	r3, #14
 800d54c:	d9f2      	bls.n	800d534 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d54e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d552:	2b00      	cmp	r3, #0
 800d554:	d11c      	bne.n	800d590 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d55c:	685b      	ldr	r3, [r3, #4]
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d564:	f043 0302 	orr.w	r3, r3, #2
 800d568:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d56e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	601a      	str	r2, [r3, #0]
 800d58e:	e005      	b.n	800d59c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d594:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d5a8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d10d      	bne.n	800d5cc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d5b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d104      	bne.n	800d5c2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d5b8:	2100      	movs	r1, #0
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f000 f968 	bl	800d890 <USB_SetDevSpeed>
 800d5c0:	e008      	b.n	800d5d4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d5c2:	2101      	movs	r1, #1
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f000 f963 	bl	800d890 <USB_SetDevSpeed>
 800d5ca:	e003      	b.n	800d5d4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d5cc:	2103      	movs	r1, #3
 800d5ce:	6878      	ldr	r0, [r7, #4]
 800d5d0:	f000 f95e 	bl	800d890 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d5d4:	2110      	movs	r1, #16
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f000 f8fa 	bl	800d7d0 <USB_FlushTxFifo>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d001      	beq.n	800d5e6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d5e6:	6878      	ldr	r0, [r7, #4]
 800d5e8:	f000 f924 	bl	800d834 <USB_FlushRxFifo>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d001      	beq.n	800d5f6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	2300      	movs	r3, #0
 800d600:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d608:	461a      	mov	r2, r3
 800d60a:	2300      	movs	r3, #0
 800d60c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d614:	461a      	mov	r2, r3
 800d616:	2300      	movs	r3, #0
 800d618:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d61a:	2300      	movs	r3, #0
 800d61c:	613b      	str	r3, [r7, #16]
 800d61e:	e043      	b.n	800d6a8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	015a      	lsls	r2, r3, #5
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	4413      	add	r3, r2
 800d628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d632:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d636:	d118      	bne.n	800d66a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800d638:	693b      	ldr	r3, [r7, #16]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d10a      	bne.n	800d654 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	015a      	lsls	r2, r3, #5
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	4413      	add	r3, r2
 800d646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d64a:	461a      	mov	r2, r3
 800d64c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d650:	6013      	str	r3, [r2, #0]
 800d652:	e013      	b.n	800d67c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d654:	693b      	ldr	r3, [r7, #16]
 800d656:	015a      	lsls	r2, r3, #5
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	4413      	add	r3, r2
 800d65c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d660:	461a      	mov	r2, r3
 800d662:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d666:	6013      	str	r3, [r2, #0]
 800d668:	e008      	b.n	800d67c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d66a:	693b      	ldr	r3, [r7, #16]
 800d66c:	015a      	lsls	r2, r3, #5
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	4413      	add	r3, r2
 800d672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d676:	461a      	mov	r2, r3
 800d678:	2300      	movs	r3, #0
 800d67a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d67c:	693b      	ldr	r3, [r7, #16]
 800d67e:	015a      	lsls	r2, r3, #5
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	4413      	add	r3, r2
 800d684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d688:	461a      	mov	r2, r3
 800d68a:	2300      	movs	r3, #0
 800d68c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d68e:	693b      	ldr	r3, [r7, #16]
 800d690:	015a      	lsls	r2, r3, #5
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	4413      	add	r3, r2
 800d696:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d69a:	461a      	mov	r2, r3
 800d69c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d6a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	3301      	adds	r3, #1
 800d6a6:	613b      	str	r3, [r7, #16]
 800d6a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	4293      	cmp	r3, r2
 800d6b2:	d3b5      	bcc.n	800d620 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	613b      	str	r3, [r7, #16]
 800d6b8:	e043      	b.n	800d742 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	015a      	lsls	r2, r3, #5
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	4413      	add	r3, r2
 800d6c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d6cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d6d0:	d118      	bne.n	800d704 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800d6d2:	693b      	ldr	r3, [r7, #16]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d10a      	bne.n	800d6ee <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	015a      	lsls	r2, r3, #5
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	4413      	add	r3, r2
 800d6e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d6ea:	6013      	str	r3, [r2, #0]
 800d6ec:	e013      	b.n	800d716 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d6ee:	693b      	ldr	r3, [r7, #16]
 800d6f0:	015a      	lsls	r2, r3, #5
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	4413      	add	r3, r2
 800d6f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6fa:	461a      	mov	r2, r3
 800d6fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d700:	6013      	str	r3, [r2, #0]
 800d702:	e008      	b.n	800d716 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	015a      	lsls	r2, r3, #5
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	4413      	add	r3, r2
 800d70c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d710:	461a      	mov	r2, r3
 800d712:	2300      	movs	r3, #0
 800d714:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	015a      	lsls	r2, r3, #5
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	4413      	add	r3, r2
 800d71e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d722:	461a      	mov	r2, r3
 800d724:	2300      	movs	r3, #0
 800d726:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d728:	693b      	ldr	r3, [r7, #16]
 800d72a:	015a      	lsls	r2, r3, #5
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	4413      	add	r3, r2
 800d730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d734:	461a      	mov	r2, r3
 800d736:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d73a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	3301      	adds	r3, #1
 800d740:	613b      	str	r3, [r7, #16]
 800d742:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d746:	461a      	mov	r2, r3
 800d748:	693b      	ldr	r3, [r7, #16]
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d3b5      	bcc.n	800d6ba <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d754:	691b      	ldr	r3, [r3, #16]
 800d756:	68fa      	ldr	r2, [r7, #12]
 800d758:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d75c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d760:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2200      	movs	r2, #0
 800d766:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d76e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d770:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d774:	2b00      	cmp	r3, #0
 800d776:	d105      	bne.n	800d784 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	699b      	ldr	r3, [r3, #24]
 800d77c:	f043 0210 	orr.w	r2, r3, #16
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	699a      	ldr	r2, [r3, #24]
 800d788:	4b0f      	ldr	r3, [pc, #60]	@ (800d7c8 <USB_DevInit+0x2b4>)
 800d78a:	4313      	orrs	r3, r2
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d790:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d794:	2b00      	cmp	r3, #0
 800d796:	d005      	beq.n	800d7a4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	699b      	ldr	r3, [r3, #24]
 800d79c:	f043 0208 	orr.w	r2, r3, #8
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d7a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d105      	bne.n	800d7b8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	699a      	ldr	r2, [r3, #24]
 800d7b0:	4b06      	ldr	r3, [pc, #24]	@ (800d7cc <USB_DevInit+0x2b8>)
 800d7b2:	4313      	orrs	r3, r2
 800d7b4:	687a      	ldr	r2, [r7, #4]
 800d7b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d7b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3718      	adds	r7, #24
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d7c4:	b004      	add	sp, #16
 800d7c6:	4770      	bx	lr
 800d7c8:	803c3800 	.word	0x803c3800
 800d7cc:	40000004 	.word	0x40000004

0800d7d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b085      	sub	sp, #20
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	3301      	adds	r3, #1
 800d7e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d7ea:	d901      	bls.n	800d7f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d7ec:	2303      	movs	r3, #3
 800d7ee:	e01b      	b.n	800d828 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	691b      	ldr	r3, [r3, #16]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	daf2      	bge.n	800d7de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	019b      	lsls	r3, r3, #6
 800d800:	f043 0220 	orr.w	r2, r3, #32
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	3301      	adds	r3, #1
 800d80c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d814:	d901      	bls.n	800d81a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d816:	2303      	movs	r3, #3
 800d818:	e006      	b.n	800d828 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	691b      	ldr	r3, [r3, #16]
 800d81e:	f003 0320 	and.w	r3, r3, #32
 800d822:	2b20      	cmp	r3, #32
 800d824:	d0f0      	beq.n	800d808 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d826:	2300      	movs	r3, #0
}
 800d828:	4618      	mov	r0, r3
 800d82a:	3714      	adds	r7, #20
 800d82c:	46bd      	mov	sp, r7
 800d82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d832:	4770      	bx	lr

0800d834 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d834:	b480      	push	{r7}
 800d836:	b085      	sub	sp, #20
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d83c:	2300      	movs	r3, #0
 800d83e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	3301      	adds	r3, #1
 800d844:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d84c:	d901      	bls.n	800d852 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d84e:	2303      	movs	r3, #3
 800d850:	e018      	b.n	800d884 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	691b      	ldr	r3, [r3, #16]
 800d856:	2b00      	cmp	r3, #0
 800d858:	daf2      	bge.n	800d840 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d85a:	2300      	movs	r3, #0
 800d85c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	2210      	movs	r2, #16
 800d862:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	3301      	adds	r3, #1
 800d868:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d870:	d901      	bls.n	800d876 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d872:	2303      	movs	r3, #3
 800d874:	e006      	b.n	800d884 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	691b      	ldr	r3, [r3, #16]
 800d87a:	f003 0310 	and.w	r3, r3, #16
 800d87e:	2b10      	cmp	r3, #16
 800d880:	d0f0      	beq.n	800d864 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d882:	2300      	movs	r3, #0
}
 800d884:	4618      	mov	r0, r3
 800d886:	3714      	adds	r7, #20
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr

0800d890 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d890:	b480      	push	{r7}
 800d892:	b085      	sub	sp, #20
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
 800d898:	460b      	mov	r3, r1
 800d89a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8a6:	681a      	ldr	r2, [r3, #0]
 800d8a8:	78fb      	ldrb	r3, [r7, #3]
 800d8aa:	68f9      	ldr	r1, [r7, #12]
 800d8ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d8b4:	2300      	movs	r3, #0
}
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	3714      	adds	r7, #20
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c0:	4770      	bx	lr

0800d8c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d8c2:	b480      	push	{r7}
 800d8c4:	b085      	sub	sp, #20
 800d8c6:	af00      	add	r7, sp, #0
 800d8c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	68fa      	ldr	r2, [r7, #12]
 800d8d8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d8dc:	f023 0303 	bic.w	r3, r3, #3
 800d8e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8e8:	685b      	ldr	r3, [r3, #4]
 800d8ea:	68fa      	ldr	r2, [r7, #12]
 800d8ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d8f0:	f043 0302 	orr.w	r3, r3, #2
 800d8f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d8f6:	2300      	movs	r3, #0
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3714      	adds	r7, #20
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d904:	b480      	push	{r7}
 800d906:	b083      	sub	sp, #12
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	695b      	ldr	r3, [r3, #20]
 800d910:	f003 0301 	and.w	r3, r3, #1
}
 800d914:	4618      	mov	r0, r3
 800d916:	370c      	adds	r7, #12
 800d918:	46bd      	mov	sp, r7
 800d91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91e:	4770      	bx	lr

0800d920 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d920:	b480      	push	{r7}
 800d922:	b085      	sub	sp, #20
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d928:	2300      	movs	r3, #0
 800d92a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	3301      	adds	r3, #1
 800d930:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d938:	d901      	bls.n	800d93e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d93a:	2303      	movs	r3, #3
 800d93c:	e022      	b.n	800d984 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	691b      	ldr	r3, [r3, #16]
 800d942:	2b00      	cmp	r3, #0
 800d944:	daf2      	bge.n	800d92c <USB_CoreReset+0xc>

  count = 10U;
 800d946:	230a      	movs	r3, #10
 800d948:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d94a:	e002      	b.n	800d952 <USB_CoreReset+0x32>
  {
    count--;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	3b01      	subs	r3, #1
 800d950:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d1f9      	bne.n	800d94c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	691b      	ldr	r3, [r3, #16]
 800d95c:	f043 0201 	orr.w	r2, r3, #1
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	3301      	adds	r3, #1
 800d968:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d970:	d901      	bls.n	800d976 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d972:	2303      	movs	r3, #3
 800d974:	e006      	b.n	800d984 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	691b      	ldr	r3, [r3, #16]
 800d97a:	f003 0301 	and.w	r3, r3, #1
 800d97e:	2b01      	cmp	r3, #1
 800d980:	d0f0      	beq.n	800d964 <USB_CoreReset+0x44>

  return HAL_OK;
 800d982:	2300      	movs	r3, #0
}
 800d984:	4618      	mov	r0, r3
 800d986:	3714      	adds	r7, #20
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr

0800d990 <__cvt>:
 800d990:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d992:	ed2d 8b02 	vpush	{d8}
 800d996:	eeb0 8b40 	vmov.f64	d8, d0
 800d99a:	b085      	sub	sp, #20
 800d99c:	4617      	mov	r7, r2
 800d99e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d9a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d9a2:	ee18 2a90 	vmov	r2, s17
 800d9a6:	f025 0520 	bic.w	r5, r5, #32
 800d9aa:	2a00      	cmp	r2, #0
 800d9ac:	bfb6      	itet	lt
 800d9ae:	222d      	movlt	r2, #45	@ 0x2d
 800d9b0:	2200      	movge	r2, #0
 800d9b2:	eeb1 8b40 	vneglt.f64	d8, d0
 800d9b6:	2d46      	cmp	r5, #70	@ 0x46
 800d9b8:	460c      	mov	r4, r1
 800d9ba:	701a      	strb	r2, [r3, #0]
 800d9bc:	d004      	beq.n	800d9c8 <__cvt+0x38>
 800d9be:	2d45      	cmp	r5, #69	@ 0x45
 800d9c0:	d100      	bne.n	800d9c4 <__cvt+0x34>
 800d9c2:	3401      	adds	r4, #1
 800d9c4:	2102      	movs	r1, #2
 800d9c6:	e000      	b.n	800d9ca <__cvt+0x3a>
 800d9c8:	2103      	movs	r1, #3
 800d9ca:	ab03      	add	r3, sp, #12
 800d9cc:	9301      	str	r3, [sp, #4]
 800d9ce:	ab02      	add	r3, sp, #8
 800d9d0:	9300      	str	r3, [sp, #0]
 800d9d2:	4622      	mov	r2, r4
 800d9d4:	4633      	mov	r3, r6
 800d9d6:	eeb0 0b48 	vmov.f64	d0, d8
 800d9da:	f001 f91d 	bl	800ec18 <_dtoa_r>
 800d9de:	2d47      	cmp	r5, #71	@ 0x47
 800d9e0:	d114      	bne.n	800da0c <__cvt+0x7c>
 800d9e2:	07fb      	lsls	r3, r7, #31
 800d9e4:	d50a      	bpl.n	800d9fc <__cvt+0x6c>
 800d9e6:	1902      	adds	r2, r0, r4
 800d9e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9f0:	bf08      	it	eq
 800d9f2:	9203      	streq	r2, [sp, #12]
 800d9f4:	2130      	movs	r1, #48	@ 0x30
 800d9f6:	9b03      	ldr	r3, [sp, #12]
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	d319      	bcc.n	800da30 <__cvt+0xa0>
 800d9fc:	9b03      	ldr	r3, [sp, #12]
 800d9fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da00:	1a1b      	subs	r3, r3, r0
 800da02:	6013      	str	r3, [r2, #0]
 800da04:	b005      	add	sp, #20
 800da06:	ecbd 8b02 	vpop	{d8}
 800da0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da0c:	2d46      	cmp	r5, #70	@ 0x46
 800da0e:	eb00 0204 	add.w	r2, r0, r4
 800da12:	d1e9      	bne.n	800d9e8 <__cvt+0x58>
 800da14:	7803      	ldrb	r3, [r0, #0]
 800da16:	2b30      	cmp	r3, #48	@ 0x30
 800da18:	d107      	bne.n	800da2a <__cvt+0x9a>
 800da1a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800da1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da22:	bf1c      	itt	ne
 800da24:	f1c4 0401 	rsbne	r4, r4, #1
 800da28:	6034      	strne	r4, [r6, #0]
 800da2a:	6833      	ldr	r3, [r6, #0]
 800da2c:	441a      	add	r2, r3
 800da2e:	e7db      	b.n	800d9e8 <__cvt+0x58>
 800da30:	1c5c      	adds	r4, r3, #1
 800da32:	9403      	str	r4, [sp, #12]
 800da34:	7019      	strb	r1, [r3, #0]
 800da36:	e7de      	b.n	800d9f6 <__cvt+0x66>

0800da38 <__exponent>:
 800da38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da3a:	2900      	cmp	r1, #0
 800da3c:	bfba      	itte	lt
 800da3e:	4249      	neglt	r1, r1
 800da40:	232d      	movlt	r3, #45	@ 0x2d
 800da42:	232b      	movge	r3, #43	@ 0x2b
 800da44:	2909      	cmp	r1, #9
 800da46:	7002      	strb	r2, [r0, #0]
 800da48:	7043      	strb	r3, [r0, #1]
 800da4a:	dd29      	ble.n	800daa0 <__exponent+0x68>
 800da4c:	f10d 0307 	add.w	r3, sp, #7
 800da50:	461d      	mov	r5, r3
 800da52:	270a      	movs	r7, #10
 800da54:	461a      	mov	r2, r3
 800da56:	fbb1 f6f7 	udiv	r6, r1, r7
 800da5a:	fb07 1416 	mls	r4, r7, r6, r1
 800da5e:	3430      	adds	r4, #48	@ 0x30
 800da60:	f802 4c01 	strb.w	r4, [r2, #-1]
 800da64:	460c      	mov	r4, r1
 800da66:	2c63      	cmp	r4, #99	@ 0x63
 800da68:	f103 33ff 	add.w	r3, r3, #4294967295
 800da6c:	4631      	mov	r1, r6
 800da6e:	dcf1      	bgt.n	800da54 <__exponent+0x1c>
 800da70:	3130      	adds	r1, #48	@ 0x30
 800da72:	1e94      	subs	r4, r2, #2
 800da74:	f803 1c01 	strb.w	r1, [r3, #-1]
 800da78:	1c41      	adds	r1, r0, #1
 800da7a:	4623      	mov	r3, r4
 800da7c:	42ab      	cmp	r3, r5
 800da7e:	d30a      	bcc.n	800da96 <__exponent+0x5e>
 800da80:	f10d 0309 	add.w	r3, sp, #9
 800da84:	1a9b      	subs	r3, r3, r2
 800da86:	42ac      	cmp	r4, r5
 800da88:	bf88      	it	hi
 800da8a:	2300      	movhi	r3, #0
 800da8c:	3302      	adds	r3, #2
 800da8e:	4403      	add	r3, r0
 800da90:	1a18      	subs	r0, r3, r0
 800da92:	b003      	add	sp, #12
 800da94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da96:	f813 6b01 	ldrb.w	r6, [r3], #1
 800da9a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800da9e:	e7ed      	b.n	800da7c <__exponent+0x44>
 800daa0:	2330      	movs	r3, #48	@ 0x30
 800daa2:	3130      	adds	r1, #48	@ 0x30
 800daa4:	7083      	strb	r3, [r0, #2]
 800daa6:	70c1      	strb	r1, [r0, #3]
 800daa8:	1d03      	adds	r3, r0, #4
 800daaa:	e7f1      	b.n	800da90 <__exponent+0x58>
 800daac:	0000      	movs	r0, r0
	...

0800dab0 <_printf_float>:
 800dab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dab4:	b08d      	sub	sp, #52	@ 0x34
 800dab6:	460c      	mov	r4, r1
 800dab8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dabc:	4616      	mov	r6, r2
 800dabe:	461f      	mov	r7, r3
 800dac0:	4605      	mov	r5, r0
 800dac2:	f000 ff8d 	bl	800e9e0 <_localeconv_r>
 800dac6:	f8d0 b000 	ldr.w	fp, [r0]
 800daca:	4658      	mov	r0, fp
 800dacc:	f7f2 fc18 	bl	8000300 <strlen>
 800dad0:	2300      	movs	r3, #0
 800dad2:	930a      	str	r3, [sp, #40]	@ 0x28
 800dad4:	f8d8 3000 	ldr.w	r3, [r8]
 800dad8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dadc:	6822      	ldr	r2, [r4, #0]
 800dade:	9005      	str	r0, [sp, #20]
 800dae0:	3307      	adds	r3, #7
 800dae2:	f023 0307 	bic.w	r3, r3, #7
 800dae6:	f103 0108 	add.w	r1, r3, #8
 800daea:	f8c8 1000 	str.w	r1, [r8]
 800daee:	ed93 0b00 	vldr	d0, [r3]
 800daf2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800dd50 <_printf_float+0x2a0>
 800daf6:	eeb0 7bc0 	vabs.f64	d7, d0
 800dafa:	eeb4 7b46 	vcmp.f64	d7, d6
 800dafe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db02:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800db06:	dd24      	ble.n	800db52 <_printf_float+0xa2>
 800db08:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800db0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db10:	d502      	bpl.n	800db18 <_printf_float+0x68>
 800db12:	232d      	movs	r3, #45	@ 0x2d
 800db14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db18:	498f      	ldr	r1, [pc, #572]	@ (800dd58 <_printf_float+0x2a8>)
 800db1a:	4b90      	ldr	r3, [pc, #576]	@ (800dd5c <_printf_float+0x2ac>)
 800db1c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800db20:	bf8c      	ite	hi
 800db22:	4688      	movhi	r8, r1
 800db24:	4698      	movls	r8, r3
 800db26:	f022 0204 	bic.w	r2, r2, #4
 800db2a:	2303      	movs	r3, #3
 800db2c:	6123      	str	r3, [r4, #16]
 800db2e:	6022      	str	r2, [r4, #0]
 800db30:	f04f 0a00 	mov.w	sl, #0
 800db34:	9700      	str	r7, [sp, #0]
 800db36:	4633      	mov	r3, r6
 800db38:	aa0b      	add	r2, sp, #44	@ 0x2c
 800db3a:	4621      	mov	r1, r4
 800db3c:	4628      	mov	r0, r5
 800db3e:	f000 f9d1 	bl	800dee4 <_printf_common>
 800db42:	3001      	adds	r0, #1
 800db44:	f040 8089 	bne.w	800dc5a <_printf_float+0x1aa>
 800db48:	f04f 30ff 	mov.w	r0, #4294967295
 800db4c:	b00d      	add	sp, #52	@ 0x34
 800db4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db52:	eeb4 0b40 	vcmp.f64	d0, d0
 800db56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db5a:	d709      	bvc.n	800db70 <_printf_float+0xc0>
 800db5c:	ee10 3a90 	vmov	r3, s1
 800db60:	2b00      	cmp	r3, #0
 800db62:	bfbc      	itt	lt
 800db64:	232d      	movlt	r3, #45	@ 0x2d
 800db66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800db6a:	497d      	ldr	r1, [pc, #500]	@ (800dd60 <_printf_float+0x2b0>)
 800db6c:	4b7d      	ldr	r3, [pc, #500]	@ (800dd64 <_printf_float+0x2b4>)
 800db6e:	e7d5      	b.n	800db1c <_printf_float+0x6c>
 800db70:	6863      	ldr	r3, [r4, #4]
 800db72:	1c59      	adds	r1, r3, #1
 800db74:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800db78:	d139      	bne.n	800dbee <_printf_float+0x13e>
 800db7a:	2306      	movs	r3, #6
 800db7c:	6063      	str	r3, [r4, #4]
 800db7e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800db82:	2300      	movs	r3, #0
 800db84:	6022      	str	r2, [r4, #0]
 800db86:	9303      	str	r3, [sp, #12]
 800db88:	ab0a      	add	r3, sp, #40	@ 0x28
 800db8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800db8e:	ab09      	add	r3, sp, #36	@ 0x24
 800db90:	9300      	str	r3, [sp, #0]
 800db92:	6861      	ldr	r1, [r4, #4]
 800db94:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800db98:	4628      	mov	r0, r5
 800db9a:	f7ff fef9 	bl	800d990 <__cvt>
 800db9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dba2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dba4:	4680      	mov	r8, r0
 800dba6:	d129      	bne.n	800dbfc <_printf_float+0x14c>
 800dba8:	1cc8      	adds	r0, r1, #3
 800dbaa:	db02      	blt.n	800dbb2 <_printf_float+0x102>
 800dbac:	6863      	ldr	r3, [r4, #4]
 800dbae:	4299      	cmp	r1, r3
 800dbb0:	dd41      	ble.n	800dc36 <_printf_float+0x186>
 800dbb2:	f1a9 0902 	sub.w	r9, r9, #2
 800dbb6:	fa5f f989 	uxtb.w	r9, r9
 800dbba:	3901      	subs	r1, #1
 800dbbc:	464a      	mov	r2, r9
 800dbbe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dbc2:	9109      	str	r1, [sp, #36]	@ 0x24
 800dbc4:	f7ff ff38 	bl	800da38 <__exponent>
 800dbc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dbca:	1813      	adds	r3, r2, r0
 800dbcc:	2a01      	cmp	r2, #1
 800dbce:	4682      	mov	sl, r0
 800dbd0:	6123      	str	r3, [r4, #16]
 800dbd2:	dc02      	bgt.n	800dbda <_printf_float+0x12a>
 800dbd4:	6822      	ldr	r2, [r4, #0]
 800dbd6:	07d2      	lsls	r2, r2, #31
 800dbd8:	d501      	bpl.n	800dbde <_printf_float+0x12e>
 800dbda:	3301      	adds	r3, #1
 800dbdc:	6123      	str	r3, [r4, #16]
 800dbde:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d0a6      	beq.n	800db34 <_printf_float+0x84>
 800dbe6:	232d      	movs	r3, #45	@ 0x2d
 800dbe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dbec:	e7a2      	b.n	800db34 <_printf_float+0x84>
 800dbee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dbf2:	d1c4      	bne.n	800db7e <_printf_float+0xce>
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d1c2      	bne.n	800db7e <_printf_float+0xce>
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e7bf      	b.n	800db7c <_printf_float+0xcc>
 800dbfc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dc00:	d9db      	bls.n	800dbba <_printf_float+0x10a>
 800dc02:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800dc06:	d118      	bne.n	800dc3a <_printf_float+0x18a>
 800dc08:	2900      	cmp	r1, #0
 800dc0a:	6863      	ldr	r3, [r4, #4]
 800dc0c:	dd0b      	ble.n	800dc26 <_printf_float+0x176>
 800dc0e:	6121      	str	r1, [r4, #16]
 800dc10:	b913      	cbnz	r3, 800dc18 <_printf_float+0x168>
 800dc12:	6822      	ldr	r2, [r4, #0]
 800dc14:	07d0      	lsls	r0, r2, #31
 800dc16:	d502      	bpl.n	800dc1e <_printf_float+0x16e>
 800dc18:	3301      	adds	r3, #1
 800dc1a:	440b      	add	r3, r1
 800dc1c:	6123      	str	r3, [r4, #16]
 800dc1e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dc20:	f04f 0a00 	mov.w	sl, #0
 800dc24:	e7db      	b.n	800dbde <_printf_float+0x12e>
 800dc26:	b913      	cbnz	r3, 800dc2e <_printf_float+0x17e>
 800dc28:	6822      	ldr	r2, [r4, #0]
 800dc2a:	07d2      	lsls	r2, r2, #31
 800dc2c:	d501      	bpl.n	800dc32 <_printf_float+0x182>
 800dc2e:	3302      	adds	r3, #2
 800dc30:	e7f4      	b.n	800dc1c <_printf_float+0x16c>
 800dc32:	2301      	movs	r3, #1
 800dc34:	e7f2      	b.n	800dc1c <_printf_float+0x16c>
 800dc36:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800dc3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc3c:	4299      	cmp	r1, r3
 800dc3e:	db05      	blt.n	800dc4c <_printf_float+0x19c>
 800dc40:	6823      	ldr	r3, [r4, #0]
 800dc42:	6121      	str	r1, [r4, #16]
 800dc44:	07d8      	lsls	r0, r3, #31
 800dc46:	d5ea      	bpl.n	800dc1e <_printf_float+0x16e>
 800dc48:	1c4b      	adds	r3, r1, #1
 800dc4a:	e7e7      	b.n	800dc1c <_printf_float+0x16c>
 800dc4c:	2900      	cmp	r1, #0
 800dc4e:	bfd4      	ite	le
 800dc50:	f1c1 0202 	rsble	r2, r1, #2
 800dc54:	2201      	movgt	r2, #1
 800dc56:	4413      	add	r3, r2
 800dc58:	e7e0      	b.n	800dc1c <_printf_float+0x16c>
 800dc5a:	6823      	ldr	r3, [r4, #0]
 800dc5c:	055a      	lsls	r2, r3, #21
 800dc5e:	d407      	bmi.n	800dc70 <_printf_float+0x1c0>
 800dc60:	6923      	ldr	r3, [r4, #16]
 800dc62:	4642      	mov	r2, r8
 800dc64:	4631      	mov	r1, r6
 800dc66:	4628      	mov	r0, r5
 800dc68:	47b8      	blx	r7
 800dc6a:	3001      	adds	r0, #1
 800dc6c:	d12a      	bne.n	800dcc4 <_printf_float+0x214>
 800dc6e:	e76b      	b.n	800db48 <_printf_float+0x98>
 800dc70:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dc74:	f240 80e0 	bls.w	800de38 <_printf_float+0x388>
 800dc78:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800dc7c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dc80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc84:	d133      	bne.n	800dcee <_printf_float+0x23e>
 800dc86:	4a38      	ldr	r2, [pc, #224]	@ (800dd68 <_printf_float+0x2b8>)
 800dc88:	2301      	movs	r3, #1
 800dc8a:	4631      	mov	r1, r6
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b8      	blx	r7
 800dc90:	3001      	adds	r0, #1
 800dc92:	f43f af59 	beq.w	800db48 <_printf_float+0x98>
 800dc96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dc9a:	4543      	cmp	r3, r8
 800dc9c:	db02      	blt.n	800dca4 <_printf_float+0x1f4>
 800dc9e:	6823      	ldr	r3, [r4, #0]
 800dca0:	07d8      	lsls	r0, r3, #31
 800dca2:	d50f      	bpl.n	800dcc4 <_printf_float+0x214>
 800dca4:	9b05      	ldr	r3, [sp, #20]
 800dca6:	465a      	mov	r2, fp
 800dca8:	4631      	mov	r1, r6
 800dcaa:	4628      	mov	r0, r5
 800dcac:	47b8      	blx	r7
 800dcae:	3001      	adds	r0, #1
 800dcb0:	f43f af4a 	beq.w	800db48 <_printf_float+0x98>
 800dcb4:	f04f 0900 	mov.w	r9, #0
 800dcb8:	f108 38ff 	add.w	r8, r8, #4294967295
 800dcbc:	f104 0a1a 	add.w	sl, r4, #26
 800dcc0:	45c8      	cmp	r8, r9
 800dcc2:	dc09      	bgt.n	800dcd8 <_printf_float+0x228>
 800dcc4:	6823      	ldr	r3, [r4, #0]
 800dcc6:	079b      	lsls	r3, r3, #30
 800dcc8:	f100 8107 	bmi.w	800deda <_printf_float+0x42a>
 800dccc:	68e0      	ldr	r0, [r4, #12]
 800dcce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dcd0:	4298      	cmp	r0, r3
 800dcd2:	bfb8      	it	lt
 800dcd4:	4618      	movlt	r0, r3
 800dcd6:	e739      	b.n	800db4c <_printf_float+0x9c>
 800dcd8:	2301      	movs	r3, #1
 800dcda:	4652      	mov	r2, sl
 800dcdc:	4631      	mov	r1, r6
 800dcde:	4628      	mov	r0, r5
 800dce0:	47b8      	blx	r7
 800dce2:	3001      	adds	r0, #1
 800dce4:	f43f af30 	beq.w	800db48 <_printf_float+0x98>
 800dce8:	f109 0901 	add.w	r9, r9, #1
 800dcec:	e7e8      	b.n	800dcc0 <_printf_float+0x210>
 800dcee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	dc3b      	bgt.n	800dd6c <_printf_float+0x2bc>
 800dcf4:	4a1c      	ldr	r2, [pc, #112]	@ (800dd68 <_printf_float+0x2b8>)
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	4631      	mov	r1, r6
 800dcfa:	4628      	mov	r0, r5
 800dcfc:	47b8      	blx	r7
 800dcfe:	3001      	adds	r0, #1
 800dd00:	f43f af22 	beq.w	800db48 <_printf_float+0x98>
 800dd04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dd08:	ea59 0303 	orrs.w	r3, r9, r3
 800dd0c:	d102      	bne.n	800dd14 <_printf_float+0x264>
 800dd0e:	6823      	ldr	r3, [r4, #0]
 800dd10:	07d9      	lsls	r1, r3, #31
 800dd12:	d5d7      	bpl.n	800dcc4 <_printf_float+0x214>
 800dd14:	9b05      	ldr	r3, [sp, #20]
 800dd16:	465a      	mov	r2, fp
 800dd18:	4631      	mov	r1, r6
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	47b8      	blx	r7
 800dd1e:	3001      	adds	r0, #1
 800dd20:	f43f af12 	beq.w	800db48 <_printf_float+0x98>
 800dd24:	f04f 0a00 	mov.w	sl, #0
 800dd28:	f104 0b1a 	add.w	fp, r4, #26
 800dd2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd2e:	425b      	negs	r3, r3
 800dd30:	4553      	cmp	r3, sl
 800dd32:	dc01      	bgt.n	800dd38 <_printf_float+0x288>
 800dd34:	464b      	mov	r3, r9
 800dd36:	e794      	b.n	800dc62 <_printf_float+0x1b2>
 800dd38:	2301      	movs	r3, #1
 800dd3a:	465a      	mov	r2, fp
 800dd3c:	4631      	mov	r1, r6
 800dd3e:	4628      	mov	r0, r5
 800dd40:	47b8      	blx	r7
 800dd42:	3001      	adds	r0, #1
 800dd44:	f43f af00 	beq.w	800db48 <_printf_float+0x98>
 800dd48:	f10a 0a01 	add.w	sl, sl, #1
 800dd4c:	e7ee      	b.n	800dd2c <_printf_float+0x27c>
 800dd4e:	bf00      	nop
 800dd50:	ffffffff 	.word	0xffffffff
 800dd54:	7fefffff 	.word	0x7fefffff
 800dd58:	08012975 	.word	0x08012975
 800dd5c:	08012971 	.word	0x08012971
 800dd60:	0801297d 	.word	0x0801297d
 800dd64:	08012979 	.word	0x08012979
 800dd68:	08012981 	.word	0x08012981
 800dd6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd72:	4553      	cmp	r3, sl
 800dd74:	bfa8      	it	ge
 800dd76:	4653      	movge	r3, sl
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	4699      	mov	r9, r3
 800dd7c:	dc37      	bgt.n	800ddee <_printf_float+0x33e>
 800dd7e:	2300      	movs	r3, #0
 800dd80:	9307      	str	r3, [sp, #28]
 800dd82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd86:	f104 021a 	add.w	r2, r4, #26
 800dd8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd8c:	9907      	ldr	r1, [sp, #28]
 800dd8e:	9306      	str	r3, [sp, #24]
 800dd90:	eba3 0309 	sub.w	r3, r3, r9
 800dd94:	428b      	cmp	r3, r1
 800dd96:	dc31      	bgt.n	800ddfc <_printf_float+0x34c>
 800dd98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd9a:	459a      	cmp	sl, r3
 800dd9c:	dc3b      	bgt.n	800de16 <_printf_float+0x366>
 800dd9e:	6823      	ldr	r3, [r4, #0]
 800dda0:	07da      	lsls	r2, r3, #31
 800dda2:	d438      	bmi.n	800de16 <_printf_float+0x366>
 800dda4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dda6:	ebaa 0903 	sub.w	r9, sl, r3
 800ddaa:	9b06      	ldr	r3, [sp, #24]
 800ddac:	ebaa 0303 	sub.w	r3, sl, r3
 800ddb0:	4599      	cmp	r9, r3
 800ddb2:	bfa8      	it	ge
 800ddb4:	4699      	movge	r9, r3
 800ddb6:	f1b9 0f00 	cmp.w	r9, #0
 800ddba:	dc34      	bgt.n	800de26 <_printf_float+0x376>
 800ddbc:	f04f 0800 	mov.w	r8, #0
 800ddc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ddc4:	f104 0b1a 	add.w	fp, r4, #26
 800ddc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddca:	ebaa 0303 	sub.w	r3, sl, r3
 800ddce:	eba3 0309 	sub.w	r3, r3, r9
 800ddd2:	4543      	cmp	r3, r8
 800ddd4:	f77f af76 	ble.w	800dcc4 <_printf_float+0x214>
 800ddd8:	2301      	movs	r3, #1
 800ddda:	465a      	mov	r2, fp
 800dddc:	4631      	mov	r1, r6
 800ddde:	4628      	mov	r0, r5
 800dde0:	47b8      	blx	r7
 800dde2:	3001      	adds	r0, #1
 800dde4:	f43f aeb0 	beq.w	800db48 <_printf_float+0x98>
 800dde8:	f108 0801 	add.w	r8, r8, #1
 800ddec:	e7ec      	b.n	800ddc8 <_printf_float+0x318>
 800ddee:	4642      	mov	r2, r8
 800ddf0:	4631      	mov	r1, r6
 800ddf2:	4628      	mov	r0, r5
 800ddf4:	47b8      	blx	r7
 800ddf6:	3001      	adds	r0, #1
 800ddf8:	d1c1      	bne.n	800dd7e <_printf_float+0x2ce>
 800ddfa:	e6a5      	b.n	800db48 <_printf_float+0x98>
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	4631      	mov	r1, r6
 800de00:	4628      	mov	r0, r5
 800de02:	9206      	str	r2, [sp, #24]
 800de04:	47b8      	blx	r7
 800de06:	3001      	adds	r0, #1
 800de08:	f43f ae9e 	beq.w	800db48 <_printf_float+0x98>
 800de0c:	9b07      	ldr	r3, [sp, #28]
 800de0e:	9a06      	ldr	r2, [sp, #24]
 800de10:	3301      	adds	r3, #1
 800de12:	9307      	str	r3, [sp, #28]
 800de14:	e7b9      	b.n	800dd8a <_printf_float+0x2da>
 800de16:	9b05      	ldr	r3, [sp, #20]
 800de18:	465a      	mov	r2, fp
 800de1a:	4631      	mov	r1, r6
 800de1c:	4628      	mov	r0, r5
 800de1e:	47b8      	blx	r7
 800de20:	3001      	adds	r0, #1
 800de22:	d1bf      	bne.n	800dda4 <_printf_float+0x2f4>
 800de24:	e690      	b.n	800db48 <_printf_float+0x98>
 800de26:	9a06      	ldr	r2, [sp, #24]
 800de28:	464b      	mov	r3, r9
 800de2a:	4442      	add	r2, r8
 800de2c:	4631      	mov	r1, r6
 800de2e:	4628      	mov	r0, r5
 800de30:	47b8      	blx	r7
 800de32:	3001      	adds	r0, #1
 800de34:	d1c2      	bne.n	800ddbc <_printf_float+0x30c>
 800de36:	e687      	b.n	800db48 <_printf_float+0x98>
 800de38:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800de3c:	f1b9 0f01 	cmp.w	r9, #1
 800de40:	dc01      	bgt.n	800de46 <_printf_float+0x396>
 800de42:	07db      	lsls	r3, r3, #31
 800de44:	d536      	bpl.n	800deb4 <_printf_float+0x404>
 800de46:	2301      	movs	r3, #1
 800de48:	4642      	mov	r2, r8
 800de4a:	4631      	mov	r1, r6
 800de4c:	4628      	mov	r0, r5
 800de4e:	47b8      	blx	r7
 800de50:	3001      	adds	r0, #1
 800de52:	f43f ae79 	beq.w	800db48 <_printf_float+0x98>
 800de56:	9b05      	ldr	r3, [sp, #20]
 800de58:	465a      	mov	r2, fp
 800de5a:	4631      	mov	r1, r6
 800de5c:	4628      	mov	r0, r5
 800de5e:	47b8      	blx	r7
 800de60:	3001      	adds	r0, #1
 800de62:	f43f ae71 	beq.w	800db48 <_printf_float+0x98>
 800de66:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800de6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de72:	f109 39ff 	add.w	r9, r9, #4294967295
 800de76:	d018      	beq.n	800deaa <_printf_float+0x3fa>
 800de78:	464b      	mov	r3, r9
 800de7a:	f108 0201 	add.w	r2, r8, #1
 800de7e:	4631      	mov	r1, r6
 800de80:	4628      	mov	r0, r5
 800de82:	47b8      	blx	r7
 800de84:	3001      	adds	r0, #1
 800de86:	d10c      	bne.n	800dea2 <_printf_float+0x3f2>
 800de88:	e65e      	b.n	800db48 <_printf_float+0x98>
 800de8a:	2301      	movs	r3, #1
 800de8c:	465a      	mov	r2, fp
 800de8e:	4631      	mov	r1, r6
 800de90:	4628      	mov	r0, r5
 800de92:	47b8      	blx	r7
 800de94:	3001      	adds	r0, #1
 800de96:	f43f ae57 	beq.w	800db48 <_printf_float+0x98>
 800de9a:	f108 0801 	add.w	r8, r8, #1
 800de9e:	45c8      	cmp	r8, r9
 800dea0:	dbf3      	blt.n	800de8a <_printf_float+0x3da>
 800dea2:	4653      	mov	r3, sl
 800dea4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800dea8:	e6dc      	b.n	800dc64 <_printf_float+0x1b4>
 800deaa:	f04f 0800 	mov.w	r8, #0
 800deae:	f104 0b1a 	add.w	fp, r4, #26
 800deb2:	e7f4      	b.n	800de9e <_printf_float+0x3ee>
 800deb4:	2301      	movs	r3, #1
 800deb6:	4642      	mov	r2, r8
 800deb8:	e7e1      	b.n	800de7e <_printf_float+0x3ce>
 800deba:	2301      	movs	r3, #1
 800debc:	464a      	mov	r2, r9
 800debe:	4631      	mov	r1, r6
 800dec0:	4628      	mov	r0, r5
 800dec2:	47b8      	blx	r7
 800dec4:	3001      	adds	r0, #1
 800dec6:	f43f ae3f 	beq.w	800db48 <_printf_float+0x98>
 800deca:	f108 0801 	add.w	r8, r8, #1
 800dece:	68e3      	ldr	r3, [r4, #12]
 800ded0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ded2:	1a5b      	subs	r3, r3, r1
 800ded4:	4543      	cmp	r3, r8
 800ded6:	dcf0      	bgt.n	800deba <_printf_float+0x40a>
 800ded8:	e6f8      	b.n	800dccc <_printf_float+0x21c>
 800deda:	f04f 0800 	mov.w	r8, #0
 800dede:	f104 0919 	add.w	r9, r4, #25
 800dee2:	e7f4      	b.n	800dece <_printf_float+0x41e>

0800dee4 <_printf_common>:
 800dee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dee8:	4616      	mov	r6, r2
 800deea:	4698      	mov	r8, r3
 800deec:	688a      	ldr	r2, [r1, #8]
 800deee:	690b      	ldr	r3, [r1, #16]
 800def0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800def4:	4293      	cmp	r3, r2
 800def6:	bfb8      	it	lt
 800def8:	4613      	movlt	r3, r2
 800defa:	6033      	str	r3, [r6, #0]
 800defc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800df00:	4607      	mov	r7, r0
 800df02:	460c      	mov	r4, r1
 800df04:	b10a      	cbz	r2, 800df0a <_printf_common+0x26>
 800df06:	3301      	adds	r3, #1
 800df08:	6033      	str	r3, [r6, #0]
 800df0a:	6823      	ldr	r3, [r4, #0]
 800df0c:	0699      	lsls	r1, r3, #26
 800df0e:	bf42      	ittt	mi
 800df10:	6833      	ldrmi	r3, [r6, #0]
 800df12:	3302      	addmi	r3, #2
 800df14:	6033      	strmi	r3, [r6, #0]
 800df16:	6825      	ldr	r5, [r4, #0]
 800df18:	f015 0506 	ands.w	r5, r5, #6
 800df1c:	d106      	bne.n	800df2c <_printf_common+0x48>
 800df1e:	f104 0a19 	add.w	sl, r4, #25
 800df22:	68e3      	ldr	r3, [r4, #12]
 800df24:	6832      	ldr	r2, [r6, #0]
 800df26:	1a9b      	subs	r3, r3, r2
 800df28:	42ab      	cmp	r3, r5
 800df2a:	dc26      	bgt.n	800df7a <_printf_common+0x96>
 800df2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800df30:	6822      	ldr	r2, [r4, #0]
 800df32:	3b00      	subs	r3, #0
 800df34:	bf18      	it	ne
 800df36:	2301      	movne	r3, #1
 800df38:	0692      	lsls	r2, r2, #26
 800df3a:	d42b      	bmi.n	800df94 <_printf_common+0xb0>
 800df3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800df40:	4641      	mov	r1, r8
 800df42:	4638      	mov	r0, r7
 800df44:	47c8      	blx	r9
 800df46:	3001      	adds	r0, #1
 800df48:	d01e      	beq.n	800df88 <_printf_common+0xa4>
 800df4a:	6823      	ldr	r3, [r4, #0]
 800df4c:	6922      	ldr	r2, [r4, #16]
 800df4e:	f003 0306 	and.w	r3, r3, #6
 800df52:	2b04      	cmp	r3, #4
 800df54:	bf02      	ittt	eq
 800df56:	68e5      	ldreq	r5, [r4, #12]
 800df58:	6833      	ldreq	r3, [r6, #0]
 800df5a:	1aed      	subeq	r5, r5, r3
 800df5c:	68a3      	ldr	r3, [r4, #8]
 800df5e:	bf0c      	ite	eq
 800df60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df64:	2500      	movne	r5, #0
 800df66:	4293      	cmp	r3, r2
 800df68:	bfc4      	itt	gt
 800df6a:	1a9b      	subgt	r3, r3, r2
 800df6c:	18ed      	addgt	r5, r5, r3
 800df6e:	2600      	movs	r6, #0
 800df70:	341a      	adds	r4, #26
 800df72:	42b5      	cmp	r5, r6
 800df74:	d11a      	bne.n	800dfac <_printf_common+0xc8>
 800df76:	2000      	movs	r0, #0
 800df78:	e008      	b.n	800df8c <_printf_common+0xa8>
 800df7a:	2301      	movs	r3, #1
 800df7c:	4652      	mov	r2, sl
 800df7e:	4641      	mov	r1, r8
 800df80:	4638      	mov	r0, r7
 800df82:	47c8      	blx	r9
 800df84:	3001      	adds	r0, #1
 800df86:	d103      	bne.n	800df90 <_printf_common+0xac>
 800df88:	f04f 30ff 	mov.w	r0, #4294967295
 800df8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df90:	3501      	adds	r5, #1
 800df92:	e7c6      	b.n	800df22 <_printf_common+0x3e>
 800df94:	18e1      	adds	r1, r4, r3
 800df96:	1c5a      	adds	r2, r3, #1
 800df98:	2030      	movs	r0, #48	@ 0x30
 800df9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800df9e:	4422      	add	r2, r4
 800dfa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dfa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800dfa8:	3302      	adds	r3, #2
 800dfaa:	e7c7      	b.n	800df3c <_printf_common+0x58>
 800dfac:	2301      	movs	r3, #1
 800dfae:	4622      	mov	r2, r4
 800dfb0:	4641      	mov	r1, r8
 800dfb2:	4638      	mov	r0, r7
 800dfb4:	47c8      	blx	r9
 800dfb6:	3001      	adds	r0, #1
 800dfb8:	d0e6      	beq.n	800df88 <_printf_common+0xa4>
 800dfba:	3601      	adds	r6, #1
 800dfbc:	e7d9      	b.n	800df72 <_printf_common+0x8e>
	...

0800dfc0 <_printf_i>:
 800dfc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dfc4:	7e0f      	ldrb	r7, [r1, #24]
 800dfc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dfc8:	2f78      	cmp	r7, #120	@ 0x78
 800dfca:	4691      	mov	r9, r2
 800dfcc:	4680      	mov	r8, r0
 800dfce:	460c      	mov	r4, r1
 800dfd0:	469a      	mov	sl, r3
 800dfd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800dfd6:	d807      	bhi.n	800dfe8 <_printf_i+0x28>
 800dfd8:	2f62      	cmp	r7, #98	@ 0x62
 800dfda:	d80a      	bhi.n	800dff2 <_printf_i+0x32>
 800dfdc:	2f00      	cmp	r7, #0
 800dfde:	f000 80d1 	beq.w	800e184 <_printf_i+0x1c4>
 800dfe2:	2f58      	cmp	r7, #88	@ 0x58
 800dfe4:	f000 80b8 	beq.w	800e158 <_printf_i+0x198>
 800dfe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dfec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dff0:	e03a      	b.n	800e068 <_printf_i+0xa8>
 800dff2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dff6:	2b15      	cmp	r3, #21
 800dff8:	d8f6      	bhi.n	800dfe8 <_printf_i+0x28>
 800dffa:	a101      	add	r1, pc, #4	@ (adr r1, 800e000 <_printf_i+0x40>)
 800dffc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e000:	0800e059 	.word	0x0800e059
 800e004:	0800e06d 	.word	0x0800e06d
 800e008:	0800dfe9 	.word	0x0800dfe9
 800e00c:	0800dfe9 	.word	0x0800dfe9
 800e010:	0800dfe9 	.word	0x0800dfe9
 800e014:	0800dfe9 	.word	0x0800dfe9
 800e018:	0800e06d 	.word	0x0800e06d
 800e01c:	0800dfe9 	.word	0x0800dfe9
 800e020:	0800dfe9 	.word	0x0800dfe9
 800e024:	0800dfe9 	.word	0x0800dfe9
 800e028:	0800dfe9 	.word	0x0800dfe9
 800e02c:	0800e16b 	.word	0x0800e16b
 800e030:	0800e097 	.word	0x0800e097
 800e034:	0800e125 	.word	0x0800e125
 800e038:	0800dfe9 	.word	0x0800dfe9
 800e03c:	0800dfe9 	.word	0x0800dfe9
 800e040:	0800e18d 	.word	0x0800e18d
 800e044:	0800dfe9 	.word	0x0800dfe9
 800e048:	0800e097 	.word	0x0800e097
 800e04c:	0800dfe9 	.word	0x0800dfe9
 800e050:	0800dfe9 	.word	0x0800dfe9
 800e054:	0800e12d 	.word	0x0800e12d
 800e058:	6833      	ldr	r3, [r6, #0]
 800e05a:	1d1a      	adds	r2, r3, #4
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	6032      	str	r2, [r6, #0]
 800e060:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e064:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e068:	2301      	movs	r3, #1
 800e06a:	e09c      	b.n	800e1a6 <_printf_i+0x1e6>
 800e06c:	6833      	ldr	r3, [r6, #0]
 800e06e:	6820      	ldr	r0, [r4, #0]
 800e070:	1d19      	adds	r1, r3, #4
 800e072:	6031      	str	r1, [r6, #0]
 800e074:	0606      	lsls	r6, r0, #24
 800e076:	d501      	bpl.n	800e07c <_printf_i+0xbc>
 800e078:	681d      	ldr	r5, [r3, #0]
 800e07a:	e003      	b.n	800e084 <_printf_i+0xc4>
 800e07c:	0645      	lsls	r5, r0, #25
 800e07e:	d5fb      	bpl.n	800e078 <_printf_i+0xb8>
 800e080:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e084:	2d00      	cmp	r5, #0
 800e086:	da03      	bge.n	800e090 <_printf_i+0xd0>
 800e088:	232d      	movs	r3, #45	@ 0x2d
 800e08a:	426d      	negs	r5, r5
 800e08c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e090:	4858      	ldr	r0, [pc, #352]	@ (800e1f4 <_printf_i+0x234>)
 800e092:	230a      	movs	r3, #10
 800e094:	e011      	b.n	800e0ba <_printf_i+0xfa>
 800e096:	6821      	ldr	r1, [r4, #0]
 800e098:	6833      	ldr	r3, [r6, #0]
 800e09a:	0608      	lsls	r0, r1, #24
 800e09c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e0a0:	d402      	bmi.n	800e0a8 <_printf_i+0xe8>
 800e0a2:	0649      	lsls	r1, r1, #25
 800e0a4:	bf48      	it	mi
 800e0a6:	b2ad      	uxthmi	r5, r5
 800e0a8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e0aa:	4852      	ldr	r0, [pc, #328]	@ (800e1f4 <_printf_i+0x234>)
 800e0ac:	6033      	str	r3, [r6, #0]
 800e0ae:	bf14      	ite	ne
 800e0b0:	230a      	movne	r3, #10
 800e0b2:	2308      	moveq	r3, #8
 800e0b4:	2100      	movs	r1, #0
 800e0b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e0ba:	6866      	ldr	r6, [r4, #4]
 800e0bc:	60a6      	str	r6, [r4, #8]
 800e0be:	2e00      	cmp	r6, #0
 800e0c0:	db05      	blt.n	800e0ce <_printf_i+0x10e>
 800e0c2:	6821      	ldr	r1, [r4, #0]
 800e0c4:	432e      	orrs	r6, r5
 800e0c6:	f021 0104 	bic.w	r1, r1, #4
 800e0ca:	6021      	str	r1, [r4, #0]
 800e0cc:	d04b      	beq.n	800e166 <_printf_i+0x1a6>
 800e0ce:	4616      	mov	r6, r2
 800e0d0:	fbb5 f1f3 	udiv	r1, r5, r3
 800e0d4:	fb03 5711 	mls	r7, r3, r1, r5
 800e0d8:	5dc7      	ldrb	r7, [r0, r7]
 800e0da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e0de:	462f      	mov	r7, r5
 800e0e0:	42bb      	cmp	r3, r7
 800e0e2:	460d      	mov	r5, r1
 800e0e4:	d9f4      	bls.n	800e0d0 <_printf_i+0x110>
 800e0e6:	2b08      	cmp	r3, #8
 800e0e8:	d10b      	bne.n	800e102 <_printf_i+0x142>
 800e0ea:	6823      	ldr	r3, [r4, #0]
 800e0ec:	07df      	lsls	r7, r3, #31
 800e0ee:	d508      	bpl.n	800e102 <_printf_i+0x142>
 800e0f0:	6923      	ldr	r3, [r4, #16]
 800e0f2:	6861      	ldr	r1, [r4, #4]
 800e0f4:	4299      	cmp	r1, r3
 800e0f6:	bfde      	ittt	le
 800e0f8:	2330      	movle	r3, #48	@ 0x30
 800e0fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e102:	1b92      	subs	r2, r2, r6
 800e104:	6122      	str	r2, [r4, #16]
 800e106:	f8cd a000 	str.w	sl, [sp]
 800e10a:	464b      	mov	r3, r9
 800e10c:	aa03      	add	r2, sp, #12
 800e10e:	4621      	mov	r1, r4
 800e110:	4640      	mov	r0, r8
 800e112:	f7ff fee7 	bl	800dee4 <_printf_common>
 800e116:	3001      	adds	r0, #1
 800e118:	d14a      	bne.n	800e1b0 <_printf_i+0x1f0>
 800e11a:	f04f 30ff 	mov.w	r0, #4294967295
 800e11e:	b004      	add	sp, #16
 800e120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e124:	6823      	ldr	r3, [r4, #0]
 800e126:	f043 0320 	orr.w	r3, r3, #32
 800e12a:	6023      	str	r3, [r4, #0]
 800e12c:	4832      	ldr	r0, [pc, #200]	@ (800e1f8 <_printf_i+0x238>)
 800e12e:	2778      	movs	r7, #120	@ 0x78
 800e130:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e134:	6823      	ldr	r3, [r4, #0]
 800e136:	6831      	ldr	r1, [r6, #0]
 800e138:	061f      	lsls	r7, r3, #24
 800e13a:	f851 5b04 	ldr.w	r5, [r1], #4
 800e13e:	d402      	bmi.n	800e146 <_printf_i+0x186>
 800e140:	065f      	lsls	r7, r3, #25
 800e142:	bf48      	it	mi
 800e144:	b2ad      	uxthmi	r5, r5
 800e146:	6031      	str	r1, [r6, #0]
 800e148:	07d9      	lsls	r1, r3, #31
 800e14a:	bf44      	itt	mi
 800e14c:	f043 0320 	orrmi.w	r3, r3, #32
 800e150:	6023      	strmi	r3, [r4, #0]
 800e152:	b11d      	cbz	r5, 800e15c <_printf_i+0x19c>
 800e154:	2310      	movs	r3, #16
 800e156:	e7ad      	b.n	800e0b4 <_printf_i+0xf4>
 800e158:	4826      	ldr	r0, [pc, #152]	@ (800e1f4 <_printf_i+0x234>)
 800e15a:	e7e9      	b.n	800e130 <_printf_i+0x170>
 800e15c:	6823      	ldr	r3, [r4, #0]
 800e15e:	f023 0320 	bic.w	r3, r3, #32
 800e162:	6023      	str	r3, [r4, #0]
 800e164:	e7f6      	b.n	800e154 <_printf_i+0x194>
 800e166:	4616      	mov	r6, r2
 800e168:	e7bd      	b.n	800e0e6 <_printf_i+0x126>
 800e16a:	6833      	ldr	r3, [r6, #0]
 800e16c:	6825      	ldr	r5, [r4, #0]
 800e16e:	6961      	ldr	r1, [r4, #20]
 800e170:	1d18      	adds	r0, r3, #4
 800e172:	6030      	str	r0, [r6, #0]
 800e174:	062e      	lsls	r6, r5, #24
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	d501      	bpl.n	800e17e <_printf_i+0x1be>
 800e17a:	6019      	str	r1, [r3, #0]
 800e17c:	e002      	b.n	800e184 <_printf_i+0x1c4>
 800e17e:	0668      	lsls	r0, r5, #25
 800e180:	d5fb      	bpl.n	800e17a <_printf_i+0x1ba>
 800e182:	8019      	strh	r1, [r3, #0]
 800e184:	2300      	movs	r3, #0
 800e186:	6123      	str	r3, [r4, #16]
 800e188:	4616      	mov	r6, r2
 800e18a:	e7bc      	b.n	800e106 <_printf_i+0x146>
 800e18c:	6833      	ldr	r3, [r6, #0]
 800e18e:	1d1a      	adds	r2, r3, #4
 800e190:	6032      	str	r2, [r6, #0]
 800e192:	681e      	ldr	r6, [r3, #0]
 800e194:	6862      	ldr	r2, [r4, #4]
 800e196:	2100      	movs	r1, #0
 800e198:	4630      	mov	r0, r6
 800e19a:	f7f2 f861 	bl	8000260 <memchr>
 800e19e:	b108      	cbz	r0, 800e1a4 <_printf_i+0x1e4>
 800e1a0:	1b80      	subs	r0, r0, r6
 800e1a2:	6060      	str	r0, [r4, #4]
 800e1a4:	6863      	ldr	r3, [r4, #4]
 800e1a6:	6123      	str	r3, [r4, #16]
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1ae:	e7aa      	b.n	800e106 <_printf_i+0x146>
 800e1b0:	6923      	ldr	r3, [r4, #16]
 800e1b2:	4632      	mov	r2, r6
 800e1b4:	4649      	mov	r1, r9
 800e1b6:	4640      	mov	r0, r8
 800e1b8:	47d0      	blx	sl
 800e1ba:	3001      	adds	r0, #1
 800e1bc:	d0ad      	beq.n	800e11a <_printf_i+0x15a>
 800e1be:	6823      	ldr	r3, [r4, #0]
 800e1c0:	079b      	lsls	r3, r3, #30
 800e1c2:	d413      	bmi.n	800e1ec <_printf_i+0x22c>
 800e1c4:	68e0      	ldr	r0, [r4, #12]
 800e1c6:	9b03      	ldr	r3, [sp, #12]
 800e1c8:	4298      	cmp	r0, r3
 800e1ca:	bfb8      	it	lt
 800e1cc:	4618      	movlt	r0, r3
 800e1ce:	e7a6      	b.n	800e11e <_printf_i+0x15e>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	4632      	mov	r2, r6
 800e1d4:	4649      	mov	r1, r9
 800e1d6:	4640      	mov	r0, r8
 800e1d8:	47d0      	blx	sl
 800e1da:	3001      	adds	r0, #1
 800e1dc:	d09d      	beq.n	800e11a <_printf_i+0x15a>
 800e1de:	3501      	adds	r5, #1
 800e1e0:	68e3      	ldr	r3, [r4, #12]
 800e1e2:	9903      	ldr	r1, [sp, #12]
 800e1e4:	1a5b      	subs	r3, r3, r1
 800e1e6:	42ab      	cmp	r3, r5
 800e1e8:	dcf2      	bgt.n	800e1d0 <_printf_i+0x210>
 800e1ea:	e7eb      	b.n	800e1c4 <_printf_i+0x204>
 800e1ec:	2500      	movs	r5, #0
 800e1ee:	f104 0619 	add.w	r6, r4, #25
 800e1f2:	e7f5      	b.n	800e1e0 <_printf_i+0x220>
 800e1f4:	08012983 	.word	0x08012983
 800e1f8:	08012994 	.word	0x08012994

0800e1fc <_scanf_float>:
 800e1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e200:	b087      	sub	sp, #28
 800e202:	4691      	mov	r9, r2
 800e204:	9303      	str	r3, [sp, #12]
 800e206:	688b      	ldr	r3, [r1, #8]
 800e208:	1e5a      	subs	r2, r3, #1
 800e20a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e20e:	bf81      	itttt	hi
 800e210:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e214:	eb03 0b05 	addhi.w	fp, r3, r5
 800e218:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e21c:	608b      	strhi	r3, [r1, #8]
 800e21e:	680b      	ldr	r3, [r1, #0]
 800e220:	460a      	mov	r2, r1
 800e222:	f04f 0500 	mov.w	r5, #0
 800e226:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e22a:	f842 3b1c 	str.w	r3, [r2], #28
 800e22e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e232:	4680      	mov	r8, r0
 800e234:	460c      	mov	r4, r1
 800e236:	bf98      	it	ls
 800e238:	f04f 0b00 	movls.w	fp, #0
 800e23c:	9201      	str	r2, [sp, #4]
 800e23e:	4616      	mov	r6, r2
 800e240:	46aa      	mov	sl, r5
 800e242:	462f      	mov	r7, r5
 800e244:	9502      	str	r5, [sp, #8]
 800e246:	68a2      	ldr	r2, [r4, #8]
 800e248:	b15a      	cbz	r2, 800e262 <_scanf_float+0x66>
 800e24a:	f8d9 3000 	ldr.w	r3, [r9]
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	2b4e      	cmp	r3, #78	@ 0x4e
 800e252:	d863      	bhi.n	800e31c <_scanf_float+0x120>
 800e254:	2b40      	cmp	r3, #64	@ 0x40
 800e256:	d83b      	bhi.n	800e2d0 <_scanf_float+0xd4>
 800e258:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e25c:	b2c8      	uxtb	r0, r1
 800e25e:	280e      	cmp	r0, #14
 800e260:	d939      	bls.n	800e2d6 <_scanf_float+0xda>
 800e262:	b11f      	cbz	r7, 800e26c <_scanf_float+0x70>
 800e264:	6823      	ldr	r3, [r4, #0]
 800e266:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e26a:	6023      	str	r3, [r4, #0]
 800e26c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e270:	f1ba 0f01 	cmp.w	sl, #1
 800e274:	f200 8114 	bhi.w	800e4a0 <_scanf_float+0x2a4>
 800e278:	9b01      	ldr	r3, [sp, #4]
 800e27a:	429e      	cmp	r6, r3
 800e27c:	f200 8105 	bhi.w	800e48a <_scanf_float+0x28e>
 800e280:	2001      	movs	r0, #1
 800e282:	b007      	add	sp, #28
 800e284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e288:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e28c:	2a0d      	cmp	r2, #13
 800e28e:	d8e8      	bhi.n	800e262 <_scanf_float+0x66>
 800e290:	a101      	add	r1, pc, #4	@ (adr r1, 800e298 <_scanf_float+0x9c>)
 800e292:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e296:	bf00      	nop
 800e298:	0800e3e1 	.word	0x0800e3e1
 800e29c:	0800e263 	.word	0x0800e263
 800e2a0:	0800e263 	.word	0x0800e263
 800e2a4:	0800e263 	.word	0x0800e263
 800e2a8:	0800e43d 	.word	0x0800e43d
 800e2ac:	0800e417 	.word	0x0800e417
 800e2b0:	0800e263 	.word	0x0800e263
 800e2b4:	0800e263 	.word	0x0800e263
 800e2b8:	0800e3ef 	.word	0x0800e3ef
 800e2bc:	0800e263 	.word	0x0800e263
 800e2c0:	0800e263 	.word	0x0800e263
 800e2c4:	0800e263 	.word	0x0800e263
 800e2c8:	0800e263 	.word	0x0800e263
 800e2cc:	0800e3ab 	.word	0x0800e3ab
 800e2d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e2d4:	e7da      	b.n	800e28c <_scanf_float+0x90>
 800e2d6:	290e      	cmp	r1, #14
 800e2d8:	d8c3      	bhi.n	800e262 <_scanf_float+0x66>
 800e2da:	a001      	add	r0, pc, #4	@ (adr r0, 800e2e0 <_scanf_float+0xe4>)
 800e2dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e2e0:	0800e39b 	.word	0x0800e39b
 800e2e4:	0800e263 	.word	0x0800e263
 800e2e8:	0800e39b 	.word	0x0800e39b
 800e2ec:	0800e42b 	.word	0x0800e42b
 800e2f0:	0800e263 	.word	0x0800e263
 800e2f4:	0800e33d 	.word	0x0800e33d
 800e2f8:	0800e381 	.word	0x0800e381
 800e2fc:	0800e381 	.word	0x0800e381
 800e300:	0800e381 	.word	0x0800e381
 800e304:	0800e381 	.word	0x0800e381
 800e308:	0800e381 	.word	0x0800e381
 800e30c:	0800e381 	.word	0x0800e381
 800e310:	0800e381 	.word	0x0800e381
 800e314:	0800e381 	.word	0x0800e381
 800e318:	0800e381 	.word	0x0800e381
 800e31c:	2b6e      	cmp	r3, #110	@ 0x6e
 800e31e:	d809      	bhi.n	800e334 <_scanf_float+0x138>
 800e320:	2b60      	cmp	r3, #96	@ 0x60
 800e322:	d8b1      	bhi.n	800e288 <_scanf_float+0x8c>
 800e324:	2b54      	cmp	r3, #84	@ 0x54
 800e326:	d07b      	beq.n	800e420 <_scanf_float+0x224>
 800e328:	2b59      	cmp	r3, #89	@ 0x59
 800e32a:	d19a      	bne.n	800e262 <_scanf_float+0x66>
 800e32c:	2d07      	cmp	r5, #7
 800e32e:	d198      	bne.n	800e262 <_scanf_float+0x66>
 800e330:	2508      	movs	r5, #8
 800e332:	e02f      	b.n	800e394 <_scanf_float+0x198>
 800e334:	2b74      	cmp	r3, #116	@ 0x74
 800e336:	d073      	beq.n	800e420 <_scanf_float+0x224>
 800e338:	2b79      	cmp	r3, #121	@ 0x79
 800e33a:	e7f6      	b.n	800e32a <_scanf_float+0x12e>
 800e33c:	6821      	ldr	r1, [r4, #0]
 800e33e:	05c8      	lsls	r0, r1, #23
 800e340:	d51e      	bpl.n	800e380 <_scanf_float+0x184>
 800e342:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e346:	6021      	str	r1, [r4, #0]
 800e348:	3701      	adds	r7, #1
 800e34a:	f1bb 0f00 	cmp.w	fp, #0
 800e34e:	d003      	beq.n	800e358 <_scanf_float+0x15c>
 800e350:	3201      	adds	r2, #1
 800e352:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e356:	60a2      	str	r2, [r4, #8]
 800e358:	68a3      	ldr	r3, [r4, #8]
 800e35a:	3b01      	subs	r3, #1
 800e35c:	60a3      	str	r3, [r4, #8]
 800e35e:	6923      	ldr	r3, [r4, #16]
 800e360:	3301      	adds	r3, #1
 800e362:	6123      	str	r3, [r4, #16]
 800e364:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e368:	3b01      	subs	r3, #1
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	f8c9 3004 	str.w	r3, [r9, #4]
 800e370:	f340 8082 	ble.w	800e478 <_scanf_float+0x27c>
 800e374:	f8d9 3000 	ldr.w	r3, [r9]
 800e378:	3301      	adds	r3, #1
 800e37a:	f8c9 3000 	str.w	r3, [r9]
 800e37e:	e762      	b.n	800e246 <_scanf_float+0x4a>
 800e380:	eb1a 0105 	adds.w	r1, sl, r5
 800e384:	f47f af6d 	bne.w	800e262 <_scanf_float+0x66>
 800e388:	6822      	ldr	r2, [r4, #0]
 800e38a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e38e:	6022      	str	r2, [r4, #0]
 800e390:	460d      	mov	r5, r1
 800e392:	468a      	mov	sl, r1
 800e394:	f806 3b01 	strb.w	r3, [r6], #1
 800e398:	e7de      	b.n	800e358 <_scanf_float+0x15c>
 800e39a:	6822      	ldr	r2, [r4, #0]
 800e39c:	0610      	lsls	r0, r2, #24
 800e39e:	f57f af60 	bpl.w	800e262 <_scanf_float+0x66>
 800e3a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e3a6:	6022      	str	r2, [r4, #0]
 800e3a8:	e7f4      	b.n	800e394 <_scanf_float+0x198>
 800e3aa:	f1ba 0f00 	cmp.w	sl, #0
 800e3ae:	d10c      	bne.n	800e3ca <_scanf_float+0x1ce>
 800e3b0:	b977      	cbnz	r7, 800e3d0 <_scanf_float+0x1d4>
 800e3b2:	6822      	ldr	r2, [r4, #0]
 800e3b4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e3b8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e3bc:	d108      	bne.n	800e3d0 <_scanf_float+0x1d4>
 800e3be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e3c2:	6022      	str	r2, [r4, #0]
 800e3c4:	f04f 0a01 	mov.w	sl, #1
 800e3c8:	e7e4      	b.n	800e394 <_scanf_float+0x198>
 800e3ca:	f1ba 0f02 	cmp.w	sl, #2
 800e3ce:	d050      	beq.n	800e472 <_scanf_float+0x276>
 800e3d0:	2d01      	cmp	r5, #1
 800e3d2:	d002      	beq.n	800e3da <_scanf_float+0x1de>
 800e3d4:	2d04      	cmp	r5, #4
 800e3d6:	f47f af44 	bne.w	800e262 <_scanf_float+0x66>
 800e3da:	3501      	adds	r5, #1
 800e3dc:	b2ed      	uxtb	r5, r5
 800e3de:	e7d9      	b.n	800e394 <_scanf_float+0x198>
 800e3e0:	f1ba 0f01 	cmp.w	sl, #1
 800e3e4:	f47f af3d 	bne.w	800e262 <_scanf_float+0x66>
 800e3e8:	f04f 0a02 	mov.w	sl, #2
 800e3ec:	e7d2      	b.n	800e394 <_scanf_float+0x198>
 800e3ee:	b975      	cbnz	r5, 800e40e <_scanf_float+0x212>
 800e3f0:	2f00      	cmp	r7, #0
 800e3f2:	f47f af37 	bne.w	800e264 <_scanf_float+0x68>
 800e3f6:	6822      	ldr	r2, [r4, #0]
 800e3f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e3fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e400:	f040 80fc 	bne.w	800e5fc <_scanf_float+0x400>
 800e404:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e408:	6022      	str	r2, [r4, #0]
 800e40a:	2501      	movs	r5, #1
 800e40c:	e7c2      	b.n	800e394 <_scanf_float+0x198>
 800e40e:	2d03      	cmp	r5, #3
 800e410:	d0e3      	beq.n	800e3da <_scanf_float+0x1de>
 800e412:	2d05      	cmp	r5, #5
 800e414:	e7df      	b.n	800e3d6 <_scanf_float+0x1da>
 800e416:	2d02      	cmp	r5, #2
 800e418:	f47f af23 	bne.w	800e262 <_scanf_float+0x66>
 800e41c:	2503      	movs	r5, #3
 800e41e:	e7b9      	b.n	800e394 <_scanf_float+0x198>
 800e420:	2d06      	cmp	r5, #6
 800e422:	f47f af1e 	bne.w	800e262 <_scanf_float+0x66>
 800e426:	2507      	movs	r5, #7
 800e428:	e7b4      	b.n	800e394 <_scanf_float+0x198>
 800e42a:	6822      	ldr	r2, [r4, #0]
 800e42c:	0591      	lsls	r1, r2, #22
 800e42e:	f57f af18 	bpl.w	800e262 <_scanf_float+0x66>
 800e432:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e436:	6022      	str	r2, [r4, #0]
 800e438:	9702      	str	r7, [sp, #8]
 800e43a:	e7ab      	b.n	800e394 <_scanf_float+0x198>
 800e43c:	6822      	ldr	r2, [r4, #0]
 800e43e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e442:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e446:	d005      	beq.n	800e454 <_scanf_float+0x258>
 800e448:	0550      	lsls	r0, r2, #21
 800e44a:	f57f af0a 	bpl.w	800e262 <_scanf_float+0x66>
 800e44e:	2f00      	cmp	r7, #0
 800e450:	f000 80d4 	beq.w	800e5fc <_scanf_float+0x400>
 800e454:	0591      	lsls	r1, r2, #22
 800e456:	bf58      	it	pl
 800e458:	9902      	ldrpl	r1, [sp, #8]
 800e45a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e45e:	bf58      	it	pl
 800e460:	1a79      	subpl	r1, r7, r1
 800e462:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e466:	bf58      	it	pl
 800e468:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e46c:	6022      	str	r2, [r4, #0]
 800e46e:	2700      	movs	r7, #0
 800e470:	e790      	b.n	800e394 <_scanf_float+0x198>
 800e472:	f04f 0a03 	mov.w	sl, #3
 800e476:	e78d      	b.n	800e394 <_scanf_float+0x198>
 800e478:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e47c:	4649      	mov	r1, r9
 800e47e:	4640      	mov	r0, r8
 800e480:	4798      	blx	r3
 800e482:	2800      	cmp	r0, #0
 800e484:	f43f aedf 	beq.w	800e246 <_scanf_float+0x4a>
 800e488:	e6eb      	b.n	800e262 <_scanf_float+0x66>
 800e48a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e48e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e492:	464a      	mov	r2, r9
 800e494:	4640      	mov	r0, r8
 800e496:	4798      	blx	r3
 800e498:	6923      	ldr	r3, [r4, #16]
 800e49a:	3b01      	subs	r3, #1
 800e49c:	6123      	str	r3, [r4, #16]
 800e49e:	e6eb      	b.n	800e278 <_scanf_float+0x7c>
 800e4a0:	1e6b      	subs	r3, r5, #1
 800e4a2:	2b06      	cmp	r3, #6
 800e4a4:	d824      	bhi.n	800e4f0 <_scanf_float+0x2f4>
 800e4a6:	2d02      	cmp	r5, #2
 800e4a8:	d836      	bhi.n	800e518 <_scanf_float+0x31c>
 800e4aa:	9b01      	ldr	r3, [sp, #4]
 800e4ac:	429e      	cmp	r6, r3
 800e4ae:	f67f aee7 	bls.w	800e280 <_scanf_float+0x84>
 800e4b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e4ba:	464a      	mov	r2, r9
 800e4bc:	4640      	mov	r0, r8
 800e4be:	4798      	blx	r3
 800e4c0:	6923      	ldr	r3, [r4, #16]
 800e4c2:	3b01      	subs	r3, #1
 800e4c4:	6123      	str	r3, [r4, #16]
 800e4c6:	e7f0      	b.n	800e4aa <_scanf_float+0x2ae>
 800e4c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4cc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e4d0:	464a      	mov	r2, r9
 800e4d2:	4640      	mov	r0, r8
 800e4d4:	4798      	blx	r3
 800e4d6:	6923      	ldr	r3, [r4, #16]
 800e4d8:	3b01      	subs	r3, #1
 800e4da:	6123      	str	r3, [r4, #16]
 800e4dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4e0:	fa5f fa8a 	uxtb.w	sl, sl
 800e4e4:	f1ba 0f02 	cmp.w	sl, #2
 800e4e8:	d1ee      	bne.n	800e4c8 <_scanf_float+0x2cc>
 800e4ea:	3d03      	subs	r5, #3
 800e4ec:	b2ed      	uxtb	r5, r5
 800e4ee:	1b76      	subs	r6, r6, r5
 800e4f0:	6823      	ldr	r3, [r4, #0]
 800e4f2:	05da      	lsls	r2, r3, #23
 800e4f4:	d530      	bpl.n	800e558 <_scanf_float+0x35c>
 800e4f6:	055b      	lsls	r3, r3, #21
 800e4f8:	d511      	bpl.n	800e51e <_scanf_float+0x322>
 800e4fa:	9b01      	ldr	r3, [sp, #4]
 800e4fc:	429e      	cmp	r6, r3
 800e4fe:	f67f aebf 	bls.w	800e280 <_scanf_float+0x84>
 800e502:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e506:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e50a:	464a      	mov	r2, r9
 800e50c:	4640      	mov	r0, r8
 800e50e:	4798      	blx	r3
 800e510:	6923      	ldr	r3, [r4, #16]
 800e512:	3b01      	subs	r3, #1
 800e514:	6123      	str	r3, [r4, #16]
 800e516:	e7f0      	b.n	800e4fa <_scanf_float+0x2fe>
 800e518:	46aa      	mov	sl, r5
 800e51a:	46b3      	mov	fp, r6
 800e51c:	e7de      	b.n	800e4dc <_scanf_float+0x2e0>
 800e51e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e522:	6923      	ldr	r3, [r4, #16]
 800e524:	2965      	cmp	r1, #101	@ 0x65
 800e526:	f103 33ff 	add.w	r3, r3, #4294967295
 800e52a:	f106 35ff 	add.w	r5, r6, #4294967295
 800e52e:	6123      	str	r3, [r4, #16]
 800e530:	d00c      	beq.n	800e54c <_scanf_float+0x350>
 800e532:	2945      	cmp	r1, #69	@ 0x45
 800e534:	d00a      	beq.n	800e54c <_scanf_float+0x350>
 800e536:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e53a:	464a      	mov	r2, r9
 800e53c:	4640      	mov	r0, r8
 800e53e:	4798      	blx	r3
 800e540:	6923      	ldr	r3, [r4, #16]
 800e542:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e546:	3b01      	subs	r3, #1
 800e548:	1eb5      	subs	r5, r6, #2
 800e54a:	6123      	str	r3, [r4, #16]
 800e54c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e550:	464a      	mov	r2, r9
 800e552:	4640      	mov	r0, r8
 800e554:	4798      	blx	r3
 800e556:	462e      	mov	r6, r5
 800e558:	6822      	ldr	r2, [r4, #0]
 800e55a:	f012 0210 	ands.w	r2, r2, #16
 800e55e:	d001      	beq.n	800e564 <_scanf_float+0x368>
 800e560:	2000      	movs	r0, #0
 800e562:	e68e      	b.n	800e282 <_scanf_float+0x86>
 800e564:	7032      	strb	r2, [r6, #0]
 800e566:	6823      	ldr	r3, [r4, #0]
 800e568:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e56c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e570:	d123      	bne.n	800e5ba <_scanf_float+0x3be>
 800e572:	9b02      	ldr	r3, [sp, #8]
 800e574:	429f      	cmp	r7, r3
 800e576:	d00a      	beq.n	800e58e <_scanf_float+0x392>
 800e578:	1bda      	subs	r2, r3, r7
 800e57a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e57e:	429e      	cmp	r6, r3
 800e580:	bf28      	it	cs
 800e582:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e586:	491e      	ldr	r1, [pc, #120]	@ (800e600 <_scanf_float+0x404>)
 800e588:	4630      	mov	r0, r6
 800e58a:	f000 f935 	bl	800e7f8 <siprintf>
 800e58e:	9901      	ldr	r1, [sp, #4]
 800e590:	2200      	movs	r2, #0
 800e592:	4640      	mov	r0, r8
 800e594:	f002 fbfa 	bl	8010d8c <_strtod_r>
 800e598:	9b03      	ldr	r3, [sp, #12]
 800e59a:	6821      	ldr	r1, [r4, #0]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	f011 0f02 	tst.w	r1, #2
 800e5a2:	f103 0204 	add.w	r2, r3, #4
 800e5a6:	d015      	beq.n	800e5d4 <_scanf_float+0x3d8>
 800e5a8:	9903      	ldr	r1, [sp, #12]
 800e5aa:	600a      	str	r2, [r1, #0]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	ed83 0b00 	vstr	d0, [r3]
 800e5b2:	68e3      	ldr	r3, [r4, #12]
 800e5b4:	3301      	adds	r3, #1
 800e5b6:	60e3      	str	r3, [r4, #12]
 800e5b8:	e7d2      	b.n	800e560 <_scanf_float+0x364>
 800e5ba:	9b04      	ldr	r3, [sp, #16]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d0e6      	beq.n	800e58e <_scanf_float+0x392>
 800e5c0:	9905      	ldr	r1, [sp, #20]
 800e5c2:	230a      	movs	r3, #10
 800e5c4:	3101      	adds	r1, #1
 800e5c6:	4640      	mov	r0, r8
 800e5c8:	f002 fc60 	bl	8010e8c <_strtol_r>
 800e5cc:	9b04      	ldr	r3, [sp, #16]
 800e5ce:	9e05      	ldr	r6, [sp, #20]
 800e5d0:	1ac2      	subs	r2, r0, r3
 800e5d2:	e7d2      	b.n	800e57a <_scanf_float+0x37e>
 800e5d4:	f011 0f04 	tst.w	r1, #4
 800e5d8:	9903      	ldr	r1, [sp, #12]
 800e5da:	600a      	str	r2, [r1, #0]
 800e5dc:	d1e6      	bne.n	800e5ac <_scanf_float+0x3b0>
 800e5de:	eeb4 0b40 	vcmp.f64	d0, d0
 800e5e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5e6:	681d      	ldr	r5, [r3, #0]
 800e5e8:	d705      	bvc.n	800e5f6 <_scanf_float+0x3fa>
 800e5ea:	4806      	ldr	r0, [pc, #24]	@ (800e604 <_scanf_float+0x408>)
 800e5ec:	f000 fa86 	bl	800eafc <nanf>
 800e5f0:	ed85 0a00 	vstr	s0, [r5]
 800e5f4:	e7dd      	b.n	800e5b2 <_scanf_float+0x3b6>
 800e5f6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e5fa:	e7f9      	b.n	800e5f0 <_scanf_float+0x3f4>
 800e5fc:	2700      	movs	r7, #0
 800e5fe:	e635      	b.n	800e26c <_scanf_float+0x70>
 800e600:	080129a5 	.word	0x080129a5
 800e604:	08012ae6 	.word	0x08012ae6

0800e608 <std>:
 800e608:	2300      	movs	r3, #0
 800e60a:	b510      	push	{r4, lr}
 800e60c:	4604      	mov	r4, r0
 800e60e:	e9c0 3300 	strd	r3, r3, [r0]
 800e612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e616:	6083      	str	r3, [r0, #8]
 800e618:	8181      	strh	r1, [r0, #12]
 800e61a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e61c:	81c2      	strh	r2, [r0, #14]
 800e61e:	6183      	str	r3, [r0, #24]
 800e620:	4619      	mov	r1, r3
 800e622:	2208      	movs	r2, #8
 800e624:	305c      	adds	r0, #92	@ 0x5c
 800e626:	f000 f989 	bl	800e93c <memset>
 800e62a:	4b0d      	ldr	r3, [pc, #52]	@ (800e660 <std+0x58>)
 800e62c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e62e:	4b0d      	ldr	r3, [pc, #52]	@ (800e664 <std+0x5c>)
 800e630:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e632:	4b0d      	ldr	r3, [pc, #52]	@ (800e668 <std+0x60>)
 800e634:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e636:	4b0d      	ldr	r3, [pc, #52]	@ (800e66c <std+0x64>)
 800e638:	6323      	str	r3, [r4, #48]	@ 0x30
 800e63a:	4b0d      	ldr	r3, [pc, #52]	@ (800e670 <std+0x68>)
 800e63c:	6224      	str	r4, [r4, #32]
 800e63e:	429c      	cmp	r4, r3
 800e640:	d006      	beq.n	800e650 <std+0x48>
 800e642:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e646:	4294      	cmp	r4, r2
 800e648:	d002      	beq.n	800e650 <std+0x48>
 800e64a:	33d0      	adds	r3, #208	@ 0xd0
 800e64c:	429c      	cmp	r4, r3
 800e64e:	d105      	bne.n	800e65c <std+0x54>
 800e650:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e658:	f000 ba36 	b.w	800eac8 <__retarget_lock_init_recursive>
 800e65c:	bd10      	pop	{r4, pc}
 800e65e:	bf00      	nop
 800e660:	0800e83d 	.word	0x0800e83d
 800e664:	0800e85f 	.word	0x0800e85f
 800e668:	0800e897 	.word	0x0800e897
 800e66c:	0800e8bb 	.word	0x0800e8bb
 800e670:	20001430 	.word	0x20001430

0800e674 <stdio_exit_handler>:
 800e674:	4a02      	ldr	r2, [pc, #8]	@ (800e680 <stdio_exit_handler+0xc>)
 800e676:	4903      	ldr	r1, [pc, #12]	@ (800e684 <stdio_exit_handler+0x10>)
 800e678:	4803      	ldr	r0, [pc, #12]	@ (800e688 <stdio_exit_handler+0x14>)
 800e67a:	f000 b869 	b.w	800e750 <_fwalk_sglue>
 800e67e:	bf00      	nop
 800e680:	200002e8 	.word	0x200002e8
 800e684:	08011249 	.word	0x08011249
 800e688:	200002f8 	.word	0x200002f8

0800e68c <cleanup_stdio>:
 800e68c:	6841      	ldr	r1, [r0, #4]
 800e68e:	4b0c      	ldr	r3, [pc, #48]	@ (800e6c0 <cleanup_stdio+0x34>)
 800e690:	4299      	cmp	r1, r3
 800e692:	b510      	push	{r4, lr}
 800e694:	4604      	mov	r4, r0
 800e696:	d001      	beq.n	800e69c <cleanup_stdio+0x10>
 800e698:	f002 fdd6 	bl	8011248 <_fflush_r>
 800e69c:	68a1      	ldr	r1, [r4, #8]
 800e69e:	4b09      	ldr	r3, [pc, #36]	@ (800e6c4 <cleanup_stdio+0x38>)
 800e6a0:	4299      	cmp	r1, r3
 800e6a2:	d002      	beq.n	800e6aa <cleanup_stdio+0x1e>
 800e6a4:	4620      	mov	r0, r4
 800e6a6:	f002 fdcf 	bl	8011248 <_fflush_r>
 800e6aa:	68e1      	ldr	r1, [r4, #12]
 800e6ac:	4b06      	ldr	r3, [pc, #24]	@ (800e6c8 <cleanup_stdio+0x3c>)
 800e6ae:	4299      	cmp	r1, r3
 800e6b0:	d004      	beq.n	800e6bc <cleanup_stdio+0x30>
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6b8:	f002 bdc6 	b.w	8011248 <_fflush_r>
 800e6bc:	bd10      	pop	{r4, pc}
 800e6be:	bf00      	nop
 800e6c0:	20001430 	.word	0x20001430
 800e6c4:	20001498 	.word	0x20001498
 800e6c8:	20001500 	.word	0x20001500

0800e6cc <global_stdio_init.part.0>:
 800e6cc:	b510      	push	{r4, lr}
 800e6ce:	4b0b      	ldr	r3, [pc, #44]	@ (800e6fc <global_stdio_init.part.0+0x30>)
 800e6d0:	4c0b      	ldr	r4, [pc, #44]	@ (800e700 <global_stdio_init.part.0+0x34>)
 800e6d2:	4a0c      	ldr	r2, [pc, #48]	@ (800e704 <global_stdio_init.part.0+0x38>)
 800e6d4:	601a      	str	r2, [r3, #0]
 800e6d6:	4620      	mov	r0, r4
 800e6d8:	2200      	movs	r2, #0
 800e6da:	2104      	movs	r1, #4
 800e6dc:	f7ff ff94 	bl	800e608 <std>
 800e6e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	2109      	movs	r1, #9
 800e6e8:	f7ff ff8e 	bl	800e608 <std>
 800e6ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e6f0:	2202      	movs	r2, #2
 800e6f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6f6:	2112      	movs	r1, #18
 800e6f8:	f7ff bf86 	b.w	800e608 <std>
 800e6fc:	20001568 	.word	0x20001568
 800e700:	20001430 	.word	0x20001430
 800e704:	0800e675 	.word	0x0800e675

0800e708 <__sfp_lock_acquire>:
 800e708:	4801      	ldr	r0, [pc, #4]	@ (800e710 <__sfp_lock_acquire+0x8>)
 800e70a:	f000 b9de 	b.w	800eaca <__retarget_lock_acquire_recursive>
 800e70e:	bf00      	nop
 800e710:	20001571 	.word	0x20001571

0800e714 <__sfp_lock_release>:
 800e714:	4801      	ldr	r0, [pc, #4]	@ (800e71c <__sfp_lock_release+0x8>)
 800e716:	f000 b9d9 	b.w	800eacc <__retarget_lock_release_recursive>
 800e71a:	bf00      	nop
 800e71c:	20001571 	.word	0x20001571

0800e720 <__sinit>:
 800e720:	b510      	push	{r4, lr}
 800e722:	4604      	mov	r4, r0
 800e724:	f7ff fff0 	bl	800e708 <__sfp_lock_acquire>
 800e728:	6a23      	ldr	r3, [r4, #32]
 800e72a:	b11b      	cbz	r3, 800e734 <__sinit+0x14>
 800e72c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e730:	f7ff bff0 	b.w	800e714 <__sfp_lock_release>
 800e734:	4b04      	ldr	r3, [pc, #16]	@ (800e748 <__sinit+0x28>)
 800e736:	6223      	str	r3, [r4, #32]
 800e738:	4b04      	ldr	r3, [pc, #16]	@ (800e74c <__sinit+0x2c>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1f5      	bne.n	800e72c <__sinit+0xc>
 800e740:	f7ff ffc4 	bl	800e6cc <global_stdio_init.part.0>
 800e744:	e7f2      	b.n	800e72c <__sinit+0xc>
 800e746:	bf00      	nop
 800e748:	0800e68d 	.word	0x0800e68d
 800e74c:	20001568 	.word	0x20001568

0800e750 <_fwalk_sglue>:
 800e750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e754:	4607      	mov	r7, r0
 800e756:	4688      	mov	r8, r1
 800e758:	4614      	mov	r4, r2
 800e75a:	2600      	movs	r6, #0
 800e75c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e760:	f1b9 0901 	subs.w	r9, r9, #1
 800e764:	d505      	bpl.n	800e772 <_fwalk_sglue+0x22>
 800e766:	6824      	ldr	r4, [r4, #0]
 800e768:	2c00      	cmp	r4, #0
 800e76a:	d1f7      	bne.n	800e75c <_fwalk_sglue+0xc>
 800e76c:	4630      	mov	r0, r6
 800e76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e772:	89ab      	ldrh	r3, [r5, #12]
 800e774:	2b01      	cmp	r3, #1
 800e776:	d907      	bls.n	800e788 <_fwalk_sglue+0x38>
 800e778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e77c:	3301      	adds	r3, #1
 800e77e:	d003      	beq.n	800e788 <_fwalk_sglue+0x38>
 800e780:	4629      	mov	r1, r5
 800e782:	4638      	mov	r0, r7
 800e784:	47c0      	blx	r8
 800e786:	4306      	orrs	r6, r0
 800e788:	3568      	adds	r5, #104	@ 0x68
 800e78a:	e7e9      	b.n	800e760 <_fwalk_sglue+0x10>

0800e78c <sniprintf>:
 800e78c:	b40c      	push	{r2, r3}
 800e78e:	b530      	push	{r4, r5, lr}
 800e790:	4b18      	ldr	r3, [pc, #96]	@ (800e7f4 <sniprintf+0x68>)
 800e792:	1e0c      	subs	r4, r1, #0
 800e794:	681d      	ldr	r5, [r3, #0]
 800e796:	b09d      	sub	sp, #116	@ 0x74
 800e798:	da08      	bge.n	800e7ac <sniprintf+0x20>
 800e79a:	238b      	movs	r3, #139	@ 0x8b
 800e79c:	602b      	str	r3, [r5, #0]
 800e79e:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a2:	b01d      	add	sp, #116	@ 0x74
 800e7a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e7a8:	b002      	add	sp, #8
 800e7aa:	4770      	bx	lr
 800e7ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e7b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e7b4:	f04f 0300 	mov.w	r3, #0
 800e7b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e7ba:	bf14      	ite	ne
 800e7bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e7c0:	4623      	moveq	r3, r4
 800e7c2:	9304      	str	r3, [sp, #16]
 800e7c4:	9307      	str	r3, [sp, #28]
 800e7c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e7ca:	9002      	str	r0, [sp, #8]
 800e7cc:	9006      	str	r0, [sp, #24]
 800e7ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e7d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e7d4:	ab21      	add	r3, sp, #132	@ 0x84
 800e7d6:	a902      	add	r1, sp, #8
 800e7d8:	4628      	mov	r0, r5
 800e7da:	9301      	str	r3, [sp, #4]
 800e7dc:	f002 fbb4 	bl	8010f48 <_svfiprintf_r>
 800e7e0:	1c43      	adds	r3, r0, #1
 800e7e2:	bfbc      	itt	lt
 800e7e4:	238b      	movlt	r3, #139	@ 0x8b
 800e7e6:	602b      	strlt	r3, [r5, #0]
 800e7e8:	2c00      	cmp	r4, #0
 800e7ea:	d0da      	beq.n	800e7a2 <sniprintf+0x16>
 800e7ec:	9b02      	ldr	r3, [sp, #8]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	701a      	strb	r2, [r3, #0]
 800e7f2:	e7d6      	b.n	800e7a2 <sniprintf+0x16>
 800e7f4:	200002f4 	.word	0x200002f4

0800e7f8 <siprintf>:
 800e7f8:	b40e      	push	{r1, r2, r3}
 800e7fa:	b510      	push	{r4, lr}
 800e7fc:	b09d      	sub	sp, #116	@ 0x74
 800e7fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e800:	9002      	str	r0, [sp, #8]
 800e802:	9006      	str	r0, [sp, #24]
 800e804:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e808:	480a      	ldr	r0, [pc, #40]	@ (800e834 <siprintf+0x3c>)
 800e80a:	9107      	str	r1, [sp, #28]
 800e80c:	9104      	str	r1, [sp, #16]
 800e80e:	490a      	ldr	r1, [pc, #40]	@ (800e838 <siprintf+0x40>)
 800e810:	f853 2b04 	ldr.w	r2, [r3], #4
 800e814:	9105      	str	r1, [sp, #20]
 800e816:	2400      	movs	r4, #0
 800e818:	a902      	add	r1, sp, #8
 800e81a:	6800      	ldr	r0, [r0, #0]
 800e81c:	9301      	str	r3, [sp, #4]
 800e81e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e820:	f002 fb92 	bl	8010f48 <_svfiprintf_r>
 800e824:	9b02      	ldr	r3, [sp, #8]
 800e826:	701c      	strb	r4, [r3, #0]
 800e828:	b01d      	add	sp, #116	@ 0x74
 800e82a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e82e:	b003      	add	sp, #12
 800e830:	4770      	bx	lr
 800e832:	bf00      	nop
 800e834:	200002f4 	.word	0x200002f4
 800e838:	ffff0208 	.word	0xffff0208

0800e83c <__sread>:
 800e83c:	b510      	push	{r4, lr}
 800e83e:	460c      	mov	r4, r1
 800e840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e844:	f000 f8f2 	bl	800ea2c <_read_r>
 800e848:	2800      	cmp	r0, #0
 800e84a:	bfab      	itete	ge
 800e84c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e84e:	89a3      	ldrhlt	r3, [r4, #12]
 800e850:	181b      	addge	r3, r3, r0
 800e852:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e856:	bfac      	ite	ge
 800e858:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e85a:	81a3      	strhlt	r3, [r4, #12]
 800e85c:	bd10      	pop	{r4, pc}

0800e85e <__swrite>:
 800e85e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e862:	461f      	mov	r7, r3
 800e864:	898b      	ldrh	r3, [r1, #12]
 800e866:	05db      	lsls	r3, r3, #23
 800e868:	4605      	mov	r5, r0
 800e86a:	460c      	mov	r4, r1
 800e86c:	4616      	mov	r6, r2
 800e86e:	d505      	bpl.n	800e87c <__swrite+0x1e>
 800e870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e874:	2302      	movs	r3, #2
 800e876:	2200      	movs	r2, #0
 800e878:	f000 f8c6 	bl	800ea08 <_lseek_r>
 800e87c:	89a3      	ldrh	r3, [r4, #12]
 800e87e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e882:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e886:	81a3      	strh	r3, [r4, #12]
 800e888:	4632      	mov	r2, r6
 800e88a:	463b      	mov	r3, r7
 800e88c:	4628      	mov	r0, r5
 800e88e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e892:	f000 b8dd 	b.w	800ea50 <_write_r>

0800e896 <__sseek>:
 800e896:	b510      	push	{r4, lr}
 800e898:	460c      	mov	r4, r1
 800e89a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e89e:	f000 f8b3 	bl	800ea08 <_lseek_r>
 800e8a2:	1c43      	adds	r3, r0, #1
 800e8a4:	89a3      	ldrh	r3, [r4, #12]
 800e8a6:	bf15      	itete	ne
 800e8a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e8aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e8ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e8b2:	81a3      	strheq	r3, [r4, #12]
 800e8b4:	bf18      	it	ne
 800e8b6:	81a3      	strhne	r3, [r4, #12]
 800e8b8:	bd10      	pop	{r4, pc}

0800e8ba <__sclose>:
 800e8ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8be:	f000 b893 	b.w	800e9e8 <_close_r>

0800e8c2 <_vsniprintf_r>:
 800e8c2:	b530      	push	{r4, r5, lr}
 800e8c4:	4614      	mov	r4, r2
 800e8c6:	2c00      	cmp	r4, #0
 800e8c8:	b09b      	sub	sp, #108	@ 0x6c
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	da05      	bge.n	800e8dc <_vsniprintf_r+0x1a>
 800e8d0:	238b      	movs	r3, #139	@ 0x8b
 800e8d2:	6003      	str	r3, [r0, #0]
 800e8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8d8:	b01b      	add	sp, #108	@ 0x6c
 800e8da:	bd30      	pop	{r4, r5, pc}
 800e8dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e8e0:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e8e4:	f04f 0300 	mov.w	r3, #0
 800e8e8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e8ea:	bf14      	ite	ne
 800e8ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e8f0:	4623      	moveq	r3, r4
 800e8f2:	9302      	str	r3, [sp, #8]
 800e8f4:	9305      	str	r3, [sp, #20]
 800e8f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e8fa:	9100      	str	r1, [sp, #0]
 800e8fc:	9104      	str	r1, [sp, #16]
 800e8fe:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e902:	4669      	mov	r1, sp
 800e904:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800e906:	f002 fb1f 	bl	8010f48 <_svfiprintf_r>
 800e90a:	1c43      	adds	r3, r0, #1
 800e90c:	bfbc      	itt	lt
 800e90e:	238b      	movlt	r3, #139	@ 0x8b
 800e910:	602b      	strlt	r3, [r5, #0]
 800e912:	2c00      	cmp	r4, #0
 800e914:	d0e0      	beq.n	800e8d8 <_vsniprintf_r+0x16>
 800e916:	9b00      	ldr	r3, [sp, #0]
 800e918:	2200      	movs	r2, #0
 800e91a:	701a      	strb	r2, [r3, #0]
 800e91c:	e7dc      	b.n	800e8d8 <_vsniprintf_r+0x16>
	...

0800e920 <vsniprintf>:
 800e920:	b507      	push	{r0, r1, r2, lr}
 800e922:	9300      	str	r3, [sp, #0]
 800e924:	4613      	mov	r3, r2
 800e926:	460a      	mov	r2, r1
 800e928:	4601      	mov	r1, r0
 800e92a:	4803      	ldr	r0, [pc, #12]	@ (800e938 <vsniprintf+0x18>)
 800e92c:	6800      	ldr	r0, [r0, #0]
 800e92e:	f7ff ffc8 	bl	800e8c2 <_vsniprintf_r>
 800e932:	b003      	add	sp, #12
 800e934:	f85d fb04 	ldr.w	pc, [sp], #4
 800e938:	200002f4 	.word	0x200002f4

0800e93c <memset>:
 800e93c:	4402      	add	r2, r0
 800e93e:	4603      	mov	r3, r0
 800e940:	4293      	cmp	r3, r2
 800e942:	d100      	bne.n	800e946 <memset+0xa>
 800e944:	4770      	bx	lr
 800e946:	f803 1b01 	strb.w	r1, [r3], #1
 800e94a:	e7f9      	b.n	800e940 <memset+0x4>

0800e94c <strchr>:
 800e94c:	b2c9      	uxtb	r1, r1
 800e94e:	4603      	mov	r3, r0
 800e950:	4618      	mov	r0, r3
 800e952:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e956:	b112      	cbz	r2, 800e95e <strchr+0x12>
 800e958:	428a      	cmp	r2, r1
 800e95a:	d1f9      	bne.n	800e950 <strchr+0x4>
 800e95c:	4770      	bx	lr
 800e95e:	2900      	cmp	r1, #0
 800e960:	bf18      	it	ne
 800e962:	2000      	movne	r0, #0
 800e964:	4770      	bx	lr

0800e966 <strncat>:
 800e966:	b530      	push	{r4, r5, lr}
 800e968:	4604      	mov	r4, r0
 800e96a:	7825      	ldrb	r5, [r4, #0]
 800e96c:	4623      	mov	r3, r4
 800e96e:	3401      	adds	r4, #1
 800e970:	2d00      	cmp	r5, #0
 800e972:	d1fa      	bne.n	800e96a <strncat+0x4>
 800e974:	3a01      	subs	r2, #1
 800e976:	d304      	bcc.n	800e982 <strncat+0x1c>
 800e978:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e97c:	f803 4b01 	strb.w	r4, [r3], #1
 800e980:	b904      	cbnz	r4, 800e984 <strncat+0x1e>
 800e982:	bd30      	pop	{r4, r5, pc}
 800e984:	2a00      	cmp	r2, #0
 800e986:	d1f5      	bne.n	800e974 <strncat+0xe>
 800e988:	701a      	strb	r2, [r3, #0]
 800e98a:	e7f3      	b.n	800e974 <strncat+0xe>

0800e98c <strncpy>:
 800e98c:	b510      	push	{r4, lr}
 800e98e:	3901      	subs	r1, #1
 800e990:	4603      	mov	r3, r0
 800e992:	b132      	cbz	r2, 800e9a2 <strncpy+0x16>
 800e994:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e998:	f803 4b01 	strb.w	r4, [r3], #1
 800e99c:	3a01      	subs	r2, #1
 800e99e:	2c00      	cmp	r4, #0
 800e9a0:	d1f7      	bne.n	800e992 <strncpy+0x6>
 800e9a2:	441a      	add	r2, r3
 800e9a4:	2100      	movs	r1, #0
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	d100      	bne.n	800e9ac <strncpy+0x20>
 800e9aa:	bd10      	pop	{r4, pc}
 800e9ac:	f803 1b01 	strb.w	r1, [r3], #1
 800e9b0:	e7f9      	b.n	800e9a6 <strncpy+0x1a>

0800e9b2 <strstr>:
 800e9b2:	780a      	ldrb	r2, [r1, #0]
 800e9b4:	b570      	push	{r4, r5, r6, lr}
 800e9b6:	b96a      	cbnz	r2, 800e9d4 <strstr+0x22>
 800e9b8:	bd70      	pop	{r4, r5, r6, pc}
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	d109      	bne.n	800e9d2 <strstr+0x20>
 800e9be:	460c      	mov	r4, r1
 800e9c0:	4605      	mov	r5, r0
 800e9c2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d0f6      	beq.n	800e9b8 <strstr+0x6>
 800e9ca:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e9ce:	429e      	cmp	r6, r3
 800e9d0:	d0f7      	beq.n	800e9c2 <strstr+0x10>
 800e9d2:	3001      	adds	r0, #1
 800e9d4:	7803      	ldrb	r3, [r0, #0]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d1ef      	bne.n	800e9ba <strstr+0x8>
 800e9da:	4618      	mov	r0, r3
 800e9dc:	e7ec      	b.n	800e9b8 <strstr+0x6>
	...

0800e9e0 <_localeconv_r>:
 800e9e0:	4800      	ldr	r0, [pc, #0]	@ (800e9e4 <_localeconv_r+0x4>)
 800e9e2:	4770      	bx	lr
 800e9e4:	20000434 	.word	0x20000434

0800e9e8 <_close_r>:
 800e9e8:	b538      	push	{r3, r4, r5, lr}
 800e9ea:	4d06      	ldr	r5, [pc, #24]	@ (800ea04 <_close_r+0x1c>)
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	4604      	mov	r4, r0
 800e9f0:	4608      	mov	r0, r1
 800e9f2:	602b      	str	r3, [r5, #0]
 800e9f4:	f7f8 f989 	bl	8006d0a <_close>
 800e9f8:	1c43      	adds	r3, r0, #1
 800e9fa:	d102      	bne.n	800ea02 <_close_r+0x1a>
 800e9fc:	682b      	ldr	r3, [r5, #0]
 800e9fe:	b103      	cbz	r3, 800ea02 <_close_r+0x1a>
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	bd38      	pop	{r3, r4, r5, pc}
 800ea04:	2000156c 	.word	0x2000156c

0800ea08 <_lseek_r>:
 800ea08:	b538      	push	{r3, r4, r5, lr}
 800ea0a:	4d07      	ldr	r5, [pc, #28]	@ (800ea28 <_lseek_r+0x20>)
 800ea0c:	4604      	mov	r4, r0
 800ea0e:	4608      	mov	r0, r1
 800ea10:	4611      	mov	r1, r2
 800ea12:	2200      	movs	r2, #0
 800ea14:	602a      	str	r2, [r5, #0]
 800ea16:	461a      	mov	r2, r3
 800ea18:	f7f8 f99e 	bl	8006d58 <_lseek>
 800ea1c:	1c43      	adds	r3, r0, #1
 800ea1e:	d102      	bne.n	800ea26 <_lseek_r+0x1e>
 800ea20:	682b      	ldr	r3, [r5, #0]
 800ea22:	b103      	cbz	r3, 800ea26 <_lseek_r+0x1e>
 800ea24:	6023      	str	r3, [r4, #0]
 800ea26:	bd38      	pop	{r3, r4, r5, pc}
 800ea28:	2000156c 	.word	0x2000156c

0800ea2c <_read_r>:
 800ea2c:	b538      	push	{r3, r4, r5, lr}
 800ea2e:	4d07      	ldr	r5, [pc, #28]	@ (800ea4c <_read_r+0x20>)
 800ea30:	4604      	mov	r4, r0
 800ea32:	4608      	mov	r0, r1
 800ea34:	4611      	mov	r1, r2
 800ea36:	2200      	movs	r2, #0
 800ea38:	602a      	str	r2, [r5, #0]
 800ea3a:	461a      	mov	r2, r3
 800ea3c:	f7f8 f92c 	bl	8006c98 <_read>
 800ea40:	1c43      	adds	r3, r0, #1
 800ea42:	d102      	bne.n	800ea4a <_read_r+0x1e>
 800ea44:	682b      	ldr	r3, [r5, #0]
 800ea46:	b103      	cbz	r3, 800ea4a <_read_r+0x1e>
 800ea48:	6023      	str	r3, [r4, #0]
 800ea4a:	bd38      	pop	{r3, r4, r5, pc}
 800ea4c:	2000156c 	.word	0x2000156c

0800ea50 <_write_r>:
 800ea50:	b538      	push	{r3, r4, r5, lr}
 800ea52:	4d07      	ldr	r5, [pc, #28]	@ (800ea70 <_write_r+0x20>)
 800ea54:	4604      	mov	r4, r0
 800ea56:	4608      	mov	r0, r1
 800ea58:	4611      	mov	r1, r2
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	602a      	str	r2, [r5, #0]
 800ea5e:	461a      	mov	r2, r3
 800ea60:	f7f8 f937 	bl	8006cd2 <_write>
 800ea64:	1c43      	adds	r3, r0, #1
 800ea66:	d102      	bne.n	800ea6e <_write_r+0x1e>
 800ea68:	682b      	ldr	r3, [r5, #0]
 800ea6a:	b103      	cbz	r3, 800ea6e <_write_r+0x1e>
 800ea6c:	6023      	str	r3, [r4, #0]
 800ea6e:	bd38      	pop	{r3, r4, r5, pc}
 800ea70:	2000156c 	.word	0x2000156c

0800ea74 <__errno>:
 800ea74:	4b01      	ldr	r3, [pc, #4]	@ (800ea7c <__errno+0x8>)
 800ea76:	6818      	ldr	r0, [r3, #0]
 800ea78:	4770      	bx	lr
 800ea7a:	bf00      	nop
 800ea7c:	200002f4 	.word	0x200002f4

0800ea80 <__libc_init_array>:
 800ea80:	b570      	push	{r4, r5, r6, lr}
 800ea82:	4d0d      	ldr	r5, [pc, #52]	@ (800eab8 <__libc_init_array+0x38>)
 800ea84:	4c0d      	ldr	r4, [pc, #52]	@ (800eabc <__libc_init_array+0x3c>)
 800ea86:	1b64      	subs	r4, r4, r5
 800ea88:	10a4      	asrs	r4, r4, #2
 800ea8a:	2600      	movs	r6, #0
 800ea8c:	42a6      	cmp	r6, r4
 800ea8e:	d109      	bne.n	800eaa4 <__libc_init_array+0x24>
 800ea90:	4d0b      	ldr	r5, [pc, #44]	@ (800eac0 <__libc_init_array+0x40>)
 800ea92:	4c0c      	ldr	r4, [pc, #48]	@ (800eac4 <__libc_init_array+0x44>)
 800ea94:	f003 faba 	bl	801200c <_init>
 800ea98:	1b64      	subs	r4, r4, r5
 800ea9a:	10a4      	asrs	r4, r4, #2
 800ea9c:	2600      	movs	r6, #0
 800ea9e:	42a6      	cmp	r6, r4
 800eaa0:	d105      	bne.n	800eaae <__libc_init_array+0x2e>
 800eaa2:	bd70      	pop	{r4, r5, r6, pc}
 800eaa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800eaa8:	4798      	blx	r3
 800eaaa:	3601      	adds	r6, #1
 800eaac:	e7ee      	b.n	800ea8c <__libc_init_array+0xc>
 800eaae:	f855 3b04 	ldr.w	r3, [r5], #4
 800eab2:	4798      	blx	r3
 800eab4:	3601      	adds	r6, #1
 800eab6:	e7f2      	b.n	800ea9e <__libc_init_array+0x1e>
 800eab8:	08012ca0 	.word	0x08012ca0
 800eabc:	08012ca0 	.word	0x08012ca0
 800eac0:	08012ca0 	.word	0x08012ca0
 800eac4:	08012ca4 	.word	0x08012ca4

0800eac8 <__retarget_lock_init_recursive>:
 800eac8:	4770      	bx	lr

0800eaca <__retarget_lock_acquire_recursive>:
 800eaca:	4770      	bx	lr

0800eacc <__retarget_lock_release_recursive>:
 800eacc:	4770      	bx	lr

0800eace <strcpy>:
 800eace:	4603      	mov	r3, r0
 800ead0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ead4:	f803 2b01 	strb.w	r2, [r3], #1
 800ead8:	2a00      	cmp	r2, #0
 800eada:	d1f9      	bne.n	800ead0 <strcpy+0x2>
 800eadc:	4770      	bx	lr

0800eade <memcpy>:
 800eade:	440a      	add	r2, r1
 800eae0:	4291      	cmp	r1, r2
 800eae2:	f100 33ff 	add.w	r3, r0, #4294967295
 800eae6:	d100      	bne.n	800eaea <memcpy+0xc>
 800eae8:	4770      	bx	lr
 800eaea:	b510      	push	{r4, lr}
 800eaec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eaf0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eaf4:	4291      	cmp	r1, r2
 800eaf6:	d1f9      	bne.n	800eaec <memcpy+0xe>
 800eaf8:	bd10      	pop	{r4, pc}
	...

0800eafc <nanf>:
 800eafc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eb04 <nanf+0x8>
 800eb00:	4770      	bx	lr
 800eb02:	bf00      	nop
 800eb04:	7fc00000 	.word	0x7fc00000

0800eb08 <quorem>:
 800eb08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb0c:	6903      	ldr	r3, [r0, #16]
 800eb0e:	690c      	ldr	r4, [r1, #16]
 800eb10:	42a3      	cmp	r3, r4
 800eb12:	4607      	mov	r7, r0
 800eb14:	db7e      	blt.n	800ec14 <quorem+0x10c>
 800eb16:	3c01      	subs	r4, #1
 800eb18:	f101 0814 	add.w	r8, r1, #20
 800eb1c:	00a3      	lsls	r3, r4, #2
 800eb1e:	f100 0514 	add.w	r5, r0, #20
 800eb22:	9300      	str	r3, [sp, #0]
 800eb24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb28:	9301      	str	r3, [sp, #4]
 800eb2a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eb2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb32:	3301      	adds	r3, #1
 800eb34:	429a      	cmp	r2, r3
 800eb36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eb3a:	fbb2 f6f3 	udiv	r6, r2, r3
 800eb3e:	d32e      	bcc.n	800eb9e <quorem+0x96>
 800eb40:	f04f 0a00 	mov.w	sl, #0
 800eb44:	46c4      	mov	ip, r8
 800eb46:	46ae      	mov	lr, r5
 800eb48:	46d3      	mov	fp, sl
 800eb4a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eb4e:	b298      	uxth	r0, r3
 800eb50:	fb06 a000 	mla	r0, r6, r0, sl
 800eb54:	0c02      	lsrs	r2, r0, #16
 800eb56:	0c1b      	lsrs	r3, r3, #16
 800eb58:	fb06 2303 	mla	r3, r6, r3, r2
 800eb5c:	f8de 2000 	ldr.w	r2, [lr]
 800eb60:	b280      	uxth	r0, r0
 800eb62:	b292      	uxth	r2, r2
 800eb64:	1a12      	subs	r2, r2, r0
 800eb66:	445a      	add	r2, fp
 800eb68:	f8de 0000 	ldr.w	r0, [lr]
 800eb6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800eb76:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eb7a:	b292      	uxth	r2, r2
 800eb7c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eb80:	45e1      	cmp	r9, ip
 800eb82:	f84e 2b04 	str.w	r2, [lr], #4
 800eb86:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eb8a:	d2de      	bcs.n	800eb4a <quorem+0x42>
 800eb8c:	9b00      	ldr	r3, [sp, #0]
 800eb8e:	58eb      	ldr	r3, [r5, r3]
 800eb90:	b92b      	cbnz	r3, 800eb9e <quorem+0x96>
 800eb92:	9b01      	ldr	r3, [sp, #4]
 800eb94:	3b04      	subs	r3, #4
 800eb96:	429d      	cmp	r5, r3
 800eb98:	461a      	mov	r2, r3
 800eb9a:	d32f      	bcc.n	800ebfc <quorem+0xf4>
 800eb9c:	613c      	str	r4, [r7, #16]
 800eb9e:	4638      	mov	r0, r7
 800eba0:	f001 f954 	bl	800fe4c <__mcmp>
 800eba4:	2800      	cmp	r0, #0
 800eba6:	db25      	blt.n	800ebf4 <quorem+0xec>
 800eba8:	4629      	mov	r1, r5
 800ebaa:	2000      	movs	r0, #0
 800ebac:	f858 2b04 	ldr.w	r2, [r8], #4
 800ebb0:	f8d1 c000 	ldr.w	ip, [r1]
 800ebb4:	fa1f fe82 	uxth.w	lr, r2
 800ebb8:	fa1f f38c 	uxth.w	r3, ip
 800ebbc:	eba3 030e 	sub.w	r3, r3, lr
 800ebc0:	4403      	add	r3, r0
 800ebc2:	0c12      	lsrs	r2, r2, #16
 800ebc4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ebc8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ebd2:	45c1      	cmp	r9, r8
 800ebd4:	f841 3b04 	str.w	r3, [r1], #4
 800ebd8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ebdc:	d2e6      	bcs.n	800ebac <quorem+0xa4>
 800ebde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ebe2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ebe6:	b922      	cbnz	r2, 800ebf2 <quorem+0xea>
 800ebe8:	3b04      	subs	r3, #4
 800ebea:	429d      	cmp	r5, r3
 800ebec:	461a      	mov	r2, r3
 800ebee:	d30b      	bcc.n	800ec08 <quorem+0x100>
 800ebf0:	613c      	str	r4, [r7, #16]
 800ebf2:	3601      	adds	r6, #1
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	b003      	add	sp, #12
 800ebf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebfc:	6812      	ldr	r2, [r2, #0]
 800ebfe:	3b04      	subs	r3, #4
 800ec00:	2a00      	cmp	r2, #0
 800ec02:	d1cb      	bne.n	800eb9c <quorem+0x94>
 800ec04:	3c01      	subs	r4, #1
 800ec06:	e7c6      	b.n	800eb96 <quorem+0x8e>
 800ec08:	6812      	ldr	r2, [r2, #0]
 800ec0a:	3b04      	subs	r3, #4
 800ec0c:	2a00      	cmp	r2, #0
 800ec0e:	d1ef      	bne.n	800ebf0 <quorem+0xe8>
 800ec10:	3c01      	subs	r4, #1
 800ec12:	e7ea      	b.n	800ebea <quorem+0xe2>
 800ec14:	2000      	movs	r0, #0
 800ec16:	e7ee      	b.n	800ebf6 <quorem+0xee>

0800ec18 <_dtoa_r>:
 800ec18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec1c:	ed2d 8b02 	vpush	{d8}
 800ec20:	69c7      	ldr	r7, [r0, #28]
 800ec22:	b091      	sub	sp, #68	@ 0x44
 800ec24:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ec28:	ec55 4b10 	vmov	r4, r5, d0
 800ec2c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ec2e:	9107      	str	r1, [sp, #28]
 800ec30:	4681      	mov	r9, r0
 800ec32:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec34:	930d      	str	r3, [sp, #52]	@ 0x34
 800ec36:	b97f      	cbnz	r7, 800ec58 <_dtoa_r+0x40>
 800ec38:	2010      	movs	r0, #16
 800ec3a:	f000 fd95 	bl	800f768 <malloc>
 800ec3e:	4602      	mov	r2, r0
 800ec40:	f8c9 001c 	str.w	r0, [r9, #28]
 800ec44:	b920      	cbnz	r0, 800ec50 <_dtoa_r+0x38>
 800ec46:	4ba0      	ldr	r3, [pc, #640]	@ (800eec8 <_dtoa_r+0x2b0>)
 800ec48:	21ef      	movs	r1, #239	@ 0xef
 800ec4a:	48a0      	ldr	r0, [pc, #640]	@ (800eecc <_dtoa_r+0x2b4>)
 800ec4c:	f002 fb68 	bl	8011320 <__assert_func>
 800ec50:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ec54:	6007      	str	r7, [r0, #0]
 800ec56:	60c7      	str	r7, [r0, #12]
 800ec58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ec5c:	6819      	ldr	r1, [r3, #0]
 800ec5e:	b159      	cbz	r1, 800ec78 <_dtoa_r+0x60>
 800ec60:	685a      	ldr	r2, [r3, #4]
 800ec62:	604a      	str	r2, [r1, #4]
 800ec64:	2301      	movs	r3, #1
 800ec66:	4093      	lsls	r3, r2
 800ec68:	608b      	str	r3, [r1, #8]
 800ec6a:	4648      	mov	r0, r9
 800ec6c:	f000 fe72 	bl	800f954 <_Bfree>
 800ec70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ec74:	2200      	movs	r2, #0
 800ec76:	601a      	str	r2, [r3, #0]
 800ec78:	1e2b      	subs	r3, r5, #0
 800ec7a:	bfbb      	ittet	lt
 800ec7c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ec80:	9303      	strlt	r3, [sp, #12]
 800ec82:	2300      	movge	r3, #0
 800ec84:	2201      	movlt	r2, #1
 800ec86:	bfac      	ite	ge
 800ec88:	6033      	strge	r3, [r6, #0]
 800ec8a:	6032      	strlt	r2, [r6, #0]
 800ec8c:	4b90      	ldr	r3, [pc, #576]	@ (800eed0 <_dtoa_r+0x2b8>)
 800ec8e:	9e03      	ldr	r6, [sp, #12]
 800ec90:	43b3      	bics	r3, r6
 800ec92:	d110      	bne.n	800ecb6 <_dtoa_r+0x9e>
 800ec94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ec96:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ec9a:	6013      	str	r3, [r2, #0]
 800ec9c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800eca0:	4323      	orrs	r3, r4
 800eca2:	f000 84e6 	beq.w	800f672 <_dtoa_r+0xa5a>
 800eca6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800eca8:	4f8a      	ldr	r7, [pc, #552]	@ (800eed4 <_dtoa_r+0x2bc>)
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	f000 84e8 	beq.w	800f680 <_dtoa_r+0xa68>
 800ecb0:	1cfb      	adds	r3, r7, #3
 800ecb2:	f000 bce3 	b.w	800f67c <_dtoa_r+0xa64>
 800ecb6:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ecba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ecbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecc2:	d10a      	bne.n	800ecda <_dtoa_r+0xc2>
 800ecc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ecc6:	2301      	movs	r3, #1
 800ecc8:	6013      	str	r3, [r2, #0]
 800ecca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800eccc:	b113      	cbz	r3, 800ecd4 <_dtoa_r+0xbc>
 800ecce:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ecd0:	4b81      	ldr	r3, [pc, #516]	@ (800eed8 <_dtoa_r+0x2c0>)
 800ecd2:	6013      	str	r3, [r2, #0]
 800ecd4:	4f81      	ldr	r7, [pc, #516]	@ (800eedc <_dtoa_r+0x2c4>)
 800ecd6:	f000 bcd3 	b.w	800f680 <_dtoa_r+0xa68>
 800ecda:	aa0e      	add	r2, sp, #56	@ 0x38
 800ecdc:	a90f      	add	r1, sp, #60	@ 0x3c
 800ecde:	4648      	mov	r0, r9
 800ece0:	eeb0 0b48 	vmov.f64	d0, d8
 800ece4:	f001 f9d2 	bl	801008c <__d2b>
 800ece8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ecec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ecee:	9001      	str	r0, [sp, #4]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d045      	beq.n	800ed80 <_dtoa_r+0x168>
 800ecf4:	eeb0 7b48 	vmov.f64	d7, d8
 800ecf8:	ee18 1a90 	vmov	r1, s17
 800ecfc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ed00:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ed04:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ed08:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ed0c:	2500      	movs	r5, #0
 800ed0e:	ee07 1a90 	vmov	s15, r1
 800ed12:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ed16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800eeb0 <_dtoa_r+0x298>
 800ed1a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ed1e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800eeb8 <_dtoa_r+0x2a0>
 800ed22:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ed26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800eec0 <_dtoa_r+0x2a8>
 800ed2a:	ee07 3a90 	vmov	s15, r3
 800ed2e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ed32:	eeb0 7b46 	vmov.f64	d7, d6
 800ed36:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ed3a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ed3e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ed42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed46:	ee16 8a90 	vmov	r8, s13
 800ed4a:	d508      	bpl.n	800ed5e <_dtoa_r+0x146>
 800ed4c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ed50:	eeb4 6b47 	vcmp.f64	d6, d7
 800ed54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed58:	bf18      	it	ne
 800ed5a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ed5e:	f1b8 0f16 	cmp.w	r8, #22
 800ed62:	d82b      	bhi.n	800edbc <_dtoa_r+0x1a4>
 800ed64:	495e      	ldr	r1, [pc, #376]	@ (800eee0 <_dtoa_r+0x2c8>)
 800ed66:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ed6a:	ed91 7b00 	vldr	d7, [r1]
 800ed6e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ed72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed76:	d501      	bpl.n	800ed7c <_dtoa_r+0x164>
 800ed78:	f108 38ff 	add.w	r8, r8, #4294967295
 800ed7c:	2100      	movs	r1, #0
 800ed7e:	e01e      	b.n	800edbe <_dtoa_r+0x1a6>
 800ed80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed82:	4413      	add	r3, r2
 800ed84:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ed88:	2920      	cmp	r1, #32
 800ed8a:	bfc1      	itttt	gt
 800ed8c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ed90:	408e      	lslgt	r6, r1
 800ed92:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ed96:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ed9a:	bfd6      	itet	le
 800ed9c:	f1c1 0120 	rsble	r1, r1, #32
 800eda0:	4331      	orrgt	r1, r6
 800eda2:	fa04 f101 	lslle.w	r1, r4, r1
 800eda6:	ee07 1a90 	vmov	s15, r1
 800edaa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800edae:	3b01      	subs	r3, #1
 800edb0:	ee17 1a90 	vmov	r1, s15
 800edb4:	2501      	movs	r5, #1
 800edb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800edba:	e7a8      	b.n	800ed0e <_dtoa_r+0xf6>
 800edbc:	2101      	movs	r1, #1
 800edbe:	1ad2      	subs	r2, r2, r3
 800edc0:	1e53      	subs	r3, r2, #1
 800edc2:	9306      	str	r3, [sp, #24]
 800edc4:	bf45      	ittet	mi
 800edc6:	f1c2 0301 	rsbmi	r3, r2, #1
 800edca:	9304      	strmi	r3, [sp, #16]
 800edcc:	2300      	movpl	r3, #0
 800edce:	2300      	movmi	r3, #0
 800edd0:	bf4c      	ite	mi
 800edd2:	9306      	strmi	r3, [sp, #24]
 800edd4:	9304      	strpl	r3, [sp, #16]
 800edd6:	f1b8 0f00 	cmp.w	r8, #0
 800edda:	910c      	str	r1, [sp, #48]	@ 0x30
 800eddc:	db18      	blt.n	800ee10 <_dtoa_r+0x1f8>
 800edde:	9b06      	ldr	r3, [sp, #24]
 800ede0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ede4:	4443      	add	r3, r8
 800ede6:	9306      	str	r3, [sp, #24]
 800ede8:	2300      	movs	r3, #0
 800edea:	9a07      	ldr	r2, [sp, #28]
 800edec:	2a09      	cmp	r2, #9
 800edee:	d845      	bhi.n	800ee7c <_dtoa_r+0x264>
 800edf0:	2a05      	cmp	r2, #5
 800edf2:	bfc4      	itt	gt
 800edf4:	3a04      	subgt	r2, #4
 800edf6:	9207      	strgt	r2, [sp, #28]
 800edf8:	9a07      	ldr	r2, [sp, #28]
 800edfa:	f1a2 0202 	sub.w	r2, r2, #2
 800edfe:	bfcc      	ite	gt
 800ee00:	2400      	movgt	r4, #0
 800ee02:	2401      	movle	r4, #1
 800ee04:	2a03      	cmp	r2, #3
 800ee06:	d844      	bhi.n	800ee92 <_dtoa_r+0x27a>
 800ee08:	e8df f002 	tbb	[pc, r2]
 800ee0c:	0b173634 	.word	0x0b173634
 800ee10:	9b04      	ldr	r3, [sp, #16]
 800ee12:	2200      	movs	r2, #0
 800ee14:	eba3 0308 	sub.w	r3, r3, r8
 800ee18:	9304      	str	r3, [sp, #16]
 800ee1a:	920a      	str	r2, [sp, #40]	@ 0x28
 800ee1c:	f1c8 0300 	rsb	r3, r8, #0
 800ee20:	e7e3      	b.n	800edea <_dtoa_r+0x1d2>
 800ee22:	2201      	movs	r2, #1
 800ee24:	9208      	str	r2, [sp, #32]
 800ee26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee28:	eb08 0b02 	add.w	fp, r8, r2
 800ee2c:	f10b 0a01 	add.w	sl, fp, #1
 800ee30:	4652      	mov	r2, sl
 800ee32:	2a01      	cmp	r2, #1
 800ee34:	bfb8      	it	lt
 800ee36:	2201      	movlt	r2, #1
 800ee38:	e006      	b.n	800ee48 <_dtoa_r+0x230>
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	9208      	str	r2, [sp, #32]
 800ee3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee40:	2a00      	cmp	r2, #0
 800ee42:	dd29      	ble.n	800ee98 <_dtoa_r+0x280>
 800ee44:	4693      	mov	fp, r2
 800ee46:	4692      	mov	sl, r2
 800ee48:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800ee4c:	2100      	movs	r1, #0
 800ee4e:	2004      	movs	r0, #4
 800ee50:	f100 0614 	add.w	r6, r0, #20
 800ee54:	4296      	cmp	r6, r2
 800ee56:	d926      	bls.n	800eea6 <_dtoa_r+0x28e>
 800ee58:	6079      	str	r1, [r7, #4]
 800ee5a:	4648      	mov	r0, r9
 800ee5c:	9305      	str	r3, [sp, #20]
 800ee5e:	f000 fd39 	bl	800f8d4 <_Balloc>
 800ee62:	9b05      	ldr	r3, [sp, #20]
 800ee64:	4607      	mov	r7, r0
 800ee66:	2800      	cmp	r0, #0
 800ee68:	d13e      	bne.n	800eee8 <_dtoa_r+0x2d0>
 800ee6a:	4b1e      	ldr	r3, [pc, #120]	@ (800eee4 <_dtoa_r+0x2cc>)
 800ee6c:	4602      	mov	r2, r0
 800ee6e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ee72:	e6ea      	b.n	800ec4a <_dtoa_r+0x32>
 800ee74:	2200      	movs	r2, #0
 800ee76:	e7e1      	b.n	800ee3c <_dtoa_r+0x224>
 800ee78:	2200      	movs	r2, #0
 800ee7a:	e7d3      	b.n	800ee24 <_dtoa_r+0x20c>
 800ee7c:	2401      	movs	r4, #1
 800ee7e:	2200      	movs	r2, #0
 800ee80:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ee84:	f04f 3bff 	mov.w	fp, #4294967295
 800ee88:	2100      	movs	r1, #0
 800ee8a:	46da      	mov	sl, fp
 800ee8c:	2212      	movs	r2, #18
 800ee8e:	9109      	str	r1, [sp, #36]	@ 0x24
 800ee90:	e7da      	b.n	800ee48 <_dtoa_r+0x230>
 800ee92:	2201      	movs	r2, #1
 800ee94:	9208      	str	r2, [sp, #32]
 800ee96:	e7f5      	b.n	800ee84 <_dtoa_r+0x26c>
 800ee98:	f04f 0b01 	mov.w	fp, #1
 800ee9c:	46da      	mov	sl, fp
 800ee9e:	465a      	mov	r2, fp
 800eea0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800eea4:	e7d0      	b.n	800ee48 <_dtoa_r+0x230>
 800eea6:	3101      	adds	r1, #1
 800eea8:	0040      	lsls	r0, r0, #1
 800eeaa:	e7d1      	b.n	800ee50 <_dtoa_r+0x238>
 800eeac:	f3af 8000 	nop.w
 800eeb0:	636f4361 	.word	0x636f4361
 800eeb4:	3fd287a7 	.word	0x3fd287a7
 800eeb8:	8b60c8b3 	.word	0x8b60c8b3
 800eebc:	3fc68a28 	.word	0x3fc68a28
 800eec0:	509f79fb 	.word	0x509f79fb
 800eec4:	3fd34413 	.word	0x3fd34413
 800eec8:	080129b7 	.word	0x080129b7
 800eecc:	080129ce 	.word	0x080129ce
 800eed0:	7ff00000 	.word	0x7ff00000
 800eed4:	080129b3 	.word	0x080129b3
 800eed8:	08012982 	.word	0x08012982
 800eedc:	08012981 	.word	0x08012981
 800eee0:	08012b80 	.word	0x08012b80
 800eee4:	08012a26 	.word	0x08012a26
 800eee8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800eeec:	f1ba 0f0e 	cmp.w	sl, #14
 800eef0:	6010      	str	r0, [r2, #0]
 800eef2:	d86e      	bhi.n	800efd2 <_dtoa_r+0x3ba>
 800eef4:	2c00      	cmp	r4, #0
 800eef6:	d06c      	beq.n	800efd2 <_dtoa_r+0x3ba>
 800eef8:	f1b8 0f00 	cmp.w	r8, #0
 800eefc:	f340 80b4 	ble.w	800f068 <_dtoa_r+0x450>
 800ef00:	4ac8      	ldr	r2, [pc, #800]	@ (800f224 <_dtoa_r+0x60c>)
 800ef02:	f008 010f 	and.w	r1, r8, #15
 800ef06:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ef0a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ef0e:	ed92 7b00 	vldr	d7, [r2]
 800ef12:	ea4f 1128 	mov.w	r1, r8, asr #4
 800ef16:	f000 809b 	beq.w	800f050 <_dtoa_r+0x438>
 800ef1a:	4ac3      	ldr	r2, [pc, #780]	@ (800f228 <_dtoa_r+0x610>)
 800ef1c:	ed92 6b08 	vldr	d6, [r2, #32]
 800ef20:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800ef24:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ef28:	f001 010f 	and.w	r1, r1, #15
 800ef2c:	2203      	movs	r2, #3
 800ef2e:	48be      	ldr	r0, [pc, #760]	@ (800f228 <_dtoa_r+0x610>)
 800ef30:	2900      	cmp	r1, #0
 800ef32:	f040 808f 	bne.w	800f054 <_dtoa_r+0x43c>
 800ef36:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ef3a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ef3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ef42:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ef44:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ef48:	2900      	cmp	r1, #0
 800ef4a:	f000 80b3 	beq.w	800f0b4 <_dtoa_r+0x49c>
 800ef4e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ef52:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ef56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef5a:	f140 80ab 	bpl.w	800f0b4 <_dtoa_r+0x49c>
 800ef5e:	f1ba 0f00 	cmp.w	sl, #0
 800ef62:	f000 80a7 	beq.w	800f0b4 <_dtoa_r+0x49c>
 800ef66:	f1bb 0f00 	cmp.w	fp, #0
 800ef6a:	dd30      	ble.n	800efce <_dtoa_r+0x3b6>
 800ef6c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ef70:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ef74:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ef78:	f108 31ff 	add.w	r1, r8, #4294967295
 800ef7c:	9105      	str	r1, [sp, #20]
 800ef7e:	3201      	adds	r2, #1
 800ef80:	465c      	mov	r4, fp
 800ef82:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ef86:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ef8a:	ee07 2a90 	vmov	s15, r2
 800ef8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ef92:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ef96:	ee15 2a90 	vmov	r2, s11
 800ef9a:	ec51 0b15 	vmov	r0, r1, d5
 800ef9e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800efa2:	2c00      	cmp	r4, #0
 800efa4:	f040 808a 	bne.w	800f0bc <_dtoa_r+0x4a4>
 800efa8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800efac:	ee36 6b47 	vsub.f64	d6, d6, d7
 800efb0:	ec41 0b17 	vmov	d7, r0, r1
 800efb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800efb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efbc:	f300 826a 	bgt.w	800f494 <_dtoa_r+0x87c>
 800efc0:	eeb1 7b47 	vneg.f64	d7, d7
 800efc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800efc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efcc:	d423      	bmi.n	800f016 <_dtoa_r+0x3fe>
 800efce:	ed8d 8b02 	vstr	d8, [sp, #8]
 800efd2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800efd4:	2a00      	cmp	r2, #0
 800efd6:	f2c0 8129 	blt.w	800f22c <_dtoa_r+0x614>
 800efda:	f1b8 0f0e 	cmp.w	r8, #14
 800efde:	f300 8125 	bgt.w	800f22c <_dtoa_r+0x614>
 800efe2:	4b90      	ldr	r3, [pc, #576]	@ (800f224 <_dtoa_r+0x60c>)
 800efe4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800efe8:	ed93 6b00 	vldr	d6, [r3]
 800efec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efee:	2b00      	cmp	r3, #0
 800eff0:	f280 80c8 	bge.w	800f184 <_dtoa_r+0x56c>
 800eff4:	f1ba 0f00 	cmp.w	sl, #0
 800eff8:	f300 80c4 	bgt.w	800f184 <_dtoa_r+0x56c>
 800effc:	d10b      	bne.n	800f016 <_dtoa_r+0x3fe>
 800effe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f002:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f006:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f00a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f00e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f012:	f2c0 823c 	blt.w	800f48e <_dtoa_r+0x876>
 800f016:	2400      	movs	r4, #0
 800f018:	4625      	mov	r5, r4
 800f01a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f01c:	43db      	mvns	r3, r3
 800f01e:	9305      	str	r3, [sp, #20]
 800f020:	463e      	mov	r6, r7
 800f022:	f04f 0800 	mov.w	r8, #0
 800f026:	4621      	mov	r1, r4
 800f028:	4648      	mov	r0, r9
 800f02a:	f000 fc93 	bl	800f954 <_Bfree>
 800f02e:	2d00      	cmp	r5, #0
 800f030:	f000 80a2 	beq.w	800f178 <_dtoa_r+0x560>
 800f034:	f1b8 0f00 	cmp.w	r8, #0
 800f038:	d005      	beq.n	800f046 <_dtoa_r+0x42e>
 800f03a:	45a8      	cmp	r8, r5
 800f03c:	d003      	beq.n	800f046 <_dtoa_r+0x42e>
 800f03e:	4641      	mov	r1, r8
 800f040:	4648      	mov	r0, r9
 800f042:	f000 fc87 	bl	800f954 <_Bfree>
 800f046:	4629      	mov	r1, r5
 800f048:	4648      	mov	r0, r9
 800f04a:	f000 fc83 	bl	800f954 <_Bfree>
 800f04e:	e093      	b.n	800f178 <_dtoa_r+0x560>
 800f050:	2202      	movs	r2, #2
 800f052:	e76c      	b.n	800ef2e <_dtoa_r+0x316>
 800f054:	07cc      	lsls	r4, r1, #31
 800f056:	d504      	bpl.n	800f062 <_dtoa_r+0x44a>
 800f058:	ed90 6b00 	vldr	d6, [r0]
 800f05c:	3201      	adds	r2, #1
 800f05e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f062:	1049      	asrs	r1, r1, #1
 800f064:	3008      	adds	r0, #8
 800f066:	e763      	b.n	800ef30 <_dtoa_r+0x318>
 800f068:	d022      	beq.n	800f0b0 <_dtoa_r+0x498>
 800f06a:	f1c8 0100 	rsb	r1, r8, #0
 800f06e:	4a6d      	ldr	r2, [pc, #436]	@ (800f224 <_dtoa_r+0x60c>)
 800f070:	f001 000f 	and.w	r0, r1, #15
 800f074:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f078:	ed92 7b00 	vldr	d7, [r2]
 800f07c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f080:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f084:	4868      	ldr	r0, [pc, #416]	@ (800f228 <_dtoa_r+0x610>)
 800f086:	1109      	asrs	r1, r1, #4
 800f088:	2400      	movs	r4, #0
 800f08a:	2202      	movs	r2, #2
 800f08c:	b929      	cbnz	r1, 800f09a <_dtoa_r+0x482>
 800f08e:	2c00      	cmp	r4, #0
 800f090:	f43f af57 	beq.w	800ef42 <_dtoa_r+0x32a>
 800f094:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f098:	e753      	b.n	800ef42 <_dtoa_r+0x32a>
 800f09a:	07ce      	lsls	r6, r1, #31
 800f09c:	d505      	bpl.n	800f0aa <_dtoa_r+0x492>
 800f09e:	ed90 6b00 	vldr	d6, [r0]
 800f0a2:	3201      	adds	r2, #1
 800f0a4:	2401      	movs	r4, #1
 800f0a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f0aa:	1049      	asrs	r1, r1, #1
 800f0ac:	3008      	adds	r0, #8
 800f0ae:	e7ed      	b.n	800f08c <_dtoa_r+0x474>
 800f0b0:	2202      	movs	r2, #2
 800f0b2:	e746      	b.n	800ef42 <_dtoa_r+0x32a>
 800f0b4:	f8cd 8014 	str.w	r8, [sp, #20]
 800f0b8:	4654      	mov	r4, sl
 800f0ba:	e762      	b.n	800ef82 <_dtoa_r+0x36a>
 800f0bc:	4a59      	ldr	r2, [pc, #356]	@ (800f224 <_dtoa_r+0x60c>)
 800f0be:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f0c2:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f0c6:	9a08      	ldr	r2, [sp, #32]
 800f0c8:	ec41 0b17 	vmov	d7, r0, r1
 800f0cc:	443c      	add	r4, r7
 800f0ce:	b34a      	cbz	r2, 800f124 <_dtoa_r+0x50c>
 800f0d0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f0d4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f0d8:	463e      	mov	r6, r7
 800f0da:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f0de:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f0e2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f0e6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f0ea:	ee14 2a90 	vmov	r2, s9
 800f0ee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f0f2:	3230      	adds	r2, #48	@ 0x30
 800f0f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f0f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f0fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f100:	f806 2b01 	strb.w	r2, [r6], #1
 800f104:	d438      	bmi.n	800f178 <_dtoa_r+0x560>
 800f106:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f10a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f112:	d46e      	bmi.n	800f1f2 <_dtoa_r+0x5da>
 800f114:	42a6      	cmp	r6, r4
 800f116:	f43f af5a 	beq.w	800efce <_dtoa_r+0x3b6>
 800f11a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f11e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f122:	e7e0      	b.n	800f0e6 <_dtoa_r+0x4ce>
 800f124:	4621      	mov	r1, r4
 800f126:	463e      	mov	r6, r7
 800f128:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f12c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f130:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f134:	ee14 2a90 	vmov	r2, s9
 800f138:	3230      	adds	r2, #48	@ 0x30
 800f13a:	f806 2b01 	strb.w	r2, [r6], #1
 800f13e:	42a6      	cmp	r6, r4
 800f140:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f144:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f148:	d119      	bne.n	800f17e <_dtoa_r+0x566>
 800f14a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f14e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f152:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f15a:	dc4a      	bgt.n	800f1f2 <_dtoa_r+0x5da>
 800f15c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f160:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f168:	f57f af31 	bpl.w	800efce <_dtoa_r+0x3b6>
 800f16c:	460e      	mov	r6, r1
 800f16e:	3901      	subs	r1, #1
 800f170:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f174:	2b30      	cmp	r3, #48	@ 0x30
 800f176:	d0f9      	beq.n	800f16c <_dtoa_r+0x554>
 800f178:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f17c:	e027      	b.n	800f1ce <_dtoa_r+0x5b6>
 800f17e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f182:	e7d5      	b.n	800f130 <_dtoa_r+0x518>
 800f184:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f188:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f18c:	463e      	mov	r6, r7
 800f18e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f192:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f196:	ee15 3a10 	vmov	r3, s10
 800f19a:	3330      	adds	r3, #48	@ 0x30
 800f19c:	f806 3b01 	strb.w	r3, [r6], #1
 800f1a0:	1bf3      	subs	r3, r6, r7
 800f1a2:	459a      	cmp	sl, r3
 800f1a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f1a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f1ac:	d132      	bne.n	800f214 <_dtoa_r+0x5fc>
 800f1ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f1b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ba:	dc18      	bgt.n	800f1ee <_dtoa_r+0x5d6>
 800f1bc:	eeb4 7b46 	vcmp.f64	d7, d6
 800f1c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c4:	d103      	bne.n	800f1ce <_dtoa_r+0x5b6>
 800f1c6:	ee15 3a10 	vmov	r3, s10
 800f1ca:	07db      	lsls	r3, r3, #31
 800f1cc:	d40f      	bmi.n	800f1ee <_dtoa_r+0x5d6>
 800f1ce:	9901      	ldr	r1, [sp, #4]
 800f1d0:	4648      	mov	r0, r9
 800f1d2:	f000 fbbf 	bl	800f954 <_Bfree>
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f1da:	7033      	strb	r3, [r6, #0]
 800f1dc:	f108 0301 	add.w	r3, r8, #1
 800f1e0:	6013      	str	r3, [r2, #0]
 800f1e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	f000 824b 	beq.w	800f680 <_dtoa_r+0xa68>
 800f1ea:	601e      	str	r6, [r3, #0]
 800f1ec:	e248      	b.n	800f680 <_dtoa_r+0xa68>
 800f1ee:	f8cd 8014 	str.w	r8, [sp, #20]
 800f1f2:	4633      	mov	r3, r6
 800f1f4:	461e      	mov	r6, r3
 800f1f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f1fa:	2a39      	cmp	r2, #57	@ 0x39
 800f1fc:	d106      	bne.n	800f20c <_dtoa_r+0x5f4>
 800f1fe:	429f      	cmp	r7, r3
 800f200:	d1f8      	bne.n	800f1f4 <_dtoa_r+0x5dc>
 800f202:	9a05      	ldr	r2, [sp, #20]
 800f204:	3201      	adds	r2, #1
 800f206:	9205      	str	r2, [sp, #20]
 800f208:	2230      	movs	r2, #48	@ 0x30
 800f20a:	703a      	strb	r2, [r7, #0]
 800f20c:	781a      	ldrb	r2, [r3, #0]
 800f20e:	3201      	adds	r2, #1
 800f210:	701a      	strb	r2, [r3, #0]
 800f212:	e7b1      	b.n	800f178 <_dtoa_r+0x560>
 800f214:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f218:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f21c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f220:	d1b5      	bne.n	800f18e <_dtoa_r+0x576>
 800f222:	e7d4      	b.n	800f1ce <_dtoa_r+0x5b6>
 800f224:	08012b80 	.word	0x08012b80
 800f228:	08012b58 	.word	0x08012b58
 800f22c:	9908      	ldr	r1, [sp, #32]
 800f22e:	2900      	cmp	r1, #0
 800f230:	f000 80e9 	beq.w	800f406 <_dtoa_r+0x7ee>
 800f234:	9907      	ldr	r1, [sp, #28]
 800f236:	2901      	cmp	r1, #1
 800f238:	f300 80cb 	bgt.w	800f3d2 <_dtoa_r+0x7ba>
 800f23c:	2d00      	cmp	r5, #0
 800f23e:	f000 80c4 	beq.w	800f3ca <_dtoa_r+0x7b2>
 800f242:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f246:	9e04      	ldr	r6, [sp, #16]
 800f248:	461c      	mov	r4, r3
 800f24a:	9305      	str	r3, [sp, #20]
 800f24c:	9b04      	ldr	r3, [sp, #16]
 800f24e:	4413      	add	r3, r2
 800f250:	9304      	str	r3, [sp, #16]
 800f252:	9b06      	ldr	r3, [sp, #24]
 800f254:	2101      	movs	r1, #1
 800f256:	4413      	add	r3, r2
 800f258:	4648      	mov	r0, r9
 800f25a:	9306      	str	r3, [sp, #24]
 800f25c:	f000 fc78 	bl	800fb50 <__i2b>
 800f260:	9b05      	ldr	r3, [sp, #20]
 800f262:	4605      	mov	r5, r0
 800f264:	b166      	cbz	r6, 800f280 <_dtoa_r+0x668>
 800f266:	9a06      	ldr	r2, [sp, #24]
 800f268:	2a00      	cmp	r2, #0
 800f26a:	dd09      	ble.n	800f280 <_dtoa_r+0x668>
 800f26c:	42b2      	cmp	r2, r6
 800f26e:	9904      	ldr	r1, [sp, #16]
 800f270:	bfa8      	it	ge
 800f272:	4632      	movge	r2, r6
 800f274:	1a89      	subs	r1, r1, r2
 800f276:	9104      	str	r1, [sp, #16]
 800f278:	9906      	ldr	r1, [sp, #24]
 800f27a:	1ab6      	subs	r6, r6, r2
 800f27c:	1a8a      	subs	r2, r1, r2
 800f27e:	9206      	str	r2, [sp, #24]
 800f280:	b30b      	cbz	r3, 800f2c6 <_dtoa_r+0x6ae>
 800f282:	9a08      	ldr	r2, [sp, #32]
 800f284:	2a00      	cmp	r2, #0
 800f286:	f000 80c5 	beq.w	800f414 <_dtoa_r+0x7fc>
 800f28a:	2c00      	cmp	r4, #0
 800f28c:	f000 80bf 	beq.w	800f40e <_dtoa_r+0x7f6>
 800f290:	4629      	mov	r1, r5
 800f292:	4622      	mov	r2, r4
 800f294:	4648      	mov	r0, r9
 800f296:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f298:	f000 fd12 	bl	800fcc0 <__pow5mult>
 800f29c:	9a01      	ldr	r2, [sp, #4]
 800f29e:	4601      	mov	r1, r0
 800f2a0:	4605      	mov	r5, r0
 800f2a2:	4648      	mov	r0, r9
 800f2a4:	f000 fc6a 	bl	800fb7c <__multiply>
 800f2a8:	9901      	ldr	r1, [sp, #4]
 800f2aa:	9005      	str	r0, [sp, #20]
 800f2ac:	4648      	mov	r0, r9
 800f2ae:	f000 fb51 	bl	800f954 <_Bfree>
 800f2b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2b4:	1b1b      	subs	r3, r3, r4
 800f2b6:	f000 80b0 	beq.w	800f41a <_dtoa_r+0x802>
 800f2ba:	9905      	ldr	r1, [sp, #20]
 800f2bc:	461a      	mov	r2, r3
 800f2be:	4648      	mov	r0, r9
 800f2c0:	f000 fcfe 	bl	800fcc0 <__pow5mult>
 800f2c4:	9001      	str	r0, [sp, #4]
 800f2c6:	2101      	movs	r1, #1
 800f2c8:	4648      	mov	r0, r9
 800f2ca:	f000 fc41 	bl	800fb50 <__i2b>
 800f2ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2d0:	4604      	mov	r4, r0
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	f000 81da 	beq.w	800f68c <_dtoa_r+0xa74>
 800f2d8:	461a      	mov	r2, r3
 800f2da:	4601      	mov	r1, r0
 800f2dc:	4648      	mov	r0, r9
 800f2de:	f000 fcef 	bl	800fcc0 <__pow5mult>
 800f2e2:	9b07      	ldr	r3, [sp, #28]
 800f2e4:	2b01      	cmp	r3, #1
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	f300 80a0 	bgt.w	800f42c <_dtoa_r+0x814>
 800f2ec:	9b02      	ldr	r3, [sp, #8]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	f040 8096 	bne.w	800f420 <_dtoa_r+0x808>
 800f2f4:	9b03      	ldr	r3, [sp, #12]
 800f2f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f2fa:	2a00      	cmp	r2, #0
 800f2fc:	f040 8092 	bne.w	800f424 <_dtoa_r+0x80c>
 800f300:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f304:	0d12      	lsrs	r2, r2, #20
 800f306:	0512      	lsls	r2, r2, #20
 800f308:	2a00      	cmp	r2, #0
 800f30a:	f000 808d 	beq.w	800f428 <_dtoa_r+0x810>
 800f30e:	9b04      	ldr	r3, [sp, #16]
 800f310:	3301      	adds	r3, #1
 800f312:	9304      	str	r3, [sp, #16]
 800f314:	9b06      	ldr	r3, [sp, #24]
 800f316:	3301      	adds	r3, #1
 800f318:	9306      	str	r3, [sp, #24]
 800f31a:	2301      	movs	r3, #1
 800f31c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f31e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f320:	2b00      	cmp	r3, #0
 800f322:	f000 81b9 	beq.w	800f698 <_dtoa_r+0xa80>
 800f326:	6922      	ldr	r2, [r4, #16]
 800f328:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f32c:	6910      	ldr	r0, [r2, #16]
 800f32e:	f000 fbc3 	bl	800fab8 <__hi0bits>
 800f332:	f1c0 0020 	rsb	r0, r0, #32
 800f336:	9b06      	ldr	r3, [sp, #24]
 800f338:	4418      	add	r0, r3
 800f33a:	f010 001f 	ands.w	r0, r0, #31
 800f33e:	f000 8081 	beq.w	800f444 <_dtoa_r+0x82c>
 800f342:	f1c0 0220 	rsb	r2, r0, #32
 800f346:	2a04      	cmp	r2, #4
 800f348:	dd73      	ble.n	800f432 <_dtoa_r+0x81a>
 800f34a:	9b04      	ldr	r3, [sp, #16]
 800f34c:	f1c0 001c 	rsb	r0, r0, #28
 800f350:	4403      	add	r3, r0
 800f352:	9304      	str	r3, [sp, #16]
 800f354:	9b06      	ldr	r3, [sp, #24]
 800f356:	4406      	add	r6, r0
 800f358:	4403      	add	r3, r0
 800f35a:	9306      	str	r3, [sp, #24]
 800f35c:	9b04      	ldr	r3, [sp, #16]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	dd05      	ble.n	800f36e <_dtoa_r+0x756>
 800f362:	9901      	ldr	r1, [sp, #4]
 800f364:	461a      	mov	r2, r3
 800f366:	4648      	mov	r0, r9
 800f368:	f000 fd04 	bl	800fd74 <__lshift>
 800f36c:	9001      	str	r0, [sp, #4]
 800f36e:	9b06      	ldr	r3, [sp, #24]
 800f370:	2b00      	cmp	r3, #0
 800f372:	dd05      	ble.n	800f380 <_dtoa_r+0x768>
 800f374:	4621      	mov	r1, r4
 800f376:	461a      	mov	r2, r3
 800f378:	4648      	mov	r0, r9
 800f37a:	f000 fcfb 	bl	800fd74 <__lshift>
 800f37e:	4604      	mov	r4, r0
 800f380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f382:	2b00      	cmp	r3, #0
 800f384:	d060      	beq.n	800f448 <_dtoa_r+0x830>
 800f386:	9801      	ldr	r0, [sp, #4]
 800f388:	4621      	mov	r1, r4
 800f38a:	f000 fd5f 	bl	800fe4c <__mcmp>
 800f38e:	2800      	cmp	r0, #0
 800f390:	da5a      	bge.n	800f448 <_dtoa_r+0x830>
 800f392:	f108 33ff 	add.w	r3, r8, #4294967295
 800f396:	9305      	str	r3, [sp, #20]
 800f398:	9901      	ldr	r1, [sp, #4]
 800f39a:	2300      	movs	r3, #0
 800f39c:	220a      	movs	r2, #10
 800f39e:	4648      	mov	r0, r9
 800f3a0:	f000 fafa 	bl	800f998 <__multadd>
 800f3a4:	9b08      	ldr	r3, [sp, #32]
 800f3a6:	9001      	str	r0, [sp, #4]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	f000 8177 	beq.w	800f69c <_dtoa_r+0xa84>
 800f3ae:	4629      	mov	r1, r5
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	220a      	movs	r2, #10
 800f3b4:	4648      	mov	r0, r9
 800f3b6:	f000 faef 	bl	800f998 <__multadd>
 800f3ba:	f1bb 0f00 	cmp.w	fp, #0
 800f3be:	4605      	mov	r5, r0
 800f3c0:	dc6e      	bgt.n	800f4a0 <_dtoa_r+0x888>
 800f3c2:	9b07      	ldr	r3, [sp, #28]
 800f3c4:	2b02      	cmp	r3, #2
 800f3c6:	dc48      	bgt.n	800f45a <_dtoa_r+0x842>
 800f3c8:	e06a      	b.n	800f4a0 <_dtoa_r+0x888>
 800f3ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f3cc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f3d0:	e739      	b.n	800f246 <_dtoa_r+0x62e>
 800f3d2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800f3d6:	42a3      	cmp	r3, r4
 800f3d8:	db07      	blt.n	800f3ea <_dtoa_r+0x7d2>
 800f3da:	f1ba 0f00 	cmp.w	sl, #0
 800f3de:	eba3 0404 	sub.w	r4, r3, r4
 800f3e2:	db0b      	blt.n	800f3fc <_dtoa_r+0x7e4>
 800f3e4:	9e04      	ldr	r6, [sp, #16]
 800f3e6:	4652      	mov	r2, sl
 800f3e8:	e72f      	b.n	800f24a <_dtoa_r+0x632>
 800f3ea:	1ae2      	subs	r2, r4, r3
 800f3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3ee:	9e04      	ldr	r6, [sp, #16]
 800f3f0:	4413      	add	r3, r2
 800f3f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800f3f4:	4652      	mov	r2, sl
 800f3f6:	4623      	mov	r3, r4
 800f3f8:	2400      	movs	r4, #0
 800f3fa:	e726      	b.n	800f24a <_dtoa_r+0x632>
 800f3fc:	9a04      	ldr	r2, [sp, #16]
 800f3fe:	eba2 060a 	sub.w	r6, r2, sl
 800f402:	2200      	movs	r2, #0
 800f404:	e721      	b.n	800f24a <_dtoa_r+0x632>
 800f406:	9e04      	ldr	r6, [sp, #16]
 800f408:	9d08      	ldr	r5, [sp, #32]
 800f40a:	461c      	mov	r4, r3
 800f40c:	e72a      	b.n	800f264 <_dtoa_r+0x64c>
 800f40e:	9a01      	ldr	r2, [sp, #4]
 800f410:	9205      	str	r2, [sp, #20]
 800f412:	e752      	b.n	800f2ba <_dtoa_r+0x6a2>
 800f414:	9901      	ldr	r1, [sp, #4]
 800f416:	461a      	mov	r2, r3
 800f418:	e751      	b.n	800f2be <_dtoa_r+0x6a6>
 800f41a:	9b05      	ldr	r3, [sp, #20]
 800f41c:	9301      	str	r3, [sp, #4]
 800f41e:	e752      	b.n	800f2c6 <_dtoa_r+0x6ae>
 800f420:	2300      	movs	r3, #0
 800f422:	e77b      	b.n	800f31c <_dtoa_r+0x704>
 800f424:	9b02      	ldr	r3, [sp, #8]
 800f426:	e779      	b.n	800f31c <_dtoa_r+0x704>
 800f428:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f42a:	e778      	b.n	800f31e <_dtoa_r+0x706>
 800f42c:	2300      	movs	r3, #0
 800f42e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f430:	e779      	b.n	800f326 <_dtoa_r+0x70e>
 800f432:	d093      	beq.n	800f35c <_dtoa_r+0x744>
 800f434:	9b04      	ldr	r3, [sp, #16]
 800f436:	321c      	adds	r2, #28
 800f438:	4413      	add	r3, r2
 800f43a:	9304      	str	r3, [sp, #16]
 800f43c:	9b06      	ldr	r3, [sp, #24]
 800f43e:	4416      	add	r6, r2
 800f440:	4413      	add	r3, r2
 800f442:	e78a      	b.n	800f35a <_dtoa_r+0x742>
 800f444:	4602      	mov	r2, r0
 800f446:	e7f5      	b.n	800f434 <_dtoa_r+0x81c>
 800f448:	f1ba 0f00 	cmp.w	sl, #0
 800f44c:	f8cd 8014 	str.w	r8, [sp, #20]
 800f450:	46d3      	mov	fp, sl
 800f452:	dc21      	bgt.n	800f498 <_dtoa_r+0x880>
 800f454:	9b07      	ldr	r3, [sp, #28]
 800f456:	2b02      	cmp	r3, #2
 800f458:	dd1e      	ble.n	800f498 <_dtoa_r+0x880>
 800f45a:	f1bb 0f00 	cmp.w	fp, #0
 800f45e:	f47f addc 	bne.w	800f01a <_dtoa_r+0x402>
 800f462:	4621      	mov	r1, r4
 800f464:	465b      	mov	r3, fp
 800f466:	2205      	movs	r2, #5
 800f468:	4648      	mov	r0, r9
 800f46a:	f000 fa95 	bl	800f998 <__multadd>
 800f46e:	4601      	mov	r1, r0
 800f470:	4604      	mov	r4, r0
 800f472:	9801      	ldr	r0, [sp, #4]
 800f474:	f000 fcea 	bl	800fe4c <__mcmp>
 800f478:	2800      	cmp	r0, #0
 800f47a:	f77f adce 	ble.w	800f01a <_dtoa_r+0x402>
 800f47e:	463e      	mov	r6, r7
 800f480:	2331      	movs	r3, #49	@ 0x31
 800f482:	f806 3b01 	strb.w	r3, [r6], #1
 800f486:	9b05      	ldr	r3, [sp, #20]
 800f488:	3301      	adds	r3, #1
 800f48a:	9305      	str	r3, [sp, #20]
 800f48c:	e5c9      	b.n	800f022 <_dtoa_r+0x40a>
 800f48e:	f8cd 8014 	str.w	r8, [sp, #20]
 800f492:	4654      	mov	r4, sl
 800f494:	4625      	mov	r5, r4
 800f496:	e7f2      	b.n	800f47e <_dtoa_r+0x866>
 800f498:	9b08      	ldr	r3, [sp, #32]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	f000 8102 	beq.w	800f6a4 <_dtoa_r+0xa8c>
 800f4a0:	2e00      	cmp	r6, #0
 800f4a2:	dd05      	ble.n	800f4b0 <_dtoa_r+0x898>
 800f4a4:	4629      	mov	r1, r5
 800f4a6:	4632      	mov	r2, r6
 800f4a8:	4648      	mov	r0, r9
 800f4aa:	f000 fc63 	bl	800fd74 <__lshift>
 800f4ae:	4605      	mov	r5, r0
 800f4b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d058      	beq.n	800f568 <_dtoa_r+0x950>
 800f4b6:	6869      	ldr	r1, [r5, #4]
 800f4b8:	4648      	mov	r0, r9
 800f4ba:	f000 fa0b 	bl	800f8d4 <_Balloc>
 800f4be:	4606      	mov	r6, r0
 800f4c0:	b928      	cbnz	r0, 800f4ce <_dtoa_r+0x8b6>
 800f4c2:	4b82      	ldr	r3, [pc, #520]	@ (800f6cc <_dtoa_r+0xab4>)
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f4ca:	f7ff bbbe 	b.w	800ec4a <_dtoa_r+0x32>
 800f4ce:	692a      	ldr	r2, [r5, #16]
 800f4d0:	3202      	adds	r2, #2
 800f4d2:	0092      	lsls	r2, r2, #2
 800f4d4:	f105 010c 	add.w	r1, r5, #12
 800f4d8:	300c      	adds	r0, #12
 800f4da:	f7ff fb00 	bl	800eade <memcpy>
 800f4de:	2201      	movs	r2, #1
 800f4e0:	4631      	mov	r1, r6
 800f4e2:	4648      	mov	r0, r9
 800f4e4:	f000 fc46 	bl	800fd74 <__lshift>
 800f4e8:	1c7b      	adds	r3, r7, #1
 800f4ea:	9304      	str	r3, [sp, #16]
 800f4ec:	eb07 030b 	add.w	r3, r7, fp
 800f4f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f4f2:	9b02      	ldr	r3, [sp, #8]
 800f4f4:	f003 0301 	and.w	r3, r3, #1
 800f4f8:	46a8      	mov	r8, r5
 800f4fa:	9308      	str	r3, [sp, #32]
 800f4fc:	4605      	mov	r5, r0
 800f4fe:	9b04      	ldr	r3, [sp, #16]
 800f500:	9801      	ldr	r0, [sp, #4]
 800f502:	4621      	mov	r1, r4
 800f504:	f103 3bff 	add.w	fp, r3, #4294967295
 800f508:	f7ff fafe 	bl	800eb08 <quorem>
 800f50c:	4641      	mov	r1, r8
 800f50e:	9002      	str	r0, [sp, #8]
 800f510:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f514:	9801      	ldr	r0, [sp, #4]
 800f516:	f000 fc99 	bl	800fe4c <__mcmp>
 800f51a:	462a      	mov	r2, r5
 800f51c:	9006      	str	r0, [sp, #24]
 800f51e:	4621      	mov	r1, r4
 800f520:	4648      	mov	r0, r9
 800f522:	f000 fcaf 	bl	800fe84 <__mdiff>
 800f526:	68c2      	ldr	r2, [r0, #12]
 800f528:	4606      	mov	r6, r0
 800f52a:	b9fa      	cbnz	r2, 800f56c <_dtoa_r+0x954>
 800f52c:	4601      	mov	r1, r0
 800f52e:	9801      	ldr	r0, [sp, #4]
 800f530:	f000 fc8c 	bl	800fe4c <__mcmp>
 800f534:	4602      	mov	r2, r0
 800f536:	4631      	mov	r1, r6
 800f538:	4648      	mov	r0, r9
 800f53a:	920a      	str	r2, [sp, #40]	@ 0x28
 800f53c:	f000 fa0a 	bl	800f954 <_Bfree>
 800f540:	9b07      	ldr	r3, [sp, #28]
 800f542:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f544:	9e04      	ldr	r6, [sp, #16]
 800f546:	ea42 0103 	orr.w	r1, r2, r3
 800f54a:	9b08      	ldr	r3, [sp, #32]
 800f54c:	4319      	orrs	r1, r3
 800f54e:	d10f      	bne.n	800f570 <_dtoa_r+0x958>
 800f550:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f554:	d028      	beq.n	800f5a8 <_dtoa_r+0x990>
 800f556:	9b06      	ldr	r3, [sp, #24]
 800f558:	2b00      	cmp	r3, #0
 800f55a:	dd02      	ble.n	800f562 <_dtoa_r+0x94a>
 800f55c:	9b02      	ldr	r3, [sp, #8]
 800f55e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f562:	f88b a000 	strb.w	sl, [fp]
 800f566:	e55e      	b.n	800f026 <_dtoa_r+0x40e>
 800f568:	4628      	mov	r0, r5
 800f56a:	e7bd      	b.n	800f4e8 <_dtoa_r+0x8d0>
 800f56c:	2201      	movs	r2, #1
 800f56e:	e7e2      	b.n	800f536 <_dtoa_r+0x91e>
 800f570:	9b06      	ldr	r3, [sp, #24]
 800f572:	2b00      	cmp	r3, #0
 800f574:	db04      	blt.n	800f580 <_dtoa_r+0x968>
 800f576:	9907      	ldr	r1, [sp, #28]
 800f578:	430b      	orrs	r3, r1
 800f57a:	9908      	ldr	r1, [sp, #32]
 800f57c:	430b      	orrs	r3, r1
 800f57e:	d120      	bne.n	800f5c2 <_dtoa_r+0x9aa>
 800f580:	2a00      	cmp	r2, #0
 800f582:	ddee      	ble.n	800f562 <_dtoa_r+0x94a>
 800f584:	9901      	ldr	r1, [sp, #4]
 800f586:	2201      	movs	r2, #1
 800f588:	4648      	mov	r0, r9
 800f58a:	f000 fbf3 	bl	800fd74 <__lshift>
 800f58e:	4621      	mov	r1, r4
 800f590:	9001      	str	r0, [sp, #4]
 800f592:	f000 fc5b 	bl	800fe4c <__mcmp>
 800f596:	2800      	cmp	r0, #0
 800f598:	dc03      	bgt.n	800f5a2 <_dtoa_r+0x98a>
 800f59a:	d1e2      	bne.n	800f562 <_dtoa_r+0x94a>
 800f59c:	f01a 0f01 	tst.w	sl, #1
 800f5a0:	d0df      	beq.n	800f562 <_dtoa_r+0x94a>
 800f5a2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f5a6:	d1d9      	bne.n	800f55c <_dtoa_r+0x944>
 800f5a8:	2339      	movs	r3, #57	@ 0x39
 800f5aa:	f88b 3000 	strb.w	r3, [fp]
 800f5ae:	4633      	mov	r3, r6
 800f5b0:	461e      	mov	r6, r3
 800f5b2:	3b01      	subs	r3, #1
 800f5b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f5b8:	2a39      	cmp	r2, #57	@ 0x39
 800f5ba:	d052      	beq.n	800f662 <_dtoa_r+0xa4a>
 800f5bc:	3201      	adds	r2, #1
 800f5be:	701a      	strb	r2, [r3, #0]
 800f5c0:	e531      	b.n	800f026 <_dtoa_r+0x40e>
 800f5c2:	2a00      	cmp	r2, #0
 800f5c4:	dd07      	ble.n	800f5d6 <_dtoa_r+0x9be>
 800f5c6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f5ca:	d0ed      	beq.n	800f5a8 <_dtoa_r+0x990>
 800f5cc:	f10a 0301 	add.w	r3, sl, #1
 800f5d0:	f88b 3000 	strb.w	r3, [fp]
 800f5d4:	e527      	b.n	800f026 <_dtoa_r+0x40e>
 800f5d6:	9b04      	ldr	r3, [sp, #16]
 800f5d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f5da:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f5de:	4293      	cmp	r3, r2
 800f5e0:	d029      	beq.n	800f636 <_dtoa_r+0xa1e>
 800f5e2:	9901      	ldr	r1, [sp, #4]
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	220a      	movs	r2, #10
 800f5e8:	4648      	mov	r0, r9
 800f5ea:	f000 f9d5 	bl	800f998 <__multadd>
 800f5ee:	45a8      	cmp	r8, r5
 800f5f0:	9001      	str	r0, [sp, #4]
 800f5f2:	f04f 0300 	mov.w	r3, #0
 800f5f6:	f04f 020a 	mov.w	r2, #10
 800f5fa:	4641      	mov	r1, r8
 800f5fc:	4648      	mov	r0, r9
 800f5fe:	d107      	bne.n	800f610 <_dtoa_r+0x9f8>
 800f600:	f000 f9ca 	bl	800f998 <__multadd>
 800f604:	4680      	mov	r8, r0
 800f606:	4605      	mov	r5, r0
 800f608:	9b04      	ldr	r3, [sp, #16]
 800f60a:	3301      	adds	r3, #1
 800f60c:	9304      	str	r3, [sp, #16]
 800f60e:	e776      	b.n	800f4fe <_dtoa_r+0x8e6>
 800f610:	f000 f9c2 	bl	800f998 <__multadd>
 800f614:	4629      	mov	r1, r5
 800f616:	4680      	mov	r8, r0
 800f618:	2300      	movs	r3, #0
 800f61a:	220a      	movs	r2, #10
 800f61c:	4648      	mov	r0, r9
 800f61e:	f000 f9bb 	bl	800f998 <__multadd>
 800f622:	4605      	mov	r5, r0
 800f624:	e7f0      	b.n	800f608 <_dtoa_r+0x9f0>
 800f626:	f1bb 0f00 	cmp.w	fp, #0
 800f62a:	bfcc      	ite	gt
 800f62c:	465e      	movgt	r6, fp
 800f62e:	2601      	movle	r6, #1
 800f630:	443e      	add	r6, r7
 800f632:	f04f 0800 	mov.w	r8, #0
 800f636:	9901      	ldr	r1, [sp, #4]
 800f638:	2201      	movs	r2, #1
 800f63a:	4648      	mov	r0, r9
 800f63c:	f000 fb9a 	bl	800fd74 <__lshift>
 800f640:	4621      	mov	r1, r4
 800f642:	9001      	str	r0, [sp, #4]
 800f644:	f000 fc02 	bl	800fe4c <__mcmp>
 800f648:	2800      	cmp	r0, #0
 800f64a:	dcb0      	bgt.n	800f5ae <_dtoa_r+0x996>
 800f64c:	d102      	bne.n	800f654 <_dtoa_r+0xa3c>
 800f64e:	f01a 0f01 	tst.w	sl, #1
 800f652:	d1ac      	bne.n	800f5ae <_dtoa_r+0x996>
 800f654:	4633      	mov	r3, r6
 800f656:	461e      	mov	r6, r3
 800f658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f65c:	2a30      	cmp	r2, #48	@ 0x30
 800f65e:	d0fa      	beq.n	800f656 <_dtoa_r+0xa3e>
 800f660:	e4e1      	b.n	800f026 <_dtoa_r+0x40e>
 800f662:	429f      	cmp	r7, r3
 800f664:	d1a4      	bne.n	800f5b0 <_dtoa_r+0x998>
 800f666:	9b05      	ldr	r3, [sp, #20]
 800f668:	3301      	adds	r3, #1
 800f66a:	9305      	str	r3, [sp, #20]
 800f66c:	2331      	movs	r3, #49	@ 0x31
 800f66e:	703b      	strb	r3, [r7, #0]
 800f670:	e4d9      	b.n	800f026 <_dtoa_r+0x40e>
 800f672:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f674:	4f16      	ldr	r7, [pc, #88]	@ (800f6d0 <_dtoa_r+0xab8>)
 800f676:	b11b      	cbz	r3, 800f680 <_dtoa_r+0xa68>
 800f678:	f107 0308 	add.w	r3, r7, #8
 800f67c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f67e:	6013      	str	r3, [r2, #0]
 800f680:	4638      	mov	r0, r7
 800f682:	b011      	add	sp, #68	@ 0x44
 800f684:	ecbd 8b02 	vpop	{d8}
 800f688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f68c:	9b07      	ldr	r3, [sp, #28]
 800f68e:	2b01      	cmp	r3, #1
 800f690:	f77f ae2c 	ble.w	800f2ec <_dtoa_r+0x6d4>
 800f694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f696:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f698:	2001      	movs	r0, #1
 800f69a:	e64c      	b.n	800f336 <_dtoa_r+0x71e>
 800f69c:	f1bb 0f00 	cmp.w	fp, #0
 800f6a0:	f77f aed8 	ble.w	800f454 <_dtoa_r+0x83c>
 800f6a4:	463e      	mov	r6, r7
 800f6a6:	9801      	ldr	r0, [sp, #4]
 800f6a8:	4621      	mov	r1, r4
 800f6aa:	f7ff fa2d 	bl	800eb08 <quorem>
 800f6ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f6b2:	f806 ab01 	strb.w	sl, [r6], #1
 800f6b6:	1bf2      	subs	r2, r6, r7
 800f6b8:	4593      	cmp	fp, r2
 800f6ba:	ddb4      	ble.n	800f626 <_dtoa_r+0xa0e>
 800f6bc:	9901      	ldr	r1, [sp, #4]
 800f6be:	2300      	movs	r3, #0
 800f6c0:	220a      	movs	r2, #10
 800f6c2:	4648      	mov	r0, r9
 800f6c4:	f000 f968 	bl	800f998 <__multadd>
 800f6c8:	9001      	str	r0, [sp, #4]
 800f6ca:	e7ec      	b.n	800f6a6 <_dtoa_r+0xa8e>
 800f6cc:	08012a26 	.word	0x08012a26
 800f6d0:	080129aa 	.word	0x080129aa

0800f6d4 <_free_r>:
 800f6d4:	b538      	push	{r3, r4, r5, lr}
 800f6d6:	4605      	mov	r5, r0
 800f6d8:	2900      	cmp	r1, #0
 800f6da:	d041      	beq.n	800f760 <_free_r+0x8c>
 800f6dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6e0:	1f0c      	subs	r4, r1, #4
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	bfb8      	it	lt
 800f6e6:	18e4      	addlt	r4, r4, r3
 800f6e8:	f000 f8e8 	bl	800f8bc <__malloc_lock>
 800f6ec:	4a1d      	ldr	r2, [pc, #116]	@ (800f764 <_free_r+0x90>)
 800f6ee:	6813      	ldr	r3, [r2, #0]
 800f6f0:	b933      	cbnz	r3, 800f700 <_free_r+0x2c>
 800f6f2:	6063      	str	r3, [r4, #4]
 800f6f4:	6014      	str	r4, [r2, #0]
 800f6f6:	4628      	mov	r0, r5
 800f6f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f6fc:	f000 b8e4 	b.w	800f8c8 <__malloc_unlock>
 800f700:	42a3      	cmp	r3, r4
 800f702:	d908      	bls.n	800f716 <_free_r+0x42>
 800f704:	6820      	ldr	r0, [r4, #0]
 800f706:	1821      	adds	r1, r4, r0
 800f708:	428b      	cmp	r3, r1
 800f70a:	bf01      	itttt	eq
 800f70c:	6819      	ldreq	r1, [r3, #0]
 800f70e:	685b      	ldreq	r3, [r3, #4]
 800f710:	1809      	addeq	r1, r1, r0
 800f712:	6021      	streq	r1, [r4, #0]
 800f714:	e7ed      	b.n	800f6f2 <_free_r+0x1e>
 800f716:	461a      	mov	r2, r3
 800f718:	685b      	ldr	r3, [r3, #4]
 800f71a:	b10b      	cbz	r3, 800f720 <_free_r+0x4c>
 800f71c:	42a3      	cmp	r3, r4
 800f71e:	d9fa      	bls.n	800f716 <_free_r+0x42>
 800f720:	6811      	ldr	r1, [r2, #0]
 800f722:	1850      	adds	r0, r2, r1
 800f724:	42a0      	cmp	r0, r4
 800f726:	d10b      	bne.n	800f740 <_free_r+0x6c>
 800f728:	6820      	ldr	r0, [r4, #0]
 800f72a:	4401      	add	r1, r0
 800f72c:	1850      	adds	r0, r2, r1
 800f72e:	4283      	cmp	r3, r0
 800f730:	6011      	str	r1, [r2, #0]
 800f732:	d1e0      	bne.n	800f6f6 <_free_r+0x22>
 800f734:	6818      	ldr	r0, [r3, #0]
 800f736:	685b      	ldr	r3, [r3, #4]
 800f738:	6053      	str	r3, [r2, #4]
 800f73a:	4408      	add	r0, r1
 800f73c:	6010      	str	r0, [r2, #0]
 800f73e:	e7da      	b.n	800f6f6 <_free_r+0x22>
 800f740:	d902      	bls.n	800f748 <_free_r+0x74>
 800f742:	230c      	movs	r3, #12
 800f744:	602b      	str	r3, [r5, #0]
 800f746:	e7d6      	b.n	800f6f6 <_free_r+0x22>
 800f748:	6820      	ldr	r0, [r4, #0]
 800f74a:	1821      	adds	r1, r4, r0
 800f74c:	428b      	cmp	r3, r1
 800f74e:	bf04      	itt	eq
 800f750:	6819      	ldreq	r1, [r3, #0]
 800f752:	685b      	ldreq	r3, [r3, #4]
 800f754:	6063      	str	r3, [r4, #4]
 800f756:	bf04      	itt	eq
 800f758:	1809      	addeq	r1, r1, r0
 800f75a:	6021      	streq	r1, [r4, #0]
 800f75c:	6054      	str	r4, [r2, #4]
 800f75e:	e7ca      	b.n	800f6f6 <_free_r+0x22>
 800f760:	bd38      	pop	{r3, r4, r5, pc}
 800f762:	bf00      	nop
 800f764:	20001578 	.word	0x20001578

0800f768 <malloc>:
 800f768:	4b02      	ldr	r3, [pc, #8]	@ (800f774 <malloc+0xc>)
 800f76a:	4601      	mov	r1, r0
 800f76c:	6818      	ldr	r0, [r3, #0]
 800f76e:	f000 b825 	b.w	800f7bc <_malloc_r>
 800f772:	bf00      	nop
 800f774:	200002f4 	.word	0x200002f4

0800f778 <sbrk_aligned>:
 800f778:	b570      	push	{r4, r5, r6, lr}
 800f77a:	4e0f      	ldr	r6, [pc, #60]	@ (800f7b8 <sbrk_aligned+0x40>)
 800f77c:	460c      	mov	r4, r1
 800f77e:	6831      	ldr	r1, [r6, #0]
 800f780:	4605      	mov	r5, r0
 800f782:	b911      	cbnz	r1, 800f78a <sbrk_aligned+0x12>
 800f784:	f001 fdb4 	bl	80112f0 <_sbrk_r>
 800f788:	6030      	str	r0, [r6, #0]
 800f78a:	4621      	mov	r1, r4
 800f78c:	4628      	mov	r0, r5
 800f78e:	f001 fdaf 	bl	80112f0 <_sbrk_r>
 800f792:	1c43      	adds	r3, r0, #1
 800f794:	d103      	bne.n	800f79e <sbrk_aligned+0x26>
 800f796:	f04f 34ff 	mov.w	r4, #4294967295
 800f79a:	4620      	mov	r0, r4
 800f79c:	bd70      	pop	{r4, r5, r6, pc}
 800f79e:	1cc4      	adds	r4, r0, #3
 800f7a0:	f024 0403 	bic.w	r4, r4, #3
 800f7a4:	42a0      	cmp	r0, r4
 800f7a6:	d0f8      	beq.n	800f79a <sbrk_aligned+0x22>
 800f7a8:	1a21      	subs	r1, r4, r0
 800f7aa:	4628      	mov	r0, r5
 800f7ac:	f001 fda0 	bl	80112f0 <_sbrk_r>
 800f7b0:	3001      	adds	r0, #1
 800f7b2:	d1f2      	bne.n	800f79a <sbrk_aligned+0x22>
 800f7b4:	e7ef      	b.n	800f796 <sbrk_aligned+0x1e>
 800f7b6:	bf00      	nop
 800f7b8:	20001574 	.word	0x20001574

0800f7bc <_malloc_r>:
 800f7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7c0:	1ccd      	adds	r5, r1, #3
 800f7c2:	f025 0503 	bic.w	r5, r5, #3
 800f7c6:	3508      	adds	r5, #8
 800f7c8:	2d0c      	cmp	r5, #12
 800f7ca:	bf38      	it	cc
 800f7cc:	250c      	movcc	r5, #12
 800f7ce:	2d00      	cmp	r5, #0
 800f7d0:	4606      	mov	r6, r0
 800f7d2:	db01      	blt.n	800f7d8 <_malloc_r+0x1c>
 800f7d4:	42a9      	cmp	r1, r5
 800f7d6:	d904      	bls.n	800f7e2 <_malloc_r+0x26>
 800f7d8:	230c      	movs	r3, #12
 800f7da:	6033      	str	r3, [r6, #0]
 800f7dc:	2000      	movs	r0, #0
 800f7de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f8b8 <_malloc_r+0xfc>
 800f7e6:	f000 f869 	bl	800f8bc <__malloc_lock>
 800f7ea:	f8d8 3000 	ldr.w	r3, [r8]
 800f7ee:	461c      	mov	r4, r3
 800f7f0:	bb44      	cbnz	r4, 800f844 <_malloc_r+0x88>
 800f7f2:	4629      	mov	r1, r5
 800f7f4:	4630      	mov	r0, r6
 800f7f6:	f7ff ffbf 	bl	800f778 <sbrk_aligned>
 800f7fa:	1c43      	adds	r3, r0, #1
 800f7fc:	4604      	mov	r4, r0
 800f7fe:	d158      	bne.n	800f8b2 <_malloc_r+0xf6>
 800f800:	f8d8 4000 	ldr.w	r4, [r8]
 800f804:	4627      	mov	r7, r4
 800f806:	2f00      	cmp	r7, #0
 800f808:	d143      	bne.n	800f892 <_malloc_r+0xd6>
 800f80a:	2c00      	cmp	r4, #0
 800f80c:	d04b      	beq.n	800f8a6 <_malloc_r+0xea>
 800f80e:	6823      	ldr	r3, [r4, #0]
 800f810:	4639      	mov	r1, r7
 800f812:	4630      	mov	r0, r6
 800f814:	eb04 0903 	add.w	r9, r4, r3
 800f818:	f001 fd6a 	bl	80112f0 <_sbrk_r>
 800f81c:	4581      	cmp	r9, r0
 800f81e:	d142      	bne.n	800f8a6 <_malloc_r+0xea>
 800f820:	6821      	ldr	r1, [r4, #0]
 800f822:	1a6d      	subs	r5, r5, r1
 800f824:	4629      	mov	r1, r5
 800f826:	4630      	mov	r0, r6
 800f828:	f7ff ffa6 	bl	800f778 <sbrk_aligned>
 800f82c:	3001      	adds	r0, #1
 800f82e:	d03a      	beq.n	800f8a6 <_malloc_r+0xea>
 800f830:	6823      	ldr	r3, [r4, #0]
 800f832:	442b      	add	r3, r5
 800f834:	6023      	str	r3, [r4, #0]
 800f836:	f8d8 3000 	ldr.w	r3, [r8]
 800f83a:	685a      	ldr	r2, [r3, #4]
 800f83c:	bb62      	cbnz	r2, 800f898 <_malloc_r+0xdc>
 800f83e:	f8c8 7000 	str.w	r7, [r8]
 800f842:	e00f      	b.n	800f864 <_malloc_r+0xa8>
 800f844:	6822      	ldr	r2, [r4, #0]
 800f846:	1b52      	subs	r2, r2, r5
 800f848:	d420      	bmi.n	800f88c <_malloc_r+0xd0>
 800f84a:	2a0b      	cmp	r2, #11
 800f84c:	d917      	bls.n	800f87e <_malloc_r+0xc2>
 800f84e:	1961      	adds	r1, r4, r5
 800f850:	42a3      	cmp	r3, r4
 800f852:	6025      	str	r5, [r4, #0]
 800f854:	bf18      	it	ne
 800f856:	6059      	strne	r1, [r3, #4]
 800f858:	6863      	ldr	r3, [r4, #4]
 800f85a:	bf08      	it	eq
 800f85c:	f8c8 1000 	streq.w	r1, [r8]
 800f860:	5162      	str	r2, [r4, r5]
 800f862:	604b      	str	r3, [r1, #4]
 800f864:	4630      	mov	r0, r6
 800f866:	f000 f82f 	bl	800f8c8 <__malloc_unlock>
 800f86a:	f104 000b 	add.w	r0, r4, #11
 800f86e:	1d23      	adds	r3, r4, #4
 800f870:	f020 0007 	bic.w	r0, r0, #7
 800f874:	1ac2      	subs	r2, r0, r3
 800f876:	bf1c      	itt	ne
 800f878:	1a1b      	subne	r3, r3, r0
 800f87a:	50a3      	strne	r3, [r4, r2]
 800f87c:	e7af      	b.n	800f7de <_malloc_r+0x22>
 800f87e:	6862      	ldr	r2, [r4, #4]
 800f880:	42a3      	cmp	r3, r4
 800f882:	bf0c      	ite	eq
 800f884:	f8c8 2000 	streq.w	r2, [r8]
 800f888:	605a      	strne	r2, [r3, #4]
 800f88a:	e7eb      	b.n	800f864 <_malloc_r+0xa8>
 800f88c:	4623      	mov	r3, r4
 800f88e:	6864      	ldr	r4, [r4, #4]
 800f890:	e7ae      	b.n	800f7f0 <_malloc_r+0x34>
 800f892:	463c      	mov	r4, r7
 800f894:	687f      	ldr	r7, [r7, #4]
 800f896:	e7b6      	b.n	800f806 <_malloc_r+0x4a>
 800f898:	461a      	mov	r2, r3
 800f89a:	685b      	ldr	r3, [r3, #4]
 800f89c:	42a3      	cmp	r3, r4
 800f89e:	d1fb      	bne.n	800f898 <_malloc_r+0xdc>
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	6053      	str	r3, [r2, #4]
 800f8a4:	e7de      	b.n	800f864 <_malloc_r+0xa8>
 800f8a6:	230c      	movs	r3, #12
 800f8a8:	6033      	str	r3, [r6, #0]
 800f8aa:	4630      	mov	r0, r6
 800f8ac:	f000 f80c 	bl	800f8c8 <__malloc_unlock>
 800f8b0:	e794      	b.n	800f7dc <_malloc_r+0x20>
 800f8b2:	6005      	str	r5, [r0, #0]
 800f8b4:	e7d6      	b.n	800f864 <_malloc_r+0xa8>
 800f8b6:	bf00      	nop
 800f8b8:	20001578 	.word	0x20001578

0800f8bc <__malloc_lock>:
 800f8bc:	4801      	ldr	r0, [pc, #4]	@ (800f8c4 <__malloc_lock+0x8>)
 800f8be:	f7ff b904 	b.w	800eaca <__retarget_lock_acquire_recursive>
 800f8c2:	bf00      	nop
 800f8c4:	20001570 	.word	0x20001570

0800f8c8 <__malloc_unlock>:
 800f8c8:	4801      	ldr	r0, [pc, #4]	@ (800f8d0 <__malloc_unlock+0x8>)
 800f8ca:	f7ff b8ff 	b.w	800eacc <__retarget_lock_release_recursive>
 800f8ce:	bf00      	nop
 800f8d0:	20001570 	.word	0x20001570

0800f8d4 <_Balloc>:
 800f8d4:	b570      	push	{r4, r5, r6, lr}
 800f8d6:	69c6      	ldr	r6, [r0, #28]
 800f8d8:	4604      	mov	r4, r0
 800f8da:	460d      	mov	r5, r1
 800f8dc:	b976      	cbnz	r6, 800f8fc <_Balloc+0x28>
 800f8de:	2010      	movs	r0, #16
 800f8e0:	f7ff ff42 	bl	800f768 <malloc>
 800f8e4:	4602      	mov	r2, r0
 800f8e6:	61e0      	str	r0, [r4, #28]
 800f8e8:	b920      	cbnz	r0, 800f8f4 <_Balloc+0x20>
 800f8ea:	4b18      	ldr	r3, [pc, #96]	@ (800f94c <_Balloc+0x78>)
 800f8ec:	4818      	ldr	r0, [pc, #96]	@ (800f950 <_Balloc+0x7c>)
 800f8ee:	216b      	movs	r1, #107	@ 0x6b
 800f8f0:	f001 fd16 	bl	8011320 <__assert_func>
 800f8f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f8f8:	6006      	str	r6, [r0, #0]
 800f8fa:	60c6      	str	r6, [r0, #12]
 800f8fc:	69e6      	ldr	r6, [r4, #28]
 800f8fe:	68f3      	ldr	r3, [r6, #12]
 800f900:	b183      	cbz	r3, 800f924 <_Balloc+0x50>
 800f902:	69e3      	ldr	r3, [r4, #28]
 800f904:	68db      	ldr	r3, [r3, #12]
 800f906:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f90a:	b9b8      	cbnz	r0, 800f93c <_Balloc+0x68>
 800f90c:	2101      	movs	r1, #1
 800f90e:	fa01 f605 	lsl.w	r6, r1, r5
 800f912:	1d72      	adds	r2, r6, #5
 800f914:	0092      	lsls	r2, r2, #2
 800f916:	4620      	mov	r0, r4
 800f918:	f001 fd20 	bl	801135c <_calloc_r>
 800f91c:	b160      	cbz	r0, 800f938 <_Balloc+0x64>
 800f91e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f922:	e00e      	b.n	800f942 <_Balloc+0x6e>
 800f924:	2221      	movs	r2, #33	@ 0x21
 800f926:	2104      	movs	r1, #4
 800f928:	4620      	mov	r0, r4
 800f92a:	f001 fd17 	bl	801135c <_calloc_r>
 800f92e:	69e3      	ldr	r3, [r4, #28]
 800f930:	60f0      	str	r0, [r6, #12]
 800f932:	68db      	ldr	r3, [r3, #12]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d1e4      	bne.n	800f902 <_Balloc+0x2e>
 800f938:	2000      	movs	r0, #0
 800f93a:	bd70      	pop	{r4, r5, r6, pc}
 800f93c:	6802      	ldr	r2, [r0, #0]
 800f93e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f942:	2300      	movs	r3, #0
 800f944:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f948:	e7f7      	b.n	800f93a <_Balloc+0x66>
 800f94a:	bf00      	nop
 800f94c:	080129b7 	.word	0x080129b7
 800f950:	08012a37 	.word	0x08012a37

0800f954 <_Bfree>:
 800f954:	b570      	push	{r4, r5, r6, lr}
 800f956:	69c6      	ldr	r6, [r0, #28]
 800f958:	4605      	mov	r5, r0
 800f95a:	460c      	mov	r4, r1
 800f95c:	b976      	cbnz	r6, 800f97c <_Bfree+0x28>
 800f95e:	2010      	movs	r0, #16
 800f960:	f7ff ff02 	bl	800f768 <malloc>
 800f964:	4602      	mov	r2, r0
 800f966:	61e8      	str	r0, [r5, #28]
 800f968:	b920      	cbnz	r0, 800f974 <_Bfree+0x20>
 800f96a:	4b09      	ldr	r3, [pc, #36]	@ (800f990 <_Bfree+0x3c>)
 800f96c:	4809      	ldr	r0, [pc, #36]	@ (800f994 <_Bfree+0x40>)
 800f96e:	218f      	movs	r1, #143	@ 0x8f
 800f970:	f001 fcd6 	bl	8011320 <__assert_func>
 800f974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f978:	6006      	str	r6, [r0, #0]
 800f97a:	60c6      	str	r6, [r0, #12]
 800f97c:	b13c      	cbz	r4, 800f98e <_Bfree+0x3a>
 800f97e:	69eb      	ldr	r3, [r5, #28]
 800f980:	6862      	ldr	r2, [r4, #4]
 800f982:	68db      	ldr	r3, [r3, #12]
 800f984:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f988:	6021      	str	r1, [r4, #0]
 800f98a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f98e:	bd70      	pop	{r4, r5, r6, pc}
 800f990:	080129b7 	.word	0x080129b7
 800f994:	08012a37 	.word	0x08012a37

0800f998 <__multadd>:
 800f998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f99c:	690d      	ldr	r5, [r1, #16]
 800f99e:	4607      	mov	r7, r0
 800f9a0:	460c      	mov	r4, r1
 800f9a2:	461e      	mov	r6, r3
 800f9a4:	f101 0c14 	add.w	ip, r1, #20
 800f9a8:	2000      	movs	r0, #0
 800f9aa:	f8dc 3000 	ldr.w	r3, [ip]
 800f9ae:	b299      	uxth	r1, r3
 800f9b0:	fb02 6101 	mla	r1, r2, r1, r6
 800f9b4:	0c1e      	lsrs	r6, r3, #16
 800f9b6:	0c0b      	lsrs	r3, r1, #16
 800f9b8:	fb02 3306 	mla	r3, r2, r6, r3
 800f9bc:	b289      	uxth	r1, r1
 800f9be:	3001      	adds	r0, #1
 800f9c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f9c4:	4285      	cmp	r5, r0
 800f9c6:	f84c 1b04 	str.w	r1, [ip], #4
 800f9ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f9ce:	dcec      	bgt.n	800f9aa <__multadd+0x12>
 800f9d0:	b30e      	cbz	r6, 800fa16 <__multadd+0x7e>
 800f9d2:	68a3      	ldr	r3, [r4, #8]
 800f9d4:	42ab      	cmp	r3, r5
 800f9d6:	dc19      	bgt.n	800fa0c <__multadd+0x74>
 800f9d8:	6861      	ldr	r1, [r4, #4]
 800f9da:	4638      	mov	r0, r7
 800f9dc:	3101      	adds	r1, #1
 800f9de:	f7ff ff79 	bl	800f8d4 <_Balloc>
 800f9e2:	4680      	mov	r8, r0
 800f9e4:	b928      	cbnz	r0, 800f9f2 <__multadd+0x5a>
 800f9e6:	4602      	mov	r2, r0
 800f9e8:	4b0c      	ldr	r3, [pc, #48]	@ (800fa1c <__multadd+0x84>)
 800f9ea:	480d      	ldr	r0, [pc, #52]	@ (800fa20 <__multadd+0x88>)
 800f9ec:	21ba      	movs	r1, #186	@ 0xba
 800f9ee:	f001 fc97 	bl	8011320 <__assert_func>
 800f9f2:	6922      	ldr	r2, [r4, #16]
 800f9f4:	3202      	adds	r2, #2
 800f9f6:	f104 010c 	add.w	r1, r4, #12
 800f9fa:	0092      	lsls	r2, r2, #2
 800f9fc:	300c      	adds	r0, #12
 800f9fe:	f7ff f86e 	bl	800eade <memcpy>
 800fa02:	4621      	mov	r1, r4
 800fa04:	4638      	mov	r0, r7
 800fa06:	f7ff ffa5 	bl	800f954 <_Bfree>
 800fa0a:	4644      	mov	r4, r8
 800fa0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fa10:	3501      	adds	r5, #1
 800fa12:	615e      	str	r6, [r3, #20]
 800fa14:	6125      	str	r5, [r4, #16]
 800fa16:	4620      	mov	r0, r4
 800fa18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa1c:	08012a26 	.word	0x08012a26
 800fa20:	08012a37 	.word	0x08012a37

0800fa24 <__s2b>:
 800fa24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa28:	460c      	mov	r4, r1
 800fa2a:	4615      	mov	r5, r2
 800fa2c:	461f      	mov	r7, r3
 800fa2e:	2209      	movs	r2, #9
 800fa30:	3308      	adds	r3, #8
 800fa32:	4606      	mov	r6, r0
 800fa34:	fb93 f3f2 	sdiv	r3, r3, r2
 800fa38:	2100      	movs	r1, #0
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	429a      	cmp	r2, r3
 800fa3e:	db09      	blt.n	800fa54 <__s2b+0x30>
 800fa40:	4630      	mov	r0, r6
 800fa42:	f7ff ff47 	bl	800f8d4 <_Balloc>
 800fa46:	b940      	cbnz	r0, 800fa5a <__s2b+0x36>
 800fa48:	4602      	mov	r2, r0
 800fa4a:	4b19      	ldr	r3, [pc, #100]	@ (800fab0 <__s2b+0x8c>)
 800fa4c:	4819      	ldr	r0, [pc, #100]	@ (800fab4 <__s2b+0x90>)
 800fa4e:	21d3      	movs	r1, #211	@ 0xd3
 800fa50:	f001 fc66 	bl	8011320 <__assert_func>
 800fa54:	0052      	lsls	r2, r2, #1
 800fa56:	3101      	adds	r1, #1
 800fa58:	e7f0      	b.n	800fa3c <__s2b+0x18>
 800fa5a:	9b08      	ldr	r3, [sp, #32]
 800fa5c:	6143      	str	r3, [r0, #20]
 800fa5e:	2d09      	cmp	r5, #9
 800fa60:	f04f 0301 	mov.w	r3, #1
 800fa64:	6103      	str	r3, [r0, #16]
 800fa66:	dd16      	ble.n	800fa96 <__s2b+0x72>
 800fa68:	f104 0909 	add.w	r9, r4, #9
 800fa6c:	46c8      	mov	r8, r9
 800fa6e:	442c      	add	r4, r5
 800fa70:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fa74:	4601      	mov	r1, r0
 800fa76:	3b30      	subs	r3, #48	@ 0x30
 800fa78:	220a      	movs	r2, #10
 800fa7a:	4630      	mov	r0, r6
 800fa7c:	f7ff ff8c 	bl	800f998 <__multadd>
 800fa80:	45a0      	cmp	r8, r4
 800fa82:	d1f5      	bne.n	800fa70 <__s2b+0x4c>
 800fa84:	f1a5 0408 	sub.w	r4, r5, #8
 800fa88:	444c      	add	r4, r9
 800fa8a:	1b2d      	subs	r5, r5, r4
 800fa8c:	1963      	adds	r3, r4, r5
 800fa8e:	42bb      	cmp	r3, r7
 800fa90:	db04      	blt.n	800fa9c <__s2b+0x78>
 800fa92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa96:	340a      	adds	r4, #10
 800fa98:	2509      	movs	r5, #9
 800fa9a:	e7f6      	b.n	800fa8a <__s2b+0x66>
 800fa9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800faa0:	4601      	mov	r1, r0
 800faa2:	3b30      	subs	r3, #48	@ 0x30
 800faa4:	220a      	movs	r2, #10
 800faa6:	4630      	mov	r0, r6
 800faa8:	f7ff ff76 	bl	800f998 <__multadd>
 800faac:	e7ee      	b.n	800fa8c <__s2b+0x68>
 800faae:	bf00      	nop
 800fab0:	08012a26 	.word	0x08012a26
 800fab4:	08012a37 	.word	0x08012a37

0800fab8 <__hi0bits>:
 800fab8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fabc:	4603      	mov	r3, r0
 800fabe:	bf36      	itet	cc
 800fac0:	0403      	lslcc	r3, r0, #16
 800fac2:	2000      	movcs	r0, #0
 800fac4:	2010      	movcc	r0, #16
 800fac6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800faca:	bf3c      	itt	cc
 800facc:	021b      	lslcc	r3, r3, #8
 800face:	3008      	addcc	r0, #8
 800fad0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fad4:	bf3c      	itt	cc
 800fad6:	011b      	lslcc	r3, r3, #4
 800fad8:	3004      	addcc	r0, #4
 800fada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fade:	bf3c      	itt	cc
 800fae0:	009b      	lslcc	r3, r3, #2
 800fae2:	3002      	addcc	r0, #2
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	db05      	blt.n	800faf4 <__hi0bits+0x3c>
 800fae8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800faec:	f100 0001 	add.w	r0, r0, #1
 800faf0:	bf08      	it	eq
 800faf2:	2020      	moveq	r0, #32
 800faf4:	4770      	bx	lr

0800faf6 <__lo0bits>:
 800faf6:	6803      	ldr	r3, [r0, #0]
 800faf8:	4602      	mov	r2, r0
 800fafa:	f013 0007 	ands.w	r0, r3, #7
 800fafe:	d00b      	beq.n	800fb18 <__lo0bits+0x22>
 800fb00:	07d9      	lsls	r1, r3, #31
 800fb02:	d421      	bmi.n	800fb48 <__lo0bits+0x52>
 800fb04:	0798      	lsls	r0, r3, #30
 800fb06:	bf49      	itett	mi
 800fb08:	085b      	lsrmi	r3, r3, #1
 800fb0a:	089b      	lsrpl	r3, r3, #2
 800fb0c:	2001      	movmi	r0, #1
 800fb0e:	6013      	strmi	r3, [r2, #0]
 800fb10:	bf5c      	itt	pl
 800fb12:	6013      	strpl	r3, [r2, #0]
 800fb14:	2002      	movpl	r0, #2
 800fb16:	4770      	bx	lr
 800fb18:	b299      	uxth	r1, r3
 800fb1a:	b909      	cbnz	r1, 800fb20 <__lo0bits+0x2a>
 800fb1c:	0c1b      	lsrs	r3, r3, #16
 800fb1e:	2010      	movs	r0, #16
 800fb20:	b2d9      	uxtb	r1, r3
 800fb22:	b909      	cbnz	r1, 800fb28 <__lo0bits+0x32>
 800fb24:	3008      	adds	r0, #8
 800fb26:	0a1b      	lsrs	r3, r3, #8
 800fb28:	0719      	lsls	r1, r3, #28
 800fb2a:	bf04      	itt	eq
 800fb2c:	091b      	lsreq	r3, r3, #4
 800fb2e:	3004      	addeq	r0, #4
 800fb30:	0799      	lsls	r1, r3, #30
 800fb32:	bf04      	itt	eq
 800fb34:	089b      	lsreq	r3, r3, #2
 800fb36:	3002      	addeq	r0, #2
 800fb38:	07d9      	lsls	r1, r3, #31
 800fb3a:	d403      	bmi.n	800fb44 <__lo0bits+0x4e>
 800fb3c:	085b      	lsrs	r3, r3, #1
 800fb3e:	f100 0001 	add.w	r0, r0, #1
 800fb42:	d003      	beq.n	800fb4c <__lo0bits+0x56>
 800fb44:	6013      	str	r3, [r2, #0]
 800fb46:	4770      	bx	lr
 800fb48:	2000      	movs	r0, #0
 800fb4a:	4770      	bx	lr
 800fb4c:	2020      	movs	r0, #32
 800fb4e:	4770      	bx	lr

0800fb50 <__i2b>:
 800fb50:	b510      	push	{r4, lr}
 800fb52:	460c      	mov	r4, r1
 800fb54:	2101      	movs	r1, #1
 800fb56:	f7ff febd 	bl	800f8d4 <_Balloc>
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	b928      	cbnz	r0, 800fb6a <__i2b+0x1a>
 800fb5e:	4b05      	ldr	r3, [pc, #20]	@ (800fb74 <__i2b+0x24>)
 800fb60:	4805      	ldr	r0, [pc, #20]	@ (800fb78 <__i2b+0x28>)
 800fb62:	f240 1145 	movw	r1, #325	@ 0x145
 800fb66:	f001 fbdb 	bl	8011320 <__assert_func>
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	6144      	str	r4, [r0, #20]
 800fb6e:	6103      	str	r3, [r0, #16]
 800fb70:	bd10      	pop	{r4, pc}
 800fb72:	bf00      	nop
 800fb74:	08012a26 	.word	0x08012a26
 800fb78:	08012a37 	.word	0x08012a37

0800fb7c <__multiply>:
 800fb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb80:	4617      	mov	r7, r2
 800fb82:	690a      	ldr	r2, [r1, #16]
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	429a      	cmp	r2, r3
 800fb88:	bfa8      	it	ge
 800fb8a:	463b      	movge	r3, r7
 800fb8c:	4689      	mov	r9, r1
 800fb8e:	bfa4      	itt	ge
 800fb90:	460f      	movge	r7, r1
 800fb92:	4699      	movge	r9, r3
 800fb94:	693d      	ldr	r5, [r7, #16]
 800fb96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	6879      	ldr	r1, [r7, #4]
 800fb9e:	eb05 060a 	add.w	r6, r5, sl
 800fba2:	42b3      	cmp	r3, r6
 800fba4:	b085      	sub	sp, #20
 800fba6:	bfb8      	it	lt
 800fba8:	3101      	addlt	r1, #1
 800fbaa:	f7ff fe93 	bl	800f8d4 <_Balloc>
 800fbae:	b930      	cbnz	r0, 800fbbe <__multiply+0x42>
 800fbb0:	4602      	mov	r2, r0
 800fbb2:	4b41      	ldr	r3, [pc, #260]	@ (800fcb8 <__multiply+0x13c>)
 800fbb4:	4841      	ldr	r0, [pc, #260]	@ (800fcbc <__multiply+0x140>)
 800fbb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fbba:	f001 fbb1 	bl	8011320 <__assert_func>
 800fbbe:	f100 0414 	add.w	r4, r0, #20
 800fbc2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fbc6:	4623      	mov	r3, r4
 800fbc8:	2200      	movs	r2, #0
 800fbca:	4573      	cmp	r3, lr
 800fbcc:	d320      	bcc.n	800fc10 <__multiply+0x94>
 800fbce:	f107 0814 	add.w	r8, r7, #20
 800fbd2:	f109 0114 	add.w	r1, r9, #20
 800fbd6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fbda:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fbde:	9302      	str	r3, [sp, #8]
 800fbe0:	1beb      	subs	r3, r5, r7
 800fbe2:	3b15      	subs	r3, #21
 800fbe4:	f023 0303 	bic.w	r3, r3, #3
 800fbe8:	3304      	adds	r3, #4
 800fbea:	3715      	adds	r7, #21
 800fbec:	42bd      	cmp	r5, r7
 800fbee:	bf38      	it	cc
 800fbf0:	2304      	movcc	r3, #4
 800fbf2:	9301      	str	r3, [sp, #4]
 800fbf4:	9b02      	ldr	r3, [sp, #8]
 800fbf6:	9103      	str	r1, [sp, #12]
 800fbf8:	428b      	cmp	r3, r1
 800fbfa:	d80c      	bhi.n	800fc16 <__multiply+0x9a>
 800fbfc:	2e00      	cmp	r6, #0
 800fbfe:	dd03      	ble.n	800fc08 <__multiply+0x8c>
 800fc00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d055      	beq.n	800fcb4 <__multiply+0x138>
 800fc08:	6106      	str	r6, [r0, #16]
 800fc0a:	b005      	add	sp, #20
 800fc0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc10:	f843 2b04 	str.w	r2, [r3], #4
 800fc14:	e7d9      	b.n	800fbca <__multiply+0x4e>
 800fc16:	f8b1 a000 	ldrh.w	sl, [r1]
 800fc1a:	f1ba 0f00 	cmp.w	sl, #0
 800fc1e:	d01f      	beq.n	800fc60 <__multiply+0xe4>
 800fc20:	46c4      	mov	ip, r8
 800fc22:	46a1      	mov	r9, r4
 800fc24:	2700      	movs	r7, #0
 800fc26:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fc2a:	f8d9 3000 	ldr.w	r3, [r9]
 800fc2e:	fa1f fb82 	uxth.w	fp, r2
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	fb0a 330b 	mla	r3, sl, fp, r3
 800fc38:	443b      	add	r3, r7
 800fc3a:	f8d9 7000 	ldr.w	r7, [r9]
 800fc3e:	0c12      	lsrs	r2, r2, #16
 800fc40:	0c3f      	lsrs	r7, r7, #16
 800fc42:	fb0a 7202 	mla	r2, sl, r2, r7
 800fc46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fc4a:	b29b      	uxth	r3, r3
 800fc4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc50:	4565      	cmp	r5, ip
 800fc52:	f849 3b04 	str.w	r3, [r9], #4
 800fc56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fc5a:	d8e4      	bhi.n	800fc26 <__multiply+0xaa>
 800fc5c:	9b01      	ldr	r3, [sp, #4]
 800fc5e:	50e7      	str	r7, [r4, r3]
 800fc60:	9b03      	ldr	r3, [sp, #12]
 800fc62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fc66:	3104      	adds	r1, #4
 800fc68:	f1b9 0f00 	cmp.w	r9, #0
 800fc6c:	d020      	beq.n	800fcb0 <__multiply+0x134>
 800fc6e:	6823      	ldr	r3, [r4, #0]
 800fc70:	4647      	mov	r7, r8
 800fc72:	46a4      	mov	ip, r4
 800fc74:	f04f 0a00 	mov.w	sl, #0
 800fc78:	f8b7 b000 	ldrh.w	fp, [r7]
 800fc7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fc80:	fb09 220b 	mla	r2, r9, fp, r2
 800fc84:	4452      	add	r2, sl
 800fc86:	b29b      	uxth	r3, r3
 800fc88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc8c:	f84c 3b04 	str.w	r3, [ip], #4
 800fc90:	f857 3b04 	ldr.w	r3, [r7], #4
 800fc94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc98:	f8bc 3000 	ldrh.w	r3, [ip]
 800fc9c:	fb09 330a 	mla	r3, r9, sl, r3
 800fca0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fca4:	42bd      	cmp	r5, r7
 800fca6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fcaa:	d8e5      	bhi.n	800fc78 <__multiply+0xfc>
 800fcac:	9a01      	ldr	r2, [sp, #4]
 800fcae:	50a3      	str	r3, [r4, r2]
 800fcb0:	3404      	adds	r4, #4
 800fcb2:	e79f      	b.n	800fbf4 <__multiply+0x78>
 800fcb4:	3e01      	subs	r6, #1
 800fcb6:	e7a1      	b.n	800fbfc <__multiply+0x80>
 800fcb8:	08012a26 	.word	0x08012a26
 800fcbc:	08012a37 	.word	0x08012a37

0800fcc0 <__pow5mult>:
 800fcc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcc4:	4615      	mov	r5, r2
 800fcc6:	f012 0203 	ands.w	r2, r2, #3
 800fcca:	4607      	mov	r7, r0
 800fccc:	460e      	mov	r6, r1
 800fcce:	d007      	beq.n	800fce0 <__pow5mult+0x20>
 800fcd0:	4c25      	ldr	r4, [pc, #148]	@ (800fd68 <__pow5mult+0xa8>)
 800fcd2:	3a01      	subs	r2, #1
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fcda:	f7ff fe5d 	bl	800f998 <__multadd>
 800fcde:	4606      	mov	r6, r0
 800fce0:	10ad      	asrs	r5, r5, #2
 800fce2:	d03d      	beq.n	800fd60 <__pow5mult+0xa0>
 800fce4:	69fc      	ldr	r4, [r7, #28]
 800fce6:	b97c      	cbnz	r4, 800fd08 <__pow5mult+0x48>
 800fce8:	2010      	movs	r0, #16
 800fcea:	f7ff fd3d 	bl	800f768 <malloc>
 800fcee:	4602      	mov	r2, r0
 800fcf0:	61f8      	str	r0, [r7, #28]
 800fcf2:	b928      	cbnz	r0, 800fd00 <__pow5mult+0x40>
 800fcf4:	4b1d      	ldr	r3, [pc, #116]	@ (800fd6c <__pow5mult+0xac>)
 800fcf6:	481e      	ldr	r0, [pc, #120]	@ (800fd70 <__pow5mult+0xb0>)
 800fcf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fcfc:	f001 fb10 	bl	8011320 <__assert_func>
 800fd00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fd04:	6004      	str	r4, [r0, #0]
 800fd06:	60c4      	str	r4, [r0, #12]
 800fd08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fd0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fd10:	b94c      	cbnz	r4, 800fd26 <__pow5mult+0x66>
 800fd12:	f240 2171 	movw	r1, #625	@ 0x271
 800fd16:	4638      	mov	r0, r7
 800fd18:	f7ff ff1a 	bl	800fb50 <__i2b>
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	f8c8 0008 	str.w	r0, [r8, #8]
 800fd22:	4604      	mov	r4, r0
 800fd24:	6003      	str	r3, [r0, #0]
 800fd26:	f04f 0900 	mov.w	r9, #0
 800fd2a:	07eb      	lsls	r3, r5, #31
 800fd2c:	d50a      	bpl.n	800fd44 <__pow5mult+0x84>
 800fd2e:	4631      	mov	r1, r6
 800fd30:	4622      	mov	r2, r4
 800fd32:	4638      	mov	r0, r7
 800fd34:	f7ff ff22 	bl	800fb7c <__multiply>
 800fd38:	4631      	mov	r1, r6
 800fd3a:	4680      	mov	r8, r0
 800fd3c:	4638      	mov	r0, r7
 800fd3e:	f7ff fe09 	bl	800f954 <_Bfree>
 800fd42:	4646      	mov	r6, r8
 800fd44:	106d      	asrs	r5, r5, #1
 800fd46:	d00b      	beq.n	800fd60 <__pow5mult+0xa0>
 800fd48:	6820      	ldr	r0, [r4, #0]
 800fd4a:	b938      	cbnz	r0, 800fd5c <__pow5mult+0x9c>
 800fd4c:	4622      	mov	r2, r4
 800fd4e:	4621      	mov	r1, r4
 800fd50:	4638      	mov	r0, r7
 800fd52:	f7ff ff13 	bl	800fb7c <__multiply>
 800fd56:	6020      	str	r0, [r4, #0]
 800fd58:	f8c0 9000 	str.w	r9, [r0]
 800fd5c:	4604      	mov	r4, r0
 800fd5e:	e7e4      	b.n	800fd2a <__pow5mult+0x6a>
 800fd60:	4630      	mov	r0, r6
 800fd62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd66:	bf00      	nop
 800fd68:	08012b48 	.word	0x08012b48
 800fd6c:	080129b7 	.word	0x080129b7
 800fd70:	08012a37 	.word	0x08012a37

0800fd74 <__lshift>:
 800fd74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd78:	460c      	mov	r4, r1
 800fd7a:	6849      	ldr	r1, [r1, #4]
 800fd7c:	6923      	ldr	r3, [r4, #16]
 800fd7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fd82:	68a3      	ldr	r3, [r4, #8]
 800fd84:	4607      	mov	r7, r0
 800fd86:	4691      	mov	r9, r2
 800fd88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd8c:	f108 0601 	add.w	r6, r8, #1
 800fd90:	42b3      	cmp	r3, r6
 800fd92:	db0b      	blt.n	800fdac <__lshift+0x38>
 800fd94:	4638      	mov	r0, r7
 800fd96:	f7ff fd9d 	bl	800f8d4 <_Balloc>
 800fd9a:	4605      	mov	r5, r0
 800fd9c:	b948      	cbnz	r0, 800fdb2 <__lshift+0x3e>
 800fd9e:	4602      	mov	r2, r0
 800fda0:	4b28      	ldr	r3, [pc, #160]	@ (800fe44 <__lshift+0xd0>)
 800fda2:	4829      	ldr	r0, [pc, #164]	@ (800fe48 <__lshift+0xd4>)
 800fda4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fda8:	f001 faba 	bl	8011320 <__assert_func>
 800fdac:	3101      	adds	r1, #1
 800fdae:	005b      	lsls	r3, r3, #1
 800fdb0:	e7ee      	b.n	800fd90 <__lshift+0x1c>
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	f100 0114 	add.w	r1, r0, #20
 800fdb8:	f100 0210 	add.w	r2, r0, #16
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	4553      	cmp	r3, sl
 800fdc0:	db33      	blt.n	800fe2a <__lshift+0xb6>
 800fdc2:	6920      	ldr	r0, [r4, #16]
 800fdc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fdc8:	f104 0314 	add.w	r3, r4, #20
 800fdcc:	f019 091f 	ands.w	r9, r9, #31
 800fdd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fdd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fdd8:	d02b      	beq.n	800fe32 <__lshift+0xbe>
 800fdda:	f1c9 0e20 	rsb	lr, r9, #32
 800fdde:	468a      	mov	sl, r1
 800fde0:	2200      	movs	r2, #0
 800fde2:	6818      	ldr	r0, [r3, #0]
 800fde4:	fa00 f009 	lsl.w	r0, r0, r9
 800fde8:	4310      	orrs	r0, r2
 800fdea:	f84a 0b04 	str.w	r0, [sl], #4
 800fdee:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdf2:	459c      	cmp	ip, r3
 800fdf4:	fa22 f20e 	lsr.w	r2, r2, lr
 800fdf8:	d8f3      	bhi.n	800fde2 <__lshift+0x6e>
 800fdfa:	ebac 0304 	sub.w	r3, ip, r4
 800fdfe:	3b15      	subs	r3, #21
 800fe00:	f023 0303 	bic.w	r3, r3, #3
 800fe04:	3304      	adds	r3, #4
 800fe06:	f104 0015 	add.w	r0, r4, #21
 800fe0a:	4560      	cmp	r0, ip
 800fe0c:	bf88      	it	hi
 800fe0e:	2304      	movhi	r3, #4
 800fe10:	50ca      	str	r2, [r1, r3]
 800fe12:	b10a      	cbz	r2, 800fe18 <__lshift+0xa4>
 800fe14:	f108 0602 	add.w	r6, r8, #2
 800fe18:	3e01      	subs	r6, #1
 800fe1a:	4638      	mov	r0, r7
 800fe1c:	612e      	str	r6, [r5, #16]
 800fe1e:	4621      	mov	r1, r4
 800fe20:	f7ff fd98 	bl	800f954 <_Bfree>
 800fe24:	4628      	mov	r0, r5
 800fe26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe2a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fe2e:	3301      	adds	r3, #1
 800fe30:	e7c5      	b.n	800fdbe <__lshift+0x4a>
 800fe32:	3904      	subs	r1, #4
 800fe34:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe38:	f841 2f04 	str.w	r2, [r1, #4]!
 800fe3c:	459c      	cmp	ip, r3
 800fe3e:	d8f9      	bhi.n	800fe34 <__lshift+0xc0>
 800fe40:	e7ea      	b.n	800fe18 <__lshift+0xa4>
 800fe42:	bf00      	nop
 800fe44:	08012a26 	.word	0x08012a26
 800fe48:	08012a37 	.word	0x08012a37

0800fe4c <__mcmp>:
 800fe4c:	690a      	ldr	r2, [r1, #16]
 800fe4e:	4603      	mov	r3, r0
 800fe50:	6900      	ldr	r0, [r0, #16]
 800fe52:	1a80      	subs	r0, r0, r2
 800fe54:	b530      	push	{r4, r5, lr}
 800fe56:	d10e      	bne.n	800fe76 <__mcmp+0x2a>
 800fe58:	3314      	adds	r3, #20
 800fe5a:	3114      	adds	r1, #20
 800fe5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fe60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fe64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fe68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fe6c:	4295      	cmp	r5, r2
 800fe6e:	d003      	beq.n	800fe78 <__mcmp+0x2c>
 800fe70:	d205      	bcs.n	800fe7e <__mcmp+0x32>
 800fe72:	f04f 30ff 	mov.w	r0, #4294967295
 800fe76:	bd30      	pop	{r4, r5, pc}
 800fe78:	42a3      	cmp	r3, r4
 800fe7a:	d3f3      	bcc.n	800fe64 <__mcmp+0x18>
 800fe7c:	e7fb      	b.n	800fe76 <__mcmp+0x2a>
 800fe7e:	2001      	movs	r0, #1
 800fe80:	e7f9      	b.n	800fe76 <__mcmp+0x2a>
	...

0800fe84 <__mdiff>:
 800fe84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe88:	4689      	mov	r9, r1
 800fe8a:	4606      	mov	r6, r0
 800fe8c:	4611      	mov	r1, r2
 800fe8e:	4648      	mov	r0, r9
 800fe90:	4614      	mov	r4, r2
 800fe92:	f7ff ffdb 	bl	800fe4c <__mcmp>
 800fe96:	1e05      	subs	r5, r0, #0
 800fe98:	d112      	bne.n	800fec0 <__mdiff+0x3c>
 800fe9a:	4629      	mov	r1, r5
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f7ff fd19 	bl	800f8d4 <_Balloc>
 800fea2:	4602      	mov	r2, r0
 800fea4:	b928      	cbnz	r0, 800feb2 <__mdiff+0x2e>
 800fea6:	4b3f      	ldr	r3, [pc, #252]	@ (800ffa4 <__mdiff+0x120>)
 800fea8:	f240 2137 	movw	r1, #567	@ 0x237
 800feac:	483e      	ldr	r0, [pc, #248]	@ (800ffa8 <__mdiff+0x124>)
 800feae:	f001 fa37 	bl	8011320 <__assert_func>
 800feb2:	2301      	movs	r3, #1
 800feb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800feb8:	4610      	mov	r0, r2
 800feba:	b003      	add	sp, #12
 800febc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fec0:	bfbc      	itt	lt
 800fec2:	464b      	movlt	r3, r9
 800fec4:	46a1      	movlt	r9, r4
 800fec6:	4630      	mov	r0, r6
 800fec8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fecc:	bfba      	itte	lt
 800fece:	461c      	movlt	r4, r3
 800fed0:	2501      	movlt	r5, #1
 800fed2:	2500      	movge	r5, #0
 800fed4:	f7ff fcfe 	bl	800f8d4 <_Balloc>
 800fed8:	4602      	mov	r2, r0
 800feda:	b918      	cbnz	r0, 800fee4 <__mdiff+0x60>
 800fedc:	4b31      	ldr	r3, [pc, #196]	@ (800ffa4 <__mdiff+0x120>)
 800fede:	f240 2145 	movw	r1, #581	@ 0x245
 800fee2:	e7e3      	b.n	800feac <__mdiff+0x28>
 800fee4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fee8:	6926      	ldr	r6, [r4, #16]
 800feea:	60c5      	str	r5, [r0, #12]
 800feec:	f109 0310 	add.w	r3, r9, #16
 800fef0:	f109 0514 	add.w	r5, r9, #20
 800fef4:	f104 0e14 	add.w	lr, r4, #20
 800fef8:	f100 0b14 	add.w	fp, r0, #20
 800fefc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ff00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ff04:	9301      	str	r3, [sp, #4]
 800ff06:	46d9      	mov	r9, fp
 800ff08:	f04f 0c00 	mov.w	ip, #0
 800ff0c:	9b01      	ldr	r3, [sp, #4]
 800ff0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ff12:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ff16:	9301      	str	r3, [sp, #4]
 800ff18:	fa1f f38a 	uxth.w	r3, sl
 800ff1c:	4619      	mov	r1, r3
 800ff1e:	b283      	uxth	r3, r0
 800ff20:	1acb      	subs	r3, r1, r3
 800ff22:	0c00      	lsrs	r0, r0, #16
 800ff24:	4463      	add	r3, ip
 800ff26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ff2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ff34:	4576      	cmp	r6, lr
 800ff36:	f849 3b04 	str.w	r3, [r9], #4
 800ff3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff3e:	d8e5      	bhi.n	800ff0c <__mdiff+0x88>
 800ff40:	1b33      	subs	r3, r6, r4
 800ff42:	3b15      	subs	r3, #21
 800ff44:	f023 0303 	bic.w	r3, r3, #3
 800ff48:	3415      	adds	r4, #21
 800ff4a:	3304      	adds	r3, #4
 800ff4c:	42a6      	cmp	r6, r4
 800ff4e:	bf38      	it	cc
 800ff50:	2304      	movcc	r3, #4
 800ff52:	441d      	add	r5, r3
 800ff54:	445b      	add	r3, fp
 800ff56:	461e      	mov	r6, r3
 800ff58:	462c      	mov	r4, r5
 800ff5a:	4544      	cmp	r4, r8
 800ff5c:	d30e      	bcc.n	800ff7c <__mdiff+0xf8>
 800ff5e:	f108 0103 	add.w	r1, r8, #3
 800ff62:	1b49      	subs	r1, r1, r5
 800ff64:	f021 0103 	bic.w	r1, r1, #3
 800ff68:	3d03      	subs	r5, #3
 800ff6a:	45a8      	cmp	r8, r5
 800ff6c:	bf38      	it	cc
 800ff6e:	2100      	movcc	r1, #0
 800ff70:	440b      	add	r3, r1
 800ff72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ff76:	b191      	cbz	r1, 800ff9e <__mdiff+0x11a>
 800ff78:	6117      	str	r7, [r2, #16]
 800ff7a:	e79d      	b.n	800feb8 <__mdiff+0x34>
 800ff7c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ff80:	46e6      	mov	lr, ip
 800ff82:	0c08      	lsrs	r0, r1, #16
 800ff84:	fa1c fc81 	uxtah	ip, ip, r1
 800ff88:	4471      	add	r1, lr
 800ff8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ff8e:	b289      	uxth	r1, r1
 800ff90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ff94:	f846 1b04 	str.w	r1, [r6], #4
 800ff98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff9c:	e7dd      	b.n	800ff5a <__mdiff+0xd6>
 800ff9e:	3f01      	subs	r7, #1
 800ffa0:	e7e7      	b.n	800ff72 <__mdiff+0xee>
 800ffa2:	bf00      	nop
 800ffa4:	08012a26 	.word	0x08012a26
 800ffa8:	08012a37 	.word	0x08012a37

0800ffac <__ulp>:
 800ffac:	b082      	sub	sp, #8
 800ffae:	ed8d 0b00 	vstr	d0, [sp]
 800ffb2:	9a01      	ldr	r2, [sp, #4]
 800ffb4:	4b0f      	ldr	r3, [pc, #60]	@ (800fff4 <__ulp+0x48>)
 800ffb6:	4013      	ands	r3, r2
 800ffb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	dc08      	bgt.n	800ffd2 <__ulp+0x26>
 800ffc0:	425b      	negs	r3, r3
 800ffc2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ffc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ffca:	da04      	bge.n	800ffd6 <__ulp+0x2a>
 800ffcc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ffd0:	4113      	asrs	r3, r2
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	e008      	b.n	800ffe8 <__ulp+0x3c>
 800ffd6:	f1a2 0314 	sub.w	r3, r2, #20
 800ffda:	2b1e      	cmp	r3, #30
 800ffdc:	bfda      	itte	le
 800ffde:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ffe2:	40da      	lsrle	r2, r3
 800ffe4:	2201      	movgt	r2, #1
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	4619      	mov	r1, r3
 800ffea:	4610      	mov	r0, r2
 800ffec:	ec41 0b10 	vmov	d0, r0, r1
 800fff0:	b002      	add	sp, #8
 800fff2:	4770      	bx	lr
 800fff4:	7ff00000 	.word	0x7ff00000

0800fff8 <__b2d>:
 800fff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fffc:	6906      	ldr	r6, [r0, #16]
 800fffe:	f100 0814 	add.w	r8, r0, #20
 8010002:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010006:	1f37      	subs	r7, r6, #4
 8010008:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801000c:	4610      	mov	r0, r2
 801000e:	f7ff fd53 	bl	800fab8 <__hi0bits>
 8010012:	f1c0 0320 	rsb	r3, r0, #32
 8010016:	280a      	cmp	r0, #10
 8010018:	600b      	str	r3, [r1, #0]
 801001a:	491b      	ldr	r1, [pc, #108]	@ (8010088 <__b2d+0x90>)
 801001c:	dc15      	bgt.n	801004a <__b2d+0x52>
 801001e:	f1c0 0c0b 	rsb	ip, r0, #11
 8010022:	fa22 f30c 	lsr.w	r3, r2, ip
 8010026:	45b8      	cmp	r8, r7
 8010028:	ea43 0501 	orr.w	r5, r3, r1
 801002c:	bf34      	ite	cc
 801002e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010032:	2300      	movcs	r3, #0
 8010034:	3015      	adds	r0, #21
 8010036:	fa02 f000 	lsl.w	r0, r2, r0
 801003a:	fa23 f30c 	lsr.w	r3, r3, ip
 801003e:	4303      	orrs	r3, r0
 8010040:	461c      	mov	r4, r3
 8010042:	ec45 4b10 	vmov	d0, r4, r5
 8010046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801004a:	45b8      	cmp	r8, r7
 801004c:	bf3a      	itte	cc
 801004e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010052:	f1a6 0708 	subcc.w	r7, r6, #8
 8010056:	2300      	movcs	r3, #0
 8010058:	380b      	subs	r0, #11
 801005a:	d012      	beq.n	8010082 <__b2d+0x8a>
 801005c:	f1c0 0120 	rsb	r1, r0, #32
 8010060:	fa23 f401 	lsr.w	r4, r3, r1
 8010064:	4082      	lsls	r2, r0
 8010066:	4322      	orrs	r2, r4
 8010068:	4547      	cmp	r7, r8
 801006a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801006e:	bf8c      	ite	hi
 8010070:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010074:	2200      	movls	r2, #0
 8010076:	4083      	lsls	r3, r0
 8010078:	40ca      	lsrs	r2, r1
 801007a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801007e:	4313      	orrs	r3, r2
 8010080:	e7de      	b.n	8010040 <__b2d+0x48>
 8010082:	ea42 0501 	orr.w	r5, r2, r1
 8010086:	e7db      	b.n	8010040 <__b2d+0x48>
 8010088:	3ff00000 	.word	0x3ff00000

0801008c <__d2b>:
 801008c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010090:	460f      	mov	r7, r1
 8010092:	2101      	movs	r1, #1
 8010094:	ec59 8b10 	vmov	r8, r9, d0
 8010098:	4616      	mov	r6, r2
 801009a:	f7ff fc1b 	bl	800f8d4 <_Balloc>
 801009e:	4604      	mov	r4, r0
 80100a0:	b930      	cbnz	r0, 80100b0 <__d2b+0x24>
 80100a2:	4602      	mov	r2, r0
 80100a4:	4b23      	ldr	r3, [pc, #140]	@ (8010134 <__d2b+0xa8>)
 80100a6:	4824      	ldr	r0, [pc, #144]	@ (8010138 <__d2b+0xac>)
 80100a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80100ac:	f001 f938 	bl	8011320 <__assert_func>
 80100b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80100b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80100b8:	b10d      	cbz	r5, 80100be <__d2b+0x32>
 80100ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80100be:	9301      	str	r3, [sp, #4]
 80100c0:	f1b8 0300 	subs.w	r3, r8, #0
 80100c4:	d023      	beq.n	801010e <__d2b+0x82>
 80100c6:	4668      	mov	r0, sp
 80100c8:	9300      	str	r3, [sp, #0]
 80100ca:	f7ff fd14 	bl	800faf6 <__lo0bits>
 80100ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80100d2:	b1d0      	cbz	r0, 801010a <__d2b+0x7e>
 80100d4:	f1c0 0320 	rsb	r3, r0, #32
 80100d8:	fa02 f303 	lsl.w	r3, r2, r3
 80100dc:	430b      	orrs	r3, r1
 80100de:	40c2      	lsrs	r2, r0
 80100e0:	6163      	str	r3, [r4, #20]
 80100e2:	9201      	str	r2, [sp, #4]
 80100e4:	9b01      	ldr	r3, [sp, #4]
 80100e6:	61a3      	str	r3, [r4, #24]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	bf0c      	ite	eq
 80100ec:	2201      	moveq	r2, #1
 80100ee:	2202      	movne	r2, #2
 80100f0:	6122      	str	r2, [r4, #16]
 80100f2:	b1a5      	cbz	r5, 801011e <__d2b+0x92>
 80100f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80100f8:	4405      	add	r5, r0
 80100fa:	603d      	str	r5, [r7, #0]
 80100fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010100:	6030      	str	r0, [r6, #0]
 8010102:	4620      	mov	r0, r4
 8010104:	b003      	add	sp, #12
 8010106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801010a:	6161      	str	r1, [r4, #20]
 801010c:	e7ea      	b.n	80100e4 <__d2b+0x58>
 801010e:	a801      	add	r0, sp, #4
 8010110:	f7ff fcf1 	bl	800faf6 <__lo0bits>
 8010114:	9b01      	ldr	r3, [sp, #4]
 8010116:	6163      	str	r3, [r4, #20]
 8010118:	3020      	adds	r0, #32
 801011a:	2201      	movs	r2, #1
 801011c:	e7e8      	b.n	80100f0 <__d2b+0x64>
 801011e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010122:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010126:	6038      	str	r0, [r7, #0]
 8010128:	6918      	ldr	r0, [r3, #16]
 801012a:	f7ff fcc5 	bl	800fab8 <__hi0bits>
 801012e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010132:	e7e5      	b.n	8010100 <__d2b+0x74>
 8010134:	08012a26 	.word	0x08012a26
 8010138:	08012a37 	.word	0x08012a37

0801013c <__ratio>:
 801013c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010140:	4688      	mov	r8, r1
 8010142:	4669      	mov	r1, sp
 8010144:	4681      	mov	r9, r0
 8010146:	f7ff ff57 	bl	800fff8 <__b2d>
 801014a:	a901      	add	r1, sp, #4
 801014c:	4640      	mov	r0, r8
 801014e:	ec55 4b10 	vmov	r4, r5, d0
 8010152:	f7ff ff51 	bl	800fff8 <__b2d>
 8010156:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801015a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801015e:	1ad2      	subs	r2, r2, r3
 8010160:	e9dd 3100 	ldrd	r3, r1, [sp]
 8010164:	1a5b      	subs	r3, r3, r1
 8010166:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801016a:	ec57 6b10 	vmov	r6, r7, d0
 801016e:	2b00      	cmp	r3, #0
 8010170:	bfd6      	itet	le
 8010172:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010176:	462a      	movgt	r2, r5
 8010178:	463a      	movle	r2, r7
 801017a:	46ab      	mov	fp, r5
 801017c:	46a2      	mov	sl, r4
 801017e:	bfce      	itee	gt
 8010180:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010184:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010188:	ee00 3a90 	vmovle	s1, r3
 801018c:	ec4b ab17 	vmov	d7, sl, fp
 8010190:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8010194:	b003      	add	sp, #12
 8010196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801019a <__copybits>:
 801019a:	3901      	subs	r1, #1
 801019c:	b570      	push	{r4, r5, r6, lr}
 801019e:	1149      	asrs	r1, r1, #5
 80101a0:	6914      	ldr	r4, [r2, #16]
 80101a2:	3101      	adds	r1, #1
 80101a4:	f102 0314 	add.w	r3, r2, #20
 80101a8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80101ac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80101b0:	1f05      	subs	r5, r0, #4
 80101b2:	42a3      	cmp	r3, r4
 80101b4:	d30c      	bcc.n	80101d0 <__copybits+0x36>
 80101b6:	1aa3      	subs	r3, r4, r2
 80101b8:	3b11      	subs	r3, #17
 80101ba:	f023 0303 	bic.w	r3, r3, #3
 80101be:	3211      	adds	r2, #17
 80101c0:	42a2      	cmp	r2, r4
 80101c2:	bf88      	it	hi
 80101c4:	2300      	movhi	r3, #0
 80101c6:	4418      	add	r0, r3
 80101c8:	2300      	movs	r3, #0
 80101ca:	4288      	cmp	r0, r1
 80101cc:	d305      	bcc.n	80101da <__copybits+0x40>
 80101ce:	bd70      	pop	{r4, r5, r6, pc}
 80101d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80101d4:	f845 6f04 	str.w	r6, [r5, #4]!
 80101d8:	e7eb      	b.n	80101b2 <__copybits+0x18>
 80101da:	f840 3b04 	str.w	r3, [r0], #4
 80101de:	e7f4      	b.n	80101ca <__copybits+0x30>

080101e0 <__any_on>:
 80101e0:	f100 0214 	add.w	r2, r0, #20
 80101e4:	6900      	ldr	r0, [r0, #16]
 80101e6:	114b      	asrs	r3, r1, #5
 80101e8:	4298      	cmp	r0, r3
 80101ea:	b510      	push	{r4, lr}
 80101ec:	db11      	blt.n	8010212 <__any_on+0x32>
 80101ee:	dd0a      	ble.n	8010206 <__any_on+0x26>
 80101f0:	f011 011f 	ands.w	r1, r1, #31
 80101f4:	d007      	beq.n	8010206 <__any_on+0x26>
 80101f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80101fa:	fa24 f001 	lsr.w	r0, r4, r1
 80101fe:	fa00 f101 	lsl.w	r1, r0, r1
 8010202:	428c      	cmp	r4, r1
 8010204:	d10b      	bne.n	801021e <__any_on+0x3e>
 8010206:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801020a:	4293      	cmp	r3, r2
 801020c:	d803      	bhi.n	8010216 <__any_on+0x36>
 801020e:	2000      	movs	r0, #0
 8010210:	bd10      	pop	{r4, pc}
 8010212:	4603      	mov	r3, r0
 8010214:	e7f7      	b.n	8010206 <__any_on+0x26>
 8010216:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801021a:	2900      	cmp	r1, #0
 801021c:	d0f5      	beq.n	801020a <__any_on+0x2a>
 801021e:	2001      	movs	r0, #1
 8010220:	e7f6      	b.n	8010210 <__any_on+0x30>

08010222 <sulp>:
 8010222:	b570      	push	{r4, r5, r6, lr}
 8010224:	4604      	mov	r4, r0
 8010226:	460d      	mov	r5, r1
 8010228:	4616      	mov	r6, r2
 801022a:	ec45 4b10 	vmov	d0, r4, r5
 801022e:	f7ff febd 	bl	800ffac <__ulp>
 8010232:	b17e      	cbz	r6, 8010254 <sulp+0x32>
 8010234:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010238:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801023c:	2b00      	cmp	r3, #0
 801023e:	dd09      	ble.n	8010254 <sulp+0x32>
 8010240:	051b      	lsls	r3, r3, #20
 8010242:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8010246:	2000      	movs	r0, #0
 8010248:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801024c:	ec41 0b17 	vmov	d7, r0, r1
 8010250:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010254:	bd70      	pop	{r4, r5, r6, pc}
	...

08010258 <_strtod_l>:
 8010258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801025c:	ed2d 8b0a 	vpush	{d8-d12}
 8010260:	b097      	sub	sp, #92	@ 0x5c
 8010262:	4688      	mov	r8, r1
 8010264:	920e      	str	r2, [sp, #56]	@ 0x38
 8010266:	2200      	movs	r2, #0
 8010268:	9212      	str	r2, [sp, #72]	@ 0x48
 801026a:	9005      	str	r0, [sp, #20]
 801026c:	f04f 0a00 	mov.w	sl, #0
 8010270:	f04f 0b00 	mov.w	fp, #0
 8010274:	460a      	mov	r2, r1
 8010276:	9211      	str	r2, [sp, #68]	@ 0x44
 8010278:	7811      	ldrb	r1, [r2, #0]
 801027a:	292b      	cmp	r1, #43	@ 0x2b
 801027c:	d04c      	beq.n	8010318 <_strtod_l+0xc0>
 801027e:	d839      	bhi.n	80102f4 <_strtod_l+0x9c>
 8010280:	290d      	cmp	r1, #13
 8010282:	d833      	bhi.n	80102ec <_strtod_l+0x94>
 8010284:	2908      	cmp	r1, #8
 8010286:	d833      	bhi.n	80102f0 <_strtod_l+0x98>
 8010288:	2900      	cmp	r1, #0
 801028a:	d03c      	beq.n	8010306 <_strtod_l+0xae>
 801028c:	2200      	movs	r2, #0
 801028e:	9208      	str	r2, [sp, #32]
 8010290:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010292:	782a      	ldrb	r2, [r5, #0]
 8010294:	2a30      	cmp	r2, #48	@ 0x30
 8010296:	f040 80b7 	bne.w	8010408 <_strtod_l+0x1b0>
 801029a:	786a      	ldrb	r2, [r5, #1]
 801029c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80102a0:	2a58      	cmp	r2, #88	@ 0x58
 80102a2:	d170      	bne.n	8010386 <_strtod_l+0x12e>
 80102a4:	9302      	str	r3, [sp, #8]
 80102a6:	9b08      	ldr	r3, [sp, #32]
 80102a8:	9301      	str	r3, [sp, #4]
 80102aa:	ab12      	add	r3, sp, #72	@ 0x48
 80102ac:	9300      	str	r3, [sp, #0]
 80102ae:	4a90      	ldr	r2, [pc, #576]	@ (80104f0 <_strtod_l+0x298>)
 80102b0:	9805      	ldr	r0, [sp, #20]
 80102b2:	ab13      	add	r3, sp, #76	@ 0x4c
 80102b4:	a911      	add	r1, sp, #68	@ 0x44
 80102b6:	f001 f8cd 	bl	8011454 <__gethex>
 80102ba:	f010 060f 	ands.w	r6, r0, #15
 80102be:	4604      	mov	r4, r0
 80102c0:	d005      	beq.n	80102ce <_strtod_l+0x76>
 80102c2:	2e06      	cmp	r6, #6
 80102c4:	d12a      	bne.n	801031c <_strtod_l+0xc4>
 80102c6:	3501      	adds	r5, #1
 80102c8:	2300      	movs	r3, #0
 80102ca:	9511      	str	r5, [sp, #68]	@ 0x44
 80102cc:	9308      	str	r3, [sp, #32]
 80102ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	f040 8537 	bne.w	8010d44 <_strtod_l+0xaec>
 80102d6:	9b08      	ldr	r3, [sp, #32]
 80102d8:	ec4b ab10 	vmov	d0, sl, fp
 80102dc:	b1cb      	cbz	r3, 8010312 <_strtod_l+0xba>
 80102de:	eeb1 0b40 	vneg.f64	d0, d0
 80102e2:	b017      	add	sp, #92	@ 0x5c
 80102e4:	ecbd 8b0a 	vpop	{d8-d12}
 80102e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102ec:	2920      	cmp	r1, #32
 80102ee:	d1cd      	bne.n	801028c <_strtod_l+0x34>
 80102f0:	3201      	adds	r2, #1
 80102f2:	e7c0      	b.n	8010276 <_strtod_l+0x1e>
 80102f4:	292d      	cmp	r1, #45	@ 0x2d
 80102f6:	d1c9      	bne.n	801028c <_strtod_l+0x34>
 80102f8:	2101      	movs	r1, #1
 80102fa:	9108      	str	r1, [sp, #32]
 80102fc:	1c51      	adds	r1, r2, #1
 80102fe:	9111      	str	r1, [sp, #68]	@ 0x44
 8010300:	7852      	ldrb	r2, [r2, #1]
 8010302:	2a00      	cmp	r2, #0
 8010304:	d1c4      	bne.n	8010290 <_strtod_l+0x38>
 8010306:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010308:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801030c:	2b00      	cmp	r3, #0
 801030e:	f040 8517 	bne.w	8010d40 <_strtod_l+0xae8>
 8010312:	ec4b ab10 	vmov	d0, sl, fp
 8010316:	e7e4      	b.n	80102e2 <_strtod_l+0x8a>
 8010318:	2100      	movs	r1, #0
 801031a:	e7ee      	b.n	80102fa <_strtod_l+0xa2>
 801031c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801031e:	b13a      	cbz	r2, 8010330 <_strtod_l+0xd8>
 8010320:	2135      	movs	r1, #53	@ 0x35
 8010322:	a814      	add	r0, sp, #80	@ 0x50
 8010324:	f7ff ff39 	bl	801019a <__copybits>
 8010328:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801032a:	9805      	ldr	r0, [sp, #20]
 801032c:	f7ff fb12 	bl	800f954 <_Bfree>
 8010330:	1e73      	subs	r3, r6, #1
 8010332:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010334:	2b04      	cmp	r3, #4
 8010336:	d806      	bhi.n	8010346 <_strtod_l+0xee>
 8010338:	e8df f003 	tbb	[pc, r3]
 801033c:	201d0314 	.word	0x201d0314
 8010340:	14          	.byte	0x14
 8010341:	00          	.byte	0x00
 8010342:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8010346:	05e3      	lsls	r3, r4, #23
 8010348:	bf48      	it	mi
 801034a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801034e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010352:	0d1b      	lsrs	r3, r3, #20
 8010354:	051b      	lsls	r3, r3, #20
 8010356:	2b00      	cmp	r3, #0
 8010358:	d1b9      	bne.n	80102ce <_strtod_l+0x76>
 801035a:	f7fe fb8b 	bl	800ea74 <__errno>
 801035e:	2322      	movs	r3, #34	@ 0x22
 8010360:	6003      	str	r3, [r0, #0]
 8010362:	e7b4      	b.n	80102ce <_strtod_l+0x76>
 8010364:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8010368:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801036c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010370:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010374:	e7e7      	b.n	8010346 <_strtod_l+0xee>
 8010376:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80104f8 <_strtod_l+0x2a0>
 801037a:	e7e4      	b.n	8010346 <_strtod_l+0xee>
 801037c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010380:	f04f 3aff 	mov.w	sl, #4294967295
 8010384:	e7df      	b.n	8010346 <_strtod_l+0xee>
 8010386:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010388:	1c5a      	adds	r2, r3, #1
 801038a:	9211      	str	r2, [sp, #68]	@ 0x44
 801038c:	785b      	ldrb	r3, [r3, #1]
 801038e:	2b30      	cmp	r3, #48	@ 0x30
 8010390:	d0f9      	beq.n	8010386 <_strtod_l+0x12e>
 8010392:	2b00      	cmp	r3, #0
 8010394:	d09b      	beq.n	80102ce <_strtod_l+0x76>
 8010396:	2301      	movs	r3, #1
 8010398:	9307      	str	r3, [sp, #28]
 801039a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801039c:	930a      	str	r3, [sp, #40]	@ 0x28
 801039e:	2300      	movs	r3, #0
 80103a0:	9306      	str	r3, [sp, #24]
 80103a2:	4699      	mov	r9, r3
 80103a4:	461d      	mov	r5, r3
 80103a6:	220a      	movs	r2, #10
 80103a8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80103aa:	7804      	ldrb	r4, [r0, #0]
 80103ac:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80103b0:	b2d9      	uxtb	r1, r3
 80103b2:	2909      	cmp	r1, #9
 80103b4:	d92a      	bls.n	801040c <_strtod_l+0x1b4>
 80103b6:	494f      	ldr	r1, [pc, #316]	@ (80104f4 <_strtod_l+0x29c>)
 80103b8:	2201      	movs	r2, #1
 80103ba:	f000 ff87 	bl	80112cc <strncmp>
 80103be:	b398      	cbz	r0, 8010428 <_strtod_l+0x1d0>
 80103c0:	2000      	movs	r0, #0
 80103c2:	4622      	mov	r2, r4
 80103c4:	462b      	mov	r3, r5
 80103c6:	4607      	mov	r7, r0
 80103c8:	4601      	mov	r1, r0
 80103ca:	2a65      	cmp	r2, #101	@ 0x65
 80103cc:	d001      	beq.n	80103d2 <_strtod_l+0x17a>
 80103ce:	2a45      	cmp	r2, #69	@ 0x45
 80103d0:	d118      	bne.n	8010404 <_strtod_l+0x1ac>
 80103d2:	b91b      	cbnz	r3, 80103dc <_strtod_l+0x184>
 80103d4:	9b07      	ldr	r3, [sp, #28]
 80103d6:	4303      	orrs	r3, r0
 80103d8:	d095      	beq.n	8010306 <_strtod_l+0xae>
 80103da:	2300      	movs	r3, #0
 80103dc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80103e0:	f108 0201 	add.w	r2, r8, #1
 80103e4:	9211      	str	r2, [sp, #68]	@ 0x44
 80103e6:	f898 2001 	ldrb.w	r2, [r8, #1]
 80103ea:	2a2b      	cmp	r2, #43	@ 0x2b
 80103ec:	d074      	beq.n	80104d8 <_strtod_l+0x280>
 80103ee:	2a2d      	cmp	r2, #45	@ 0x2d
 80103f0:	d07a      	beq.n	80104e8 <_strtod_l+0x290>
 80103f2:	f04f 0e00 	mov.w	lr, #0
 80103f6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80103fa:	2c09      	cmp	r4, #9
 80103fc:	f240 8082 	bls.w	8010504 <_strtod_l+0x2ac>
 8010400:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8010404:	2400      	movs	r4, #0
 8010406:	e09d      	b.n	8010544 <_strtod_l+0x2ec>
 8010408:	2300      	movs	r3, #0
 801040a:	e7c5      	b.n	8010398 <_strtod_l+0x140>
 801040c:	2d08      	cmp	r5, #8
 801040e:	bfc8      	it	gt
 8010410:	9906      	ldrgt	r1, [sp, #24]
 8010412:	f100 0001 	add.w	r0, r0, #1
 8010416:	bfca      	itet	gt
 8010418:	fb02 3301 	mlagt	r3, r2, r1, r3
 801041c:	fb02 3909 	mlale	r9, r2, r9, r3
 8010420:	9306      	strgt	r3, [sp, #24]
 8010422:	3501      	adds	r5, #1
 8010424:	9011      	str	r0, [sp, #68]	@ 0x44
 8010426:	e7bf      	b.n	80103a8 <_strtod_l+0x150>
 8010428:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801042a:	1c5a      	adds	r2, r3, #1
 801042c:	9211      	str	r2, [sp, #68]	@ 0x44
 801042e:	785a      	ldrb	r2, [r3, #1]
 8010430:	b3bd      	cbz	r5, 80104a2 <_strtod_l+0x24a>
 8010432:	4607      	mov	r7, r0
 8010434:	462b      	mov	r3, r5
 8010436:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801043a:	2909      	cmp	r1, #9
 801043c:	d912      	bls.n	8010464 <_strtod_l+0x20c>
 801043e:	2101      	movs	r1, #1
 8010440:	e7c3      	b.n	80103ca <_strtod_l+0x172>
 8010442:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010444:	1c5a      	adds	r2, r3, #1
 8010446:	9211      	str	r2, [sp, #68]	@ 0x44
 8010448:	785a      	ldrb	r2, [r3, #1]
 801044a:	3001      	adds	r0, #1
 801044c:	2a30      	cmp	r2, #48	@ 0x30
 801044e:	d0f8      	beq.n	8010442 <_strtod_l+0x1ea>
 8010450:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010454:	2b08      	cmp	r3, #8
 8010456:	f200 847a 	bhi.w	8010d4e <_strtod_l+0xaf6>
 801045a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801045c:	930a      	str	r3, [sp, #40]	@ 0x28
 801045e:	4607      	mov	r7, r0
 8010460:	2000      	movs	r0, #0
 8010462:	4603      	mov	r3, r0
 8010464:	3a30      	subs	r2, #48	@ 0x30
 8010466:	f100 0101 	add.w	r1, r0, #1
 801046a:	d014      	beq.n	8010496 <_strtod_l+0x23e>
 801046c:	440f      	add	r7, r1
 801046e:	469c      	mov	ip, r3
 8010470:	f04f 0e0a 	mov.w	lr, #10
 8010474:	f10c 0401 	add.w	r4, ip, #1
 8010478:	1ae6      	subs	r6, r4, r3
 801047a:	42b1      	cmp	r1, r6
 801047c:	dc13      	bgt.n	80104a6 <_strtod_l+0x24e>
 801047e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010482:	1819      	adds	r1, r3, r0
 8010484:	2908      	cmp	r1, #8
 8010486:	f103 0301 	add.w	r3, r3, #1
 801048a:	4403      	add	r3, r0
 801048c:	dc19      	bgt.n	80104c2 <_strtod_l+0x26a>
 801048e:	210a      	movs	r1, #10
 8010490:	fb01 2909 	mla	r9, r1, r9, r2
 8010494:	2100      	movs	r1, #0
 8010496:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010498:	1c50      	adds	r0, r2, #1
 801049a:	9011      	str	r0, [sp, #68]	@ 0x44
 801049c:	7852      	ldrb	r2, [r2, #1]
 801049e:	4608      	mov	r0, r1
 80104a0:	e7c9      	b.n	8010436 <_strtod_l+0x1de>
 80104a2:	4628      	mov	r0, r5
 80104a4:	e7d2      	b.n	801044c <_strtod_l+0x1f4>
 80104a6:	f1bc 0f08 	cmp.w	ip, #8
 80104aa:	dc03      	bgt.n	80104b4 <_strtod_l+0x25c>
 80104ac:	fb0e f909 	mul.w	r9, lr, r9
 80104b0:	46a4      	mov	ip, r4
 80104b2:	e7df      	b.n	8010474 <_strtod_l+0x21c>
 80104b4:	2c10      	cmp	r4, #16
 80104b6:	bfde      	ittt	le
 80104b8:	9e06      	ldrle	r6, [sp, #24]
 80104ba:	fb0e f606 	mulle.w	r6, lr, r6
 80104be:	9606      	strle	r6, [sp, #24]
 80104c0:	e7f6      	b.n	80104b0 <_strtod_l+0x258>
 80104c2:	290f      	cmp	r1, #15
 80104c4:	bfdf      	itttt	le
 80104c6:	9806      	ldrle	r0, [sp, #24]
 80104c8:	210a      	movle	r1, #10
 80104ca:	fb01 2200 	mlale	r2, r1, r0, r2
 80104ce:	9206      	strle	r2, [sp, #24]
 80104d0:	e7e0      	b.n	8010494 <_strtod_l+0x23c>
 80104d2:	2700      	movs	r7, #0
 80104d4:	2101      	movs	r1, #1
 80104d6:	e77d      	b.n	80103d4 <_strtod_l+0x17c>
 80104d8:	f04f 0e00 	mov.w	lr, #0
 80104dc:	f108 0202 	add.w	r2, r8, #2
 80104e0:	9211      	str	r2, [sp, #68]	@ 0x44
 80104e2:	f898 2002 	ldrb.w	r2, [r8, #2]
 80104e6:	e786      	b.n	80103f6 <_strtod_l+0x19e>
 80104e8:	f04f 0e01 	mov.w	lr, #1
 80104ec:	e7f6      	b.n	80104dc <_strtod_l+0x284>
 80104ee:	bf00      	nop
 80104f0:	08012c5c 	.word	0x08012c5c
 80104f4:	08012a90 	.word	0x08012a90
 80104f8:	7ff00000 	.word	0x7ff00000
 80104fc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80104fe:	1c54      	adds	r4, r2, #1
 8010500:	9411      	str	r4, [sp, #68]	@ 0x44
 8010502:	7852      	ldrb	r2, [r2, #1]
 8010504:	2a30      	cmp	r2, #48	@ 0x30
 8010506:	d0f9      	beq.n	80104fc <_strtod_l+0x2a4>
 8010508:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801050c:	2c08      	cmp	r4, #8
 801050e:	f63f af79 	bhi.w	8010404 <_strtod_l+0x1ac>
 8010512:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8010516:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010518:	9209      	str	r2, [sp, #36]	@ 0x24
 801051a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801051c:	1c54      	adds	r4, r2, #1
 801051e:	9411      	str	r4, [sp, #68]	@ 0x44
 8010520:	7852      	ldrb	r2, [r2, #1]
 8010522:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8010526:	2e09      	cmp	r6, #9
 8010528:	d937      	bls.n	801059a <_strtod_l+0x342>
 801052a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801052c:	1ba4      	subs	r4, r4, r6
 801052e:	2c08      	cmp	r4, #8
 8010530:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8010534:	dc02      	bgt.n	801053c <_strtod_l+0x2e4>
 8010536:	4564      	cmp	r4, ip
 8010538:	bfa8      	it	ge
 801053a:	4664      	movge	r4, ip
 801053c:	f1be 0f00 	cmp.w	lr, #0
 8010540:	d000      	beq.n	8010544 <_strtod_l+0x2ec>
 8010542:	4264      	negs	r4, r4
 8010544:	2b00      	cmp	r3, #0
 8010546:	d14d      	bne.n	80105e4 <_strtod_l+0x38c>
 8010548:	9b07      	ldr	r3, [sp, #28]
 801054a:	4318      	orrs	r0, r3
 801054c:	f47f aebf 	bne.w	80102ce <_strtod_l+0x76>
 8010550:	2900      	cmp	r1, #0
 8010552:	f47f aed8 	bne.w	8010306 <_strtod_l+0xae>
 8010556:	2a69      	cmp	r2, #105	@ 0x69
 8010558:	d027      	beq.n	80105aa <_strtod_l+0x352>
 801055a:	dc24      	bgt.n	80105a6 <_strtod_l+0x34e>
 801055c:	2a49      	cmp	r2, #73	@ 0x49
 801055e:	d024      	beq.n	80105aa <_strtod_l+0x352>
 8010560:	2a4e      	cmp	r2, #78	@ 0x4e
 8010562:	f47f aed0 	bne.w	8010306 <_strtod_l+0xae>
 8010566:	4997      	ldr	r1, [pc, #604]	@ (80107c4 <_strtod_l+0x56c>)
 8010568:	a811      	add	r0, sp, #68	@ 0x44
 801056a:	f001 f995 	bl	8011898 <__match>
 801056e:	2800      	cmp	r0, #0
 8010570:	f43f aec9 	beq.w	8010306 <_strtod_l+0xae>
 8010574:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	2b28      	cmp	r3, #40	@ 0x28
 801057a:	d12d      	bne.n	80105d8 <_strtod_l+0x380>
 801057c:	4992      	ldr	r1, [pc, #584]	@ (80107c8 <_strtod_l+0x570>)
 801057e:	aa14      	add	r2, sp, #80	@ 0x50
 8010580:	a811      	add	r0, sp, #68	@ 0x44
 8010582:	f001 f99d 	bl	80118c0 <__hexnan>
 8010586:	2805      	cmp	r0, #5
 8010588:	d126      	bne.n	80105d8 <_strtod_l+0x380>
 801058a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801058c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8010590:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010594:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010598:	e699      	b.n	80102ce <_strtod_l+0x76>
 801059a:	240a      	movs	r4, #10
 801059c:	fb04 2c0c 	mla	ip, r4, ip, r2
 80105a0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80105a4:	e7b9      	b.n	801051a <_strtod_l+0x2c2>
 80105a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80105a8:	e7db      	b.n	8010562 <_strtod_l+0x30a>
 80105aa:	4988      	ldr	r1, [pc, #544]	@ (80107cc <_strtod_l+0x574>)
 80105ac:	a811      	add	r0, sp, #68	@ 0x44
 80105ae:	f001 f973 	bl	8011898 <__match>
 80105b2:	2800      	cmp	r0, #0
 80105b4:	f43f aea7 	beq.w	8010306 <_strtod_l+0xae>
 80105b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105ba:	4985      	ldr	r1, [pc, #532]	@ (80107d0 <_strtod_l+0x578>)
 80105bc:	3b01      	subs	r3, #1
 80105be:	a811      	add	r0, sp, #68	@ 0x44
 80105c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80105c2:	f001 f969 	bl	8011898 <__match>
 80105c6:	b910      	cbnz	r0, 80105ce <_strtod_l+0x376>
 80105c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105ca:	3301      	adds	r3, #1
 80105cc:	9311      	str	r3, [sp, #68]	@ 0x44
 80105ce:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80107e4 <_strtod_l+0x58c>
 80105d2:	f04f 0a00 	mov.w	sl, #0
 80105d6:	e67a      	b.n	80102ce <_strtod_l+0x76>
 80105d8:	487e      	ldr	r0, [pc, #504]	@ (80107d4 <_strtod_l+0x57c>)
 80105da:	f000 fe99 	bl	8011310 <nan>
 80105de:	ec5b ab10 	vmov	sl, fp, d0
 80105e2:	e674      	b.n	80102ce <_strtod_l+0x76>
 80105e4:	ee07 9a90 	vmov	s15, r9
 80105e8:	1be2      	subs	r2, r4, r7
 80105ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80105ee:	2d00      	cmp	r5, #0
 80105f0:	bf08      	it	eq
 80105f2:	461d      	moveq	r5, r3
 80105f4:	2b10      	cmp	r3, #16
 80105f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80105f8:	461a      	mov	r2, r3
 80105fa:	bfa8      	it	ge
 80105fc:	2210      	movge	r2, #16
 80105fe:	2b09      	cmp	r3, #9
 8010600:	ec5b ab17 	vmov	sl, fp, d7
 8010604:	dc15      	bgt.n	8010632 <_strtod_l+0x3da>
 8010606:	1be1      	subs	r1, r4, r7
 8010608:	2900      	cmp	r1, #0
 801060a:	f43f ae60 	beq.w	80102ce <_strtod_l+0x76>
 801060e:	eba4 0107 	sub.w	r1, r4, r7
 8010612:	dd72      	ble.n	80106fa <_strtod_l+0x4a2>
 8010614:	2916      	cmp	r1, #22
 8010616:	dc59      	bgt.n	80106cc <_strtod_l+0x474>
 8010618:	4b6f      	ldr	r3, [pc, #444]	@ (80107d8 <_strtod_l+0x580>)
 801061a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801061c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010620:	ed93 7b00 	vldr	d7, [r3]
 8010624:	ec4b ab16 	vmov	d6, sl, fp
 8010628:	ee27 7b06 	vmul.f64	d7, d7, d6
 801062c:	ec5b ab17 	vmov	sl, fp, d7
 8010630:	e64d      	b.n	80102ce <_strtod_l+0x76>
 8010632:	4969      	ldr	r1, [pc, #420]	@ (80107d8 <_strtod_l+0x580>)
 8010634:	eddd 6a06 	vldr	s13, [sp, #24]
 8010638:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801063c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8010640:	2b0f      	cmp	r3, #15
 8010642:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8010646:	eea7 6b05 	vfma.f64	d6, d7, d5
 801064a:	ec5b ab16 	vmov	sl, fp, d6
 801064e:	ddda      	ble.n	8010606 <_strtod_l+0x3ae>
 8010650:	1a9a      	subs	r2, r3, r2
 8010652:	1be1      	subs	r1, r4, r7
 8010654:	440a      	add	r2, r1
 8010656:	2a00      	cmp	r2, #0
 8010658:	f340 8094 	ble.w	8010784 <_strtod_l+0x52c>
 801065c:	f012 000f 	ands.w	r0, r2, #15
 8010660:	d00a      	beq.n	8010678 <_strtod_l+0x420>
 8010662:	495d      	ldr	r1, [pc, #372]	@ (80107d8 <_strtod_l+0x580>)
 8010664:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010668:	ed91 7b00 	vldr	d7, [r1]
 801066c:	ec4b ab16 	vmov	d6, sl, fp
 8010670:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010674:	ec5b ab17 	vmov	sl, fp, d7
 8010678:	f032 020f 	bics.w	r2, r2, #15
 801067c:	d073      	beq.n	8010766 <_strtod_l+0x50e>
 801067e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8010682:	dd47      	ble.n	8010714 <_strtod_l+0x4bc>
 8010684:	2400      	movs	r4, #0
 8010686:	4625      	mov	r5, r4
 8010688:	9407      	str	r4, [sp, #28]
 801068a:	4626      	mov	r6, r4
 801068c:	9a05      	ldr	r2, [sp, #20]
 801068e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80107e4 <_strtod_l+0x58c>
 8010692:	2322      	movs	r3, #34	@ 0x22
 8010694:	6013      	str	r3, [r2, #0]
 8010696:	f04f 0a00 	mov.w	sl, #0
 801069a:	9b07      	ldr	r3, [sp, #28]
 801069c:	2b00      	cmp	r3, #0
 801069e:	f43f ae16 	beq.w	80102ce <_strtod_l+0x76>
 80106a2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80106a4:	9805      	ldr	r0, [sp, #20]
 80106a6:	f7ff f955 	bl	800f954 <_Bfree>
 80106aa:	9805      	ldr	r0, [sp, #20]
 80106ac:	4631      	mov	r1, r6
 80106ae:	f7ff f951 	bl	800f954 <_Bfree>
 80106b2:	9805      	ldr	r0, [sp, #20]
 80106b4:	4629      	mov	r1, r5
 80106b6:	f7ff f94d 	bl	800f954 <_Bfree>
 80106ba:	9907      	ldr	r1, [sp, #28]
 80106bc:	9805      	ldr	r0, [sp, #20]
 80106be:	f7ff f949 	bl	800f954 <_Bfree>
 80106c2:	9805      	ldr	r0, [sp, #20]
 80106c4:	4621      	mov	r1, r4
 80106c6:	f7ff f945 	bl	800f954 <_Bfree>
 80106ca:	e600      	b.n	80102ce <_strtod_l+0x76>
 80106cc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80106d0:	1be0      	subs	r0, r4, r7
 80106d2:	4281      	cmp	r1, r0
 80106d4:	dbbc      	blt.n	8010650 <_strtod_l+0x3f8>
 80106d6:	4a40      	ldr	r2, [pc, #256]	@ (80107d8 <_strtod_l+0x580>)
 80106d8:	f1c3 030f 	rsb	r3, r3, #15
 80106dc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80106e0:	ed91 7b00 	vldr	d7, [r1]
 80106e4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80106e6:	ec4b ab16 	vmov	d6, sl, fp
 80106ea:	1acb      	subs	r3, r1, r3
 80106ec:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80106f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80106f4:	ed92 6b00 	vldr	d6, [r2]
 80106f8:	e796      	b.n	8010628 <_strtod_l+0x3d0>
 80106fa:	3116      	adds	r1, #22
 80106fc:	dba8      	blt.n	8010650 <_strtod_l+0x3f8>
 80106fe:	4b36      	ldr	r3, [pc, #216]	@ (80107d8 <_strtod_l+0x580>)
 8010700:	1b3c      	subs	r4, r7, r4
 8010702:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010706:	ed94 7b00 	vldr	d7, [r4]
 801070a:	ec4b ab16 	vmov	d6, sl, fp
 801070e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010712:	e78b      	b.n	801062c <_strtod_l+0x3d4>
 8010714:	2000      	movs	r0, #0
 8010716:	ec4b ab17 	vmov	d7, sl, fp
 801071a:	4e30      	ldr	r6, [pc, #192]	@ (80107dc <_strtod_l+0x584>)
 801071c:	1112      	asrs	r2, r2, #4
 801071e:	4601      	mov	r1, r0
 8010720:	2a01      	cmp	r2, #1
 8010722:	dc23      	bgt.n	801076c <_strtod_l+0x514>
 8010724:	b108      	cbz	r0, 801072a <_strtod_l+0x4d2>
 8010726:	ec5b ab17 	vmov	sl, fp, d7
 801072a:	4a2c      	ldr	r2, [pc, #176]	@ (80107dc <_strtod_l+0x584>)
 801072c:	482c      	ldr	r0, [pc, #176]	@ (80107e0 <_strtod_l+0x588>)
 801072e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010732:	ed92 7b00 	vldr	d7, [r2]
 8010736:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801073a:	ec4b ab16 	vmov	d6, sl, fp
 801073e:	4a29      	ldr	r2, [pc, #164]	@ (80107e4 <_strtod_l+0x58c>)
 8010740:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010744:	ee17 1a90 	vmov	r1, s15
 8010748:	400a      	ands	r2, r1
 801074a:	4282      	cmp	r2, r0
 801074c:	ec5b ab17 	vmov	sl, fp, d7
 8010750:	d898      	bhi.n	8010684 <_strtod_l+0x42c>
 8010752:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8010756:	4282      	cmp	r2, r0
 8010758:	bf86      	itte	hi
 801075a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80107e8 <_strtod_l+0x590>
 801075e:	f04f 3aff 	movhi.w	sl, #4294967295
 8010762:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8010766:	2200      	movs	r2, #0
 8010768:	9206      	str	r2, [sp, #24]
 801076a:	e076      	b.n	801085a <_strtod_l+0x602>
 801076c:	f012 0f01 	tst.w	r2, #1
 8010770:	d004      	beq.n	801077c <_strtod_l+0x524>
 8010772:	ed96 6b00 	vldr	d6, [r6]
 8010776:	2001      	movs	r0, #1
 8010778:	ee27 7b06 	vmul.f64	d7, d7, d6
 801077c:	3101      	adds	r1, #1
 801077e:	1052      	asrs	r2, r2, #1
 8010780:	3608      	adds	r6, #8
 8010782:	e7cd      	b.n	8010720 <_strtod_l+0x4c8>
 8010784:	d0ef      	beq.n	8010766 <_strtod_l+0x50e>
 8010786:	4252      	negs	r2, r2
 8010788:	f012 000f 	ands.w	r0, r2, #15
 801078c:	d00a      	beq.n	80107a4 <_strtod_l+0x54c>
 801078e:	4912      	ldr	r1, [pc, #72]	@ (80107d8 <_strtod_l+0x580>)
 8010790:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010794:	ed91 7b00 	vldr	d7, [r1]
 8010798:	ec4b ab16 	vmov	d6, sl, fp
 801079c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80107a0:	ec5b ab17 	vmov	sl, fp, d7
 80107a4:	1112      	asrs	r2, r2, #4
 80107a6:	d0de      	beq.n	8010766 <_strtod_l+0x50e>
 80107a8:	2a1f      	cmp	r2, #31
 80107aa:	dd1f      	ble.n	80107ec <_strtod_l+0x594>
 80107ac:	2400      	movs	r4, #0
 80107ae:	4625      	mov	r5, r4
 80107b0:	9407      	str	r4, [sp, #28]
 80107b2:	4626      	mov	r6, r4
 80107b4:	9a05      	ldr	r2, [sp, #20]
 80107b6:	2322      	movs	r3, #34	@ 0x22
 80107b8:	f04f 0a00 	mov.w	sl, #0
 80107bc:	f04f 0b00 	mov.w	fp, #0
 80107c0:	6013      	str	r3, [r2, #0]
 80107c2:	e76a      	b.n	801069a <_strtod_l+0x442>
 80107c4:	0801297e 	.word	0x0801297e
 80107c8:	08012c48 	.word	0x08012c48
 80107cc:	08012976 	.word	0x08012976
 80107d0:	080129ad 	.word	0x080129ad
 80107d4:	08012ae6 	.word	0x08012ae6
 80107d8:	08012b80 	.word	0x08012b80
 80107dc:	08012b58 	.word	0x08012b58
 80107e0:	7ca00000 	.word	0x7ca00000
 80107e4:	7ff00000 	.word	0x7ff00000
 80107e8:	7fefffff 	.word	0x7fefffff
 80107ec:	f012 0110 	ands.w	r1, r2, #16
 80107f0:	bf18      	it	ne
 80107f2:	216a      	movne	r1, #106	@ 0x6a
 80107f4:	9106      	str	r1, [sp, #24]
 80107f6:	ec4b ab17 	vmov	d7, sl, fp
 80107fa:	49af      	ldr	r1, [pc, #700]	@ (8010ab8 <_strtod_l+0x860>)
 80107fc:	2000      	movs	r0, #0
 80107fe:	07d6      	lsls	r6, r2, #31
 8010800:	d504      	bpl.n	801080c <_strtod_l+0x5b4>
 8010802:	ed91 6b00 	vldr	d6, [r1]
 8010806:	2001      	movs	r0, #1
 8010808:	ee27 7b06 	vmul.f64	d7, d7, d6
 801080c:	1052      	asrs	r2, r2, #1
 801080e:	f101 0108 	add.w	r1, r1, #8
 8010812:	d1f4      	bne.n	80107fe <_strtod_l+0x5a6>
 8010814:	b108      	cbz	r0, 801081a <_strtod_l+0x5c2>
 8010816:	ec5b ab17 	vmov	sl, fp, d7
 801081a:	9a06      	ldr	r2, [sp, #24]
 801081c:	b1b2      	cbz	r2, 801084c <_strtod_l+0x5f4>
 801081e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8010822:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8010826:	2a00      	cmp	r2, #0
 8010828:	4658      	mov	r0, fp
 801082a:	dd0f      	ble.n	801084c <_strtod_l+0x5f4>
 801082c:	2a1f      	cmp	r2, #31
 801082e:	dd55      	ble.n	80108dc <_strtod_l+0x684>
 8010830:	2a34      	cmp	r2, #52	@ 0x34
 8010832:	bfde      	ittt	le
 8010834:	f04f 32ff 	movle.w	r2, #4294967295
 8010838:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801083c:	408a      	lslle	r2, r1
 801083e:	f04f 0a00 	mov.w	sl, #0
 8010842:	bfcc      	ite	gt
 8010844:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010848:	ea02 0b00 	andle.w	fp, r2, r0
 801084c:	ec4b ab17 	vmov	d7, sl, fp
 8010850:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010858:	d0a8      	beq.n	80107ac <_strtod_l+0x554>
 801085a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801085c:	9805      	ldr	r0, [sp, #20]
 801085e:	f8cd 9000 	str.w	r9, [sp]
 8010862:	462a      	mov	r2, r5
 8010864:	f7ff f8de 	bl	800fa24 <__s2b>
 8010868:	9007      	str	r0, [sp, #28]
 801086a:	2800      	cmp	r0, #0
 801086c:	f43f af0a 	beq.w	8010684 <_strtod_l+0x42c>
 8010870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010872:	1b3f      	subs	r7, r7, r4
 8010874:	2b00      	cmp	r3, #0
 8010876:	bfb4      	ite	lt
 8010878:	463b      	movlt	r3, r7
 801087a:	2300      	movge	r3, #0
 801087c:	930a      	str	r3, [sp, #40]	@ 0x28
 801087e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010880:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8010aa8 <_strtod_l+0x850>
 8010884:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010888:	2400      	movs	r4, #0
 801088a:	930d      	str	r3, [sp, #52]	@ 0x34
 801088c:	4625      	mov	r5, r4
 801088e:	9b07      	ldr	r3, [sp, #28]
 8010890:	9805      	ldr	r0, [sp, #20]
 8010892:	6859      	ldr	r1, [r3, #4]
 8010894:	f7ff f81e 	bl	800f8d4 <_Balloc>
 8010898:	4606      	mov	r6, r0
 801089a:	2800      	cmp	r0, #0
 801089c:	f43f aef6 	beq.w	801068c <_strtod_l+0x434>
 80108a0:	9b07      	ldr	r3, [sp, #28]
 80108a2:	691a      	ldr	r2, [r3, #16]
 80108a4:	ec4b ab19 	vmov	d9, sl, fp
 80108a8:	3202      	adds	r2, #2
 80108aa:	f103 010c 	add.w	r1, r3, #12
 80108ae:	0092      	lsls	r2, r2, #2
 80108b0:	300c      	adds	r0, #12
 80108b2:	f7fe f914 	bl	800eade <memcpy>
 80108b6:	eeb0 0b49 	vmov.f64	d0, d9
 80108ba:	9805      	ldr	r0, [sp, #20]
 80108bc:	aa14      	add	r2, sp, #80	@ 0x50
 80108be:	a913      	add	r1, sp, #76	@ 0x4c
 80108c0:	f7ff fbe4 	bl	801008c <__d2b>
 80108c4:	9012      	str	r0, [sp, #72]	@ 0x48
 80108c6:	2800      	cmp	r0, #0
 80108c8:	f43f aee0 	beq.w	801068c <_strtod_l+0x434>
 80108cc:	9805      	ldr	r0, [sp, #20]
 80108ce:	2101      	movs	r1, #1
 80108d0:	f7ff f93e 	bl	800fb50 <__i2b>
 80108d4:	4605      	mov	r5, r0
 80108d6:	b940      	cbnz	r0, 80108ea <_strtod_l+0x692>
 80108d8:	2500      	movs	r5, #0
 80108da:	e6d7      	b.n	801068c <_strtod_l+0x434>
 80108dc:	f04f 31ff 	mov.w	r1, #4294967295
 80108e0:	fa01 f202 	lsl.w	r2, r1, r2
 80108e4:	ea02 0a0a 	and.w	sl, r2, sl
 80108e8:	e7b0      	b.n	801084c <_strtod_l+0x5f4>
 80108ea:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80108ec:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80108ee:	2f00      	cmp	r7, #0
 80108f0:	bfab      	itete	ge
 80108f2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80108f4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80108f6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80108fa:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80108fe:	bfac      	ite	ge
 8010900:	eb07 0903 	addge.w	r9, r7, r3
 8010904:	eba3 0807 	sublt.w	r8, r3, r7
 8010908:	9b06      	ldr	r3, [sp, #24]
 801090a:	1aff      	subs	r7, r7, r3
 801090c:	4417      	add	r7, r2
 801090e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8010912:	4a6a      	ldr	r2, [pc, #424]	@ (8010abc <_strtod_l+0x864>)
 8010914:	3f01      	subs	r7, #1
 8010916:	4297      	cmp	r7, r2
 8010918:	da51      	bge.n	80109be <_strtod_l+0x766>
 801091a:	1bd1      	subs	r1, r2, r7
 801091c:	291f      	cmp	r1, #31
 801091e:	eba3 0301 	sub.w	r3, r3, r1
 8010922:	f04f 0201 	mov.w	r2, #1
 8010926:	dc3e      	bgt.n	80109a6 <_strtod_l+0x74e>
 8010928:	408a      	lsls	r2, r1
 801092a:	920c      	str	r2, [sp, #48]	@ 0x30
 801092c:	2200      	movs	r2, #0
 801092e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010930:	eb09 0703 	add.w	r7, r9, r3
 8010934:	4498      	add	r8, r3
 8010936:	9b06      	ldr	r3, [sp, #24]
 8010938:	45b9      	cmp	r9, r7
 801093a:	4498      	add	r8, r3
 801093c:	464b      	mov	r3, r9
 801093e:	bfa8      	it	ge
 8010940:	463b      	movge	r3, r7
 8010942:	4543      	cmp	r3, r8
 8010944:	bfa8      	it	ge
 8010946:	4643      	movge	r3, r8
 8010948:	2b00      	cmp	r3, #0
 801094a:	bfc2      	ittt	gt
 801094c:	1aff      	subgt	r7, r7, r3
 801094e:	eba8 0803 	subgt.w	r8, r8, r3
 8010952:	eba9 0903 	subgt.w	r9, r9, r3
 8010956:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010958:	2b00      	cmp	r3, #0
 801095a:	dd16      	ble.n	801098a <_strtod_l+0x732>
 801095c:	4629      	mov	r1, r5
 801095e:	9805      	ldr	r0, [sp, #20]
 8010960:	461a      	mov	r2, r3
 8010962:	f7ff f9ad 	bl	800fcc0 <__pow5mult>
 8010966:	4605      	mov	r5, r0
 8010968:	2800      	cmp	r0, #0
 801096a:	d0b5      	beq.n	80108d8 <_strtod_l+0x680>
 801096c:	4601      	mov	r1, r0
 801096e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010970:	9805      	ldr	r0, [sp, #20]
 8010972:	f7ff f903 	bl	800fb7c <__multiply>
 8010976:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010978:	2800      	cmp	r0, #0
 801097a:	f43f ae87 	beq.w	801068c <_strtod_l+0x434>
 801097e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010980:	9805      	ldr	r0, [sp, #20]
 8010982:	f7fe ffe7 	bl	800f954 <_Bfree>
 8010986:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010988:	9312      	str	r3, [sp, #72]	@ 0x48
 801098a:	2f00      	cmp	r7, #0
 801098c:	dc1b      	bgt.n	80109c6 <_strtod_l+0x76e>
 801098e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010990:	2b00      	cmp	r3, #0
 8010992:	dd21      	ble.n	80109d8 <_strtod_l+0x780>
 8010994:	4631      	mov	r1, r6
 8010996:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010998:	9805      	ldr	r0, [sp, #20]
 801099a:	f7ff f991 	bl	800fcc0 <__pow5mult>
 801099e:	4606      	mov	r6, r0
 80109a0:	b9d0      	cbnz	r0, 80109d8 <_strtod_l+0x780>
 80109a2:	2600      	movs	r6, #0
 80109a4:	e672      	b.n	801068c <_strtod_l+0x434>
 80109a6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80109aa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80109ae:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80109b2:	37e2      	adds	r7, #226	@ 0xe2
 80109b4:	fa02 f107 	lsl.w	r1, r2, r7
 80109b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80109ba:	920c      	str	r2, [sp, #48]	@ 0x30
 80109bc:	e7b8      	b.n	8010930 <_strtod_l+0x6d8>
 80109be:	2200      	movs	r2, #0
 80109c0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80109c2:	2201      	movs	r2, #1
 80109c4:	e7f9      	b.n	80109ba <_strtod_l+0x762>
 80109c6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80109c8:	9805      	ldr	r0, [sp, #20]
 80109ca:	463a      	mov	r2, r7
 80109cc:	f7ff f9d2 	bl	800fd74 <__lshift>
 80109d0:	9012      	str	r0, [sp, #72]	@ 0x48
 80109d2:	2800      	cmp	r0, #0
 80109d4:	d1db      	bne.n	801098e <_strtod_l+0x736>
 80109d6:	e659      	b.n	801068c <_strtod_l+0x434>
 80109d8:	f1b8 0f00 	cmp.w	r8, #0
 80109dc:	dd07      	ble.n	80109ee <_strtod_l+0x796>
 80109de:	4631      	mov	r1, r6
 80109e0:	9805      	ldr	r0, [sp, #20]
 80109e2:	4642      	mov	r2, r8
 80109e4:	f7ff f9c6 	bl	800fd74 <__lshift>
 80109e8:	4606      	mov	r6, r0
 80109ea:	2800      	cmp	r0, #0
 80109ec:	d0d9      	beq.n	80109a2 <_strtod_l+0x74a>
 80109ee:	f1b9 0f00 	cmp.w	r9, #0
 80109f2:	dd08      	ble.n	8010a06 <_strtod_l+0x7ae>
 80109f4:	4629      	mov	r1, r5
 80109f6:	9805      	ldr	r0, [sp, #20]
 80109f8:	464a      	mov	r2, r9
 80109fa:	f7ff f9bb 	bl	800fd74 <__lshift>
 80109fe:	4605      	mov	r5, r0
 8010a00:	2800      	cmp	r0, #0
 8010a02:	f43f ae43 	beq.w	801068c <_strtod_l+0x434>
 8010a06:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010a08:	9805      	ldr	r0, [sp, #20]
 8010a0a:	4632      	mov	r2, r6
 8010a0c:	f7ff fa3a 	bl	800fe84 <__mdiff>
 8010a10:	4604      	mov	r4, r0
 8010a12:	2800      	cmp	r0, #0
 8010a14:	f43f ae3a 	beq.w	801068c <_strtod_l+0x434>
 8010a18:	2300      	movs	r3, #0
 8010a1a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8010a1e:	60c3      	str	r3, [r0, #12]
 8010a20:	4629      	mov	r1, r5
 8010a22:	f7ff fa13 	bl	800fe4c <__mcmp>
 8010a26:	2800      	cmp	r0, #0
 8010a28:	da4c      	bge.n	8010ac4 <_strtod_l+0x86c>
 8010a2a:	ea58 080a 	orrs.w	r8, r8, sl
 8010a2e:	d172      	bne.n	8010b16 <_strtod_l+0x8be>
 8010a30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d16e      	bne.n	8010b16 <_strtod_l+0x8be>
 8010a38:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010a3c:	0d1b      	lsrs	r3, r3, #20
 8010a3e:	051b      	lsls	r3, r3, #20
 8010a40:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010a44:	d967      	bls.n	8010b16 <_strtod_l+0x8be>
 8010a46:	6963      	ldr	r3, [r4, #20]
 8010a48:	b913      	cbnz	r3, 8010a50 <_strtod_l+0x7f8>
 8010a4a:	6923      	ldr	r3, [r4, #16]
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	dd62      	ble.n	8010b16 <_strtod_l+0x8be>
 8010a50:	4621      	mov	r1, r4
 8010a52:	2201      	movs	r2, #1
 8010a54:	9805      	ldr	r0, [sp, #20]
 8010a56:	f7ff f98d 	bl	800fd74 <__lshift>
 8010a5a:	4629      	mov	r1, r5
 8010a5c:	4604      	mov	r4, r0
 8010a5e:	f7ff f9f5 	bl	800fe4c <__mcmp>
 8010a62:	2800      	cmp	r0, #0
 8010a64:	dd57      	ble.n	8010b16 <_strtod_l+0x8be>
 8010a66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010a6a:	9a06      	ldr	r2, [sp, #24]
 8010a6c:	0d1b      	lsrs	r3, r3, #20
 8010a6e:	051b      	lsls	r3, r3, #20
 8010a70:	2a00      	cmp	r2, #0
 8010a72:	d06e      	beq.n	8010b52 <_strtod_l+0x8fa>
 8010a74:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010a78:	d86b      	bhi.n	8010b52 <_strtod_l+0x8fa>
 8010a7a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010a7e:	f67f ae99 	bls.w	80107b4 <_strtod_l+0x55c>
 8010a82:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8010ab0 <_strtod_l+0x858>
 8010a86:	ec4b ab16 	vmov	d6, sl, fp
 8010a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8010ac0 <_strtod_l+0x868>)
 8010a8c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010a90:	ee17 2a90 	vmov	r2, s15
 8010a94:	4013      	ands	r3, r2
 8010a96:	ec5b ab17 	vmov	sl, fp, d7
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	f47f ae01 	bne.w	80106a2 <_strtod_l+0x44a>
 8010aa0:	9a05      	ldr	r2, [sp, #20]
 8010aa2:	2322      	movs	r3, #34	@ 0x22
 8010aa4:	6013      	str	r3, [r2, #0]
 8010aa6:	e5fc      	b.n	80106a2 <_strtod_l+0x44a>
 8010aa8:	ffc00000 	.word	0xffc00000
 8010aac:	41dfffff 	.word	0x41dfffff
 8010ab0:	00000000 	.word	0x00000000
 8010ab4:	39500000 	.word	0x39500000
 8010ab8:	08012c70 	.word	0x08012c70
 8010abc:	fffffc02 	.word	0xfffffc02
 8010ac0:	7ff00000 	.word	0x7ff00000
 8010ac4:	46d9      	mov	r9, fp
 8010ac6:	d15d      	bne.n	8010b84 <_strtod_l+0x92c>
 8010ac8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010acc:	f1b8 0f00 	cmp.w	r8, #0
 8010ad0:	d02a      	beq.n	8010b28 <_strtod_l+0x8d0>
 8010ad2:	4aa9      	ldr	r2, [pc, #676]	@ (8010d78 <_strtod_l+0xb20>)
 8010ad4:	4293      	cmp	r3, r2
 8010ad6:	d12a      	bne.n	8010b2e <_strtod_l+0x8d6>
 8010ad8:	9b06      	ldr	r3, [sp, #24]
 8010ada:	4652      	mov	r2, sl
 8010adc:	b1fb      	cbz	r3, 8010b1e <_strtod_l+0x8c6>
 8010ade:	4ba7      	ldr	r3, [pc, #668]	@ (8010d7c <_strtod_l+0xb24>)
 8010ae0:	ea0b 0303 	and.w	r3, fp, r3
 8010ae4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8010aec:	d81a      	bhi.n	8010b24 <_strtod_l+0x8cc>
 8010aee:	0d1b      	lsrs	r3, r3, #20
 8010af0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010af4:	fa01 f303 	lsl.w	r3, r1, r3
 8010af8:	429a      	cmp	r2, r3
 8010afa:	d118      	bne.n	8010b2e <_strtod_l+0x8d6>
 8010afc:	4ba0      	ldr	r3, [pc, #640]	@ (8010d80 <_strtod_l+0xb28>)
 8010afe:	4599      	cmp	r9, r3
 8010b00:	d102      	bne.n	8010b08 <_strtod_l+0x8b0>
 8010b02:	3201      	adds	r2, #1
 8010b04:	f43f adc2 	beq.w	801068c <_strtod_l+0x434>
 8010b08:	4b9c      	ldr	r3, [pc, #624]	@ (8010d7c <_strtod_l+0xb24>)
 8010b0a:	ea09 0303 	and.w	r3, r9, r3
 8010b0e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010b12:	f04f 0a00 	mov.w	sl, #0
 8010b16:	9b06      	ldr	r3, [sp, #24]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d1b2      	bne.n	8010a82 <_strtod_l+0x82a>
 8010b1c:	e5c1      	b.n	80106a2 <_strtod_l+0x44a>
 8010b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8010b22:	e7e9      	b.n	8010af8 <_strtod_l+0x8a0>
 8010b24:	460b      	mov	r3, r1
 8010b26:	e7e7      	b.n	8010af8 <_strtod_l+0x8a0>
 8010b28:	ea53 030a 	orrs.w	r3, r3, sl
 8010b2c:	d09b      	beq.n	8010a66 <_strtod_l+0x80e>
 8010b2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010b30:	b1c3      	cbz	r3, 8010b64 <_strtod_l+0x90c>
 8010b32:	ea13 0f09 	tst.w	r3, r9
 8010b36:	d0ee      	beq.n	8010b16 <_strtod_l+0x8be>
 8010b38:	9a06      	ldr	r2, [sp, #24]
 8010b3a:	4650      	mov	r0, sl
 8010b3c:	4659      	mov	r1, fp
 8010b3e:	f1b8 0f00 	cmp.w	r8, #0
 8010b42:	d013      	beq.n	8010b6c <_strtod_l+0x914>
 8010b44:	f7ff fb6d 	bl	8010222 <sulp>
 8010b48:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010b4c:	ec5b ab17 	vmov	sl, fp, d7
 8010b50:	e7e1      	b.n	8010b16 <_strtod_l+0x8be>
 8010b52:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010b56:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010b5a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010b5e:	f04f 3aff 	mov.w	sl, #4294967295
 8010b62:	e7d8      	b.n	8010b16 <_strtod_l+0x8be>
 8010b64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b66:	ea13 0f0a 	tst.w	r3, sl
 8010b6a:	e7e4      	b.n	8010b36 <_strtod_l+0x8de>
 8010b6c:	f7ff fb59 	bl	8010222 <sulp>
 8010b70:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010b74:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b7c:	ec5b ab10 	vmov	sl, fp, d0
 8010b80:	d1c9      	bne.n	8010b16 <_strtod_l+0x8be>
 8010b82:	e617      	b.n	80107b4 <_strtod_l+0x55c>
 8010b84:	4629      	mov	r1, r5
 8010b86:	4620      	mov	r0, r4
 8010b88:	f7ff fad8 	bl	801013c <__ratio>
 8010b8c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010b90:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b98:	d85d      	bhi.n	8010c56 <_strtod_l+0x9fe>
 8010b9a:	f1b8 0f00 	cmp.w	r8, #0
 8010b9e:	d164      	bne.n	8010c6a <_strtod_l+0xa12>
 8010ba0:	f1ba 0f00 	cmp.w	sl, #0
 8010ba4:	d14b      	bne.n	8010c3e <_strtod_l+0x9e6>
 8010ba6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010baa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d160      	bne.n	8010c74 <_strtod_l+0xa1c>
 8010bb2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8010bb6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bbe:	d401      	bmi.n	8010bc4 <_strtod_l+0x96c>
 8010bc0:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010bc4:	eeb1 ab48 	vneg.f64	d10, d8
 8010bc8:	486c      	ldr	r0, [pc, #432]	@ (8010d7c <_strtod_l+0xb24>)
 8010bca:	496e      	ldr	r1, [pc, #440]	@ (8010d84 <_strtod_l+0xb2c>)
 8010bcc:	ea09 0700 	and.w	r7, r9, r0
 8010bd0:	428f      	cmp	r7, r1
 8010bd2:	ec53 2b1a 	vmov	r2, r3, d10
 8010bd6:	d17d      	bne.n	8010cd4 <_strtod_l+0xa7c>
 8010bd8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8010bdc:	ec4b ab1c 	vmov	d12, sl, fp
 8010be0:	eeb0 0b4c 	vmov.f64	d0, d12
 8010be4:	f7ff f9e2 	bl	800ffac <__ulp>
 8010be8:	4864      	ldr	r0, [pc, #400]	@ (8010d7c <_strtod_l+0xb24>)
 8010bea:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8010bee:	ee1c 3a90 	vmov	r3, s25
 8010bf2:	4a65      	ldr	r2, [pc, #404]	@ (8010d88 <_strtod_l+0xb30>)
 8010bf4:	ea03 0100 	and.w	r1, r3, r0
 8010bf8:	4291      	cmp	r1, r2
 8010bfa:	ec5b ab1c 	vmov	sl, fp, d12
 8010bfe:	d93c      	bls.n	8010c7a <_strtod_l+0xa22>
 8010c00:	ee19 2a90 	vmov	r2, s19
 8010c04:	4b5e      	ldr	r3, [pc, #376]	@ (8010d80 <_strtod_l+0xb28>)
 8010c06:	429a      	cmp	r2, r3
 8010c08:	d104      	bne.n	8010c14 <_strtod_l+0x9bc>
 8010c0a:	ee19 3a10 	vmov	r3, s18
 8010c0e:	3301      	adds	r3, #1
 8010c10:	f43f ad3c 	beq.w	801068c <_strtod_l+0x434>
 8010c14:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8010d80 <_strtod_l+0xb28>
 8010c18:	f04f 3aff 	mov.w	sl, #4294967295
 8010c1c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010c1e:	9805      	ldr	r0, [sp, #20]
 8010c20:	f7fe fe98 	bl	800f954 <_Bfree>
 8010c24:	9805      	ldr	r0, [sp, #20]
 8010c26:	4631      	mov	r1, r6
 8010c28:	f7fe fe94 	bl	800f954 <_Bfree>
 8010c2c:	9805      	ldr	r0, [sp, #20]
 8010c2e:	4629      	mov	r1, r5
 8010c30:	f7fe fe90 	bl	800f954 <_Bfree>
 8010c34:	9805      	ldr	r0, [sp, #20]
 8010c36:	4621      	mov	r1, r4
 8010c38:	f7fe fe8c 	bl	800f954 <_Bfree>
 8010c3c:	e627      	b.n	801088e <_strtod_l+0x636>
 8010c3e:	f1ba 0f01 	cmp.w	sl, #1
 8010c42:	d103      	bne.n	8010c4c <_strtod_l+0x9f4>
 8010c44:	f1bb 0f00 	cmp.w	fp, #0
 8010c48:	f43f adb4 	beq.w	80107b4 <_strtod_l+0x55c>
 8010c4c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010c50:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010c54:	e7b8      	b.n	8010bc8 <_strtod_l+0x970>
 8010c56:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010c5a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010c5e:	f1b8 0f00 	cmp.w	r8, #0
 8010c62:	d0af      	beq.n	8010bc4 <_strtod_l+0x96c>
 8010c64:	eeb0 ab48 	vmov.f64	d10, d8
 8010c68:	e7ae      	b.n	8010bc8 <_strtod_l+0x970>
 8010c6a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010c6e:	eeb0 8b4a 	vmov.f64	d8, d10
 8010c72:	e7a9      	b.n	8010bc8 <_strtod_l+0x970>
 8010c74:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010c78:	e7a6      	b.n	8010bc8 <_strtod_l+0x970>
 8010c7a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010c7e:	9b06      	ldr	r3, [sp, #24]
 8010c80:	46d9      	mov	r9, fp
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d1ca      	bne.n	8010c1c <_strtod_l+0x9c4>
 8010c86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010c8a:	0d1b      	lsrs	r3, r3, #20
 8010c8c:	051b      	lsls	r3, r3, #20
 8010c8e:	429f      	cmp	r7, r3
 8010c90:	d1c4      	bne.n	8010c1c <_strtod_l+0x9c4>
 8010c92:	ec51 0b18 	vmov	r0, r1, d8
 8010c96:	f7ef fd0f 	bl	80006b8 <__aeabi_d2lz>
 8010c9a:	f7ef fcc7 	bl	800062c <__aeabi_l2d>
 8010c9e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010ca2:	ec41 0b17 	vmov	d7, r0, r1
 8010ca6:	ea49 090a 	orr.w	r9, r9, sl
 8010caa:	ea59 0908 	orrs.w	r9, r9, r8
 8010cae:	ee38 8b47 	vsub.f64	d8, d8, d7
 8010cb2:	d03c      	beq.n	8010d2e <_strtod_l+0xad6>
 8010cb4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010d60 <_strtod_l+0xb08>
 8010cb8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cc0:	f53f acef 	bmi.w	80106a2 <_strtod_l+0x44a>
 8010cc4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8010d68 <_strtod_l+0xb10>
 8010cc8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cd0:	dda4      	ble.n	8010c1c <_strtod_l+0x9c4>
 8010cd2:	e4e6      	b.n	80106a2 <_strtod_l+0x44a>
 8010cd4:	9906      	ldr	r1, [sp, #24]
 8010cd6:	b1e1      	cbz	r1, 8010d12 <_strtod_l+0xaba>
 8010cd8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8010cdc:	d819      	bhi.n	8010d12 <_strtod_l+0xaba>
 8010cde:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8010ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce6:	d811      	bhi.n	8010d0c <_strtod_l+0xab4>
 8010ce8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8010cec:	ee18 3a10 	vmov	r3, s16
 8010cf0:	2b01      	cmp	r3, #1
 8010cf2:	bf38      	it	cc
 8010cf4:	2301      	movcc	r3, #1
 8010cf6:	ee08 3a10 	vmov	s16, r3
 8010cfa:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8010cfe:	f1b8 0f00 	cmp.w	r8, #0
 8010d02:	d111      	bne.n	8010d28 <_strtod_l+0xad0>
 8010d04:	eeb1 7b48 	vneg.f64	d7, d8
 8010d08:	ec53 2b17 	vmov	r2, r3, d7
 8010d0c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010d10:	1bcb      	subs	r3, r1, r7
 8010d12:	eeb0 0b49 	vmov.f64	d0, d9
 8010d16:	ec43 2b1a 	vmov	d10, r2, r3
 8010d1a:	f7ff f947 	bl	800ffac <__ulp>
 8010d1e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010d22:	ec5b ab19 	vmov	sl, fp, d9
 8010d26:	e7aa      	b.n	8010c7e <_strtod_l+0xa26>
 8010d28:	eeb0 7b48 	vmov.f64	d7, d8
 8010d2c:	e7ec      	b.n	8010d08 <_strtod_l+0xab0>
 8010d2e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8010d70 <_strtod_l+0xb18>
 8010d32:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d3a:	f57f af6f 	bpl.w	8010c1c <_strtod_l+0x9c4>
 8010d3e:	e4b0      	b.n	80106a2 <_strtod_l+0x44a>
 8010d40:	2300      	movs	r3, #0
 8010d42:	9308      	str	r3, [sp, #32]
 8010d44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010d48:	6013      	str	r3, [r2, #0]
 8010d4a:	f7ff bac4 	b.w	80102d6 <_strtod_l+0x7e>
 8010d4e:	2a65      	cmp	r2, #101	@ 0x65
 8010d50:	f43f abbf 	beq.w	80104d2 <_strtod_l+0x27a>
 8010d54:	2a45      	cmp	r2, #69	@ 0x45
 8010d56:	f43f abbc 	beq.w	80104d2 <_strtod_l+0x27a>
 8010d5a:	2101      	movs	r1, #1
 8010d5c:	f7ff bbf4 	b.w	8010548 <_strtod_l+0x2f0>
 8010d60:	94a03595 	.word	0x94a03595
 8010d64:	3fdfffff 	.word	0x3fdfffff
 8010d68:	35afe535 	.word	0x35afe535
 8010d6c:	3fe00000 	.word	0x3fe00000
 8010d70:	94a03595 	.word	0x94a03595
 8010d74:	3fcfffff 	.word	0x3fcfffff
 8010d78:	000fffff 	.word	0x000fffff
 8010d7c:	7ff00000 	.word	0x7ff00000
 8010d80:	7fefffff 	.word	0x7fefffff
 8010d84:	7fe00000 	.word	0x7fe00000
 8010d88:	7c9fffff 	.word	0x7c9fffff

08010d8c <_strtod_r>:
 8010d8c:	4b01      	ldr	r3, [pc, #4]	@ (8010d94 <_strtod_r+0x8>)
 8010d8e:	f7ff ba63 	b.w	8010258 <_strtod_l>
 8010d92:	bf00      	nop
 8010d94:	20000344 	.word	0x20000344

08010d98 <_strtol_l.isra.0>:
 8010d98:	2b24      	cmp	r3, #36	@ 0x24
 8010d9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d9e:	4686      	mov	lr, r0
 8010da0:	4690      	mov	r8, r2
 8010da2:	d801      	bhi.n	8010da8 <_strtol_l.isra.0+0x10>
 8010da4:	2b01      	cmp	r3, #1
 8010da6:	d106      	bne.n	8010db6 <_strtol_l.isra.0+0x1e>
 8010da8:	f7fd fe64 	bl	800ea74 <__errno>
 8010dac:	2316      	movs	r3, #22
 8010dae:	6003      	str	r3, [r0, #0]
 8010db0:	2000      	movs	r0, #0
 8010db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010db6:	4834      	ldr	r0, [pc, #208]	@ (8010e88 <_strtol_l.isra.0+0xf0>)
 8010db8:	460d      	mov	r5, r1
 8010dba:	462a      	mov	r2, r5
 8010dbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010dc0:	5d06      	ldrb	r6, [r0, r4]
 8010dc2:	f016 0608 	ands.w	r6, r6, #8
 8010dc6:	d1f8      	bne.n	8010dba <_strtol_l.isra.0+0x22>
 8010dc8:	2c2d      	cmp	r4, #45	@ 0x2d
 8010dca:	d110      	bne.n	8010dee <_strtol_l.isra.0+0x56>
 8010dcc:	782c      	ldrb	r4, [r5, #0]
 8010dce:	2601      	movs	r6, #1
 8010dd0:	1c95      	adds	r5, r2, #2
 8010dd2:	f033 0210 	bics.w	r2, r3, #16
 8010dd6:	d115      	bne.n	8010e04 <_strtol_l.isra.0+0x6c>
 8010dd8:	2c30      	cmp	r4, #48	@ 0x30
 8010dda:	d10d      	bne.n	8010df8 <_strtol_l.isra.0+0x60>
 8010ddc:	782a      	ldrb	r2, [r5, #0]
 8010dde:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010de2:	2a58      	cmp	r2, #88	@ 0x58
 8010de4:	d108      	bne.n	8010df8 <_strtol_l.isra.0+0x60>
 8010de6:	786c      	ldrb	r4, [r5, #1]
 8010de8:	3502      	adds	r5, #2
 8010dea:	2310      	movs	r3, #16
 8010dec:	e00a      	b.n	8010e04 <_strtol_l.isra.0+0x6c>
 8010dee:	2c2b      	cmp	r4, #43	@ 0x2b
 8010df0:	bf04      	itt	eq
 8010df2:	782c      	ldrbeq	r4, [r5, #0]
 8010df4:	1c95      	addeq	r5, r2, #2
 8010df6:	e7ec      	b.n	8010dd2 <_strtol_l.isra.0+0x3a>
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1f6      	bne.n	8010dea <_strtol_l.isra.0+0x52>
 8010dfc:	2c30      	cmp	r4, #48	@ 0x30
 8010dfe:	bf14      	ite	ne
 8010e00:	230a      	movne	r3, #10
 8010e02:	2308      	moveq	r3, #8
 8010e04:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010e08:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	fbbc f9f3 	udiv	r9, ip, r3
 8010e12:	4610      	mov	r0, r2
 8010e14:	fb03 ca19 	mls	sl, r3, r9, ip
 8010e18:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010e1c:	2f09      	cmp	r7, #9
 8010e1e:	d80f      	bhi.n	8010e40 <_strtol_l.isra.0+0xa8>
 8010e20:	463c      	mov	r4, r7
 8010e22:	42a3      	cmp	r3, r4
 8010e24:	dd1b      	ble.n	8010e5e <_strtol_l.isra.0+0xc6>
 8010e26:	1c57      	adds	r7, r2, #1
 8010e28:	d007      	beq.n	8010e3a <_strtol_l.isra.0+0xa2>
 8010e2a:	4581      	cmp	r9, r0
 8010e2c:	d314      	bcc.n	8010e58 <_strtol_l.isra.0+0xc0>
 8010e2e:	d101      	bne.n	8010e34 <_strtol_l.isra.0+0x9c>
 8010e30:	45a2      	cmp	sl, r4
 8010e32:	db11      	blt.n	8010e58 <_strtol_l.isra.0+0xc0>
 8010e34:	fb00 4003 	mla	r0, r0, r3, r4
 8010e38:	2201      	movs	r2, #1
 8010e3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e3e:	e7eb      	b.n	8010e18 <_strtol_l.isra.0+0x80>
 8010e40:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010e44:	2f19      	cmp	r7, #25
 8010e46:	d801      	bhi.n	8010e4c <_strtol_l.isra.0+0xb4>
 8010e48:	3c37      	subs	r4, #55	@ 0x37
 8010e4a:	e7ea      	b.n	8010e22 <_strtol_l.isra.0+0x8a>
 8010e4c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010e50:	2f19      	cmp	r7, #25
 8010e52:	d804      	bhi.n	8010e5e <_strtol_l.isra.0+0xc6>
 8010e54:	3c57      	subs	r4, #87	@ 0x57
 8010e56:	e7e4      	b.n	8010e22 <_strtol_l.isra.0+0x8a>
 8010e58:	f04f 32ff 	mov.w	r2, #4294967295
 8010e5c:	e7ed      	b.n	8010e3a <_strtol_l.isra.0+0xa2>
 8010e5e:	1c53      	adds	r3, r2, #1
 8010e60:	d108      	bne.n	8010e74 <_strtol_l.isra.0+0xdc>
 8010e62:	2322      	movs	r3, #34	@ 0x22
 8010e64:	f8ce 3000 	str.w	r3, [lr]
 8010e68:	4660      	mov	r0, ip
 8010e6a:	f1b8 0f00 	cmp.w	r8, #0
 8010e6e:	d0a0      	beq.n	8010db2 <_strtol_l.isra.0+0x1a>
 8010e70:	1e69      	subs	r1, r5, #1
 8010e72:	e006      	b.n	8010e82 <_strtol_l.isra.0+0xea>
 8010e74:	b106      	cbz	r6, 8010e78 <_strtol_l.isra.0+0xe0>
 8010e76:	4240      	negs	r0, r0
 8010e78:	f1b8 0f00 	cmp.w	r8, #0
 8010e7c:	d099      	beq.n	8010db2 <_strtol_l.isra.0+0x1a>
 8010e7e:	2a00      	cmp	r2, #0
 8010e80:	d1f6      	bne.n	8010e70 <_strtol_l.isra.0+0xd8>
 8010e82:	f8c8 1000 	str.w	r1, [r8]
 8010e86:	e794      	b.n	8010db2 <_strtol_l.isra.0+0x1a>
 8010e88:	08012871 	.word	0x08012871

08010e8c <_strtol_r>:
 8010e8c:	f7ff bf84 	b.w	8010d98 <_strtol_l.isra.0>

08010e90 <__ssputs_r>:
 8010e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e94:	688e      	ldr	r6, [r1, #8]
 8010e96:	461f      	mov	r7, r3
 8010e98:	42be      	cmp	r6, r7
 8010e9a:	680b      	ldr	r3, [r1, #0]
 8010e9c:	4682      	mov	sl, r0
 8010e9e:	460c      	mov	r4, r1
 8010ea0:	4690      	mov	r8, r2
 8010ea2:	d82d      	bhi.n	8010f00 <__ssputs_r+0x70>
 8010ea4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010ea8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010eac:	d026      	beq.n	8010efc <__ssputs_r+0x6c>
 8010eae:	6965      	ldr	r5, [r4, #20]
 8010eb0:	6909      	ldr	r1, [r1, #16]
 8010eb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010eb6:	eba3 0901 	sub.w	r9, r3, r1
 8010eba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ebe:	1c7b      	adds	r3, r7, #1
 8010ec0:	444b      	add	r3, r9
 8010ec2:	106d      	asrs	r5, r5, #1
 8010ec4:	429d      	cmp	r5, r3
 8010ec6:	bf38      	it	cc
 8010ec8:	461d      	movcc	r5, r3
 8010eca:	0553      	lsls	r3, r2, #21
 8010ecc:	d527      	bpl.n	8010f1e <__ssputs_r+0x8e>
 8010ece:	4629      	mov	r1, r5
 8010ed0:	f7fe fc74 	bl	800f7bc <_malloc_r>
 8010ed4:	4606      	mov	r6, r0
 8010ed6:	b360      	cbz	r0, 8010f32 <__ssputs_r+0xa2>
 8010ed8:	6921      	ldr	r1, [r4, #16]
 8010eda:	464a      	mov	r2, r9
 8010edc:	f7fd fdff 	bl	800eade <memcpy>
 8010ee0:	89a3      	ldrh	r3, [r4, #12]
 8010ee2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010eea:	81a3      	strh	r3, [r4, #12]
 8010eec:	6126      	str	r6, [r4, #16]
 8010eee:	6165      	str	r5, [r4, #20]
 8010ef0:	444e      	add	r6, r9
 8010ef2:	eba5 0509 	sub.w	r5, r5, r9
 8010ef6:	6026      	str	r6, [r4, #0]
 8010ef8:	60a5      	str	r5, [r4, #8]
 8010efa:	463e      	mov	r6, r7
 8010efc:	42be      	cmp	r6, r7
 8010efe:	d900      	bls.n	8010f02 <__ssputs_r+0x72>
 8010f00:	463e      	mov	r6, r7
 8010f02:	6820      	ldr	r0, [r4, #0]
 8010f04:	4632      	mov	r2, r6
 8010f06:	4641      	mov	r1, r8
 8010f08:	f000 f9c6 	bl	8011298 <memmove>
 8010f0c:	68a3      	ldr	r3, [r4, #8]
 8010f0e:	1b9b      	subs	r3, r3, r6
 8010f10:	60a3      	str	r3, [r4, #8]
 8010f12:	6823      	ldr	r3, [r4, #0]
 8010f14:	4433      	add	r3, r6
 8010f16:	6023      	str	r3, [r4, #0]
 8010f18:	2000      	movs	r0, #0
 8010f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f1e:	462a      	mov	r2, r5
 8010f20:	f000 fd7b 	bl	8011a1a <_realloc_r>
 8010f24:	4606      	mov	r6, r0
 8010f26:	2800      	cmp	r0, #0
 8010f28:	d1e0      	bne.n	8010eec <__ssputs_r+0x5c>
 8010f2a:	6921      	ldr	r1, [r4, #16]
 8010f2c:	4650      	mov	r0, sl
 8010f2e:	f7fe fbd1 	bl	800f6d4 <_free_r>
 8010f32:	230c      	movs	r3, #12
 8010f34:	f8ca 3000 	str.w	r3, [sl]
 8010f38:	89a3      	ldrh	r3, [r4, #12]
 8010f3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010f3e:	81a3      	strh	r3, [r4, #12]
 8010f40:	f04f 30ff 	mov.w	r0, #4294967295
 8010f44:	e7e9      	b.n	8010f1a <__ssputs_r+0x8a>
	...

08010f48 <_svfiprintf_r>:
 8010f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f4c:	4698      	mov	r8, r3
 8010f4e:	898b      	ldrh	r3, [r1, #12]
 8010f50:	061b      	lsls	r3, r3, #24
 8010f52:	b09d      	sub	sp, #116	@ 0x74
 8010f54:	4607      	mov	r7, r0
 8010f56:	460d      	mov	r5, r1
 8010f58:	4614      	mov	r4, r2
 8010f5a:	d510      	bpl.n	8010f7e <_svfiprintf_r+0x36>
 8010f5c:	690b      	ldr	r3, [r1, #16]
 8010f5e:	b973      	cbnz	r3, 8010f7e <_svfiprintf_r+0x36>
 8010f60:	2140      	movs	r1, #64	@ 0x40
 8010f62:	f7fe fc2b 	bl	800f7bc <_malloc_r>
 8010f66:	6028      	str	r0, [r5, #0]
 8010f68:	6128      	str	r0, [r5, #16]
 8010f6a:	b930      	cbnz	r0, 8010f7a <_svfiprintf_r+0x32>
 8010f6c:	230c      	movs	r3, #12
 8010f6e:	603b      	str	r3, [r7, #0]
 8010f70:	f04f 30ff 	mov.w	r0, #4294967295
 8010f74:	b01d      	add	sp, #116	@ 0x74
 8010f76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f7a:	2340      	movs	r3, #64	@ 0x40
 8010f7c:	616b      	str	r3, [r5, #20]
 8010f7e:	2300      	movs	r3, #0
 8010f80:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f82:	2320      	movs	r3, #32
 8010f84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010f88:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f8c:	2330      	movs	r3, #48	@ 0x30
 8010f8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801112c <_svfiprintf_r+0x1e4>
 8010f92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010f96:	f04f 0901 	mov.w	r9, #1
 8010f9a:	4623      	mov	r3, r4
 8010f9c:	469a      	mov	sl, r3
 8010f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fa2:	b10a      	cbz	r2, 8010fa8 <_svfiprintf_r+0x60>
 8010fa4:	2a25      	cmp	r2, #37	@ 0x25
 8010fa6:	d1f9      	bne.n	8010f9c <_svfiprintf_r+0x54>
 8010fa8:	ebba 0b04 	subs.w	fp, sl, r4
 8010fac:	d00b      	beq.n	8010fc6 <_svfiprintf_r+0x7e>
 8010fae:	465b      	mov	r3, fp
 8010fb0:	4622      	mov	r2, r4
 8010fb2:	4629      	mov	r1, r5
 8010fb4:	4638      	mov	r0, r7
 8010fb6:	f7ff ff6b 	bl	8010e90 <__ssputs_r>
 8010fba:	3001      	adds	r0, #1
 8010fbc:	f000 80a7 	beq.w	801110e <_svfiprintf_r+0x1c6>
 8010fc0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fc2:	445a      	add	r2, fp
 8010fc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8010fc6:	f89a 3000 	ldrb.w	r3, [sl]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	f000 809f 	beq.w	801110e <_svfiprintf_r+0x1c6>
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	f04f 32ff 	mov.w	r2, #4294967295
 8010fd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010fda:	f10a 0a01 	add.w	sl, sl, #1
 8010fde:	9304      	str	r3, [sp, #16]
 8010fe0:	9307      	str	r3, [sp, #28]
 8010fe2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010fe6:	931a      	str	r3, [sp, #104]	@ 0x68
 8010fe8:	4654      	mov	r4, sl
 8010fea:	2205      	movs	r2, #5
 8010fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ff0:	484e      	ldr	r0, [pc, #312]	@ (801112c <_svfiprintf_r+0x1e4>)
 8010ff2:	f7ef f935 	bl	8000260 <memchr>
 8010ff6:	9a04      	ldr	r2, [sp, #16]
 8010ff8:	b9d8      	cbnz	r0, 8011032 <_svfiprintf_r+0xea>
 8010ffa:	06d0      	lsls	r0, r2, #27
 8010ffc:	bf44      	itt	mi
 8010ffe:	2320      	movmi	r3, #32
 8011000:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011004:	0711      	lsls	r1, r2, #28
 8011006:	bf44      	itt	mi
 8011008:	232b      	movmi	r3, #43	@ 0x2b
 801100a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801100e:	f89a 3000 	ldrb.w	r3, [sl]
 8011012:	2b2a      	cmp	r3, #42	@ 0x2a
 8011014:	d015      	beq.n	8011042 <_svfiprintf_r+0xfa>
 8011016:	9a07      	ldr	r2, [sp, #28]
 8011018:	4654      	mov	r4, sl
 801101a:	2000      	movs	r0, #0
 801101c:	f04f 0c0a 	mov.w	ip, #10
 8011020:	4621      	mov	r1, r4
 8011022:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011026:	3b30      	subs	r3, #48	@ 0x30
 8011028:	2b09      	cmp	r3, #9
 801102a:	d94b      	bls.n	80110c4 <_svfiprintf_r+0x17c>
 801102c:	b1b0      	cbz	r0, 801105c <_svfiprintf_r+0x114>
 801102e:	9207      	str	r2, [sp, #28]
 8011030:	e014      	b.n	801105c <_svfiprintf_r+0x114>
 8011032:	eba0 0308 	sub.w	r3, r0, r8
 8011036:	fa09 f303 	lsl.w	r3, r9, r3
 801103a:	4313      	orrs	r3, r2
 801103c:	9304      	str	r3, [sp, #16]
 801103e:	46a2      	mov	sl, r4
 8011040:	e7d2      	b.n	8010fe8 <_svfiprintf_r+0xa0>
 8011042:	9b03      	ldr	r3, [sp, #12]
 8011044:	1d19      	adds	r1, r3, #4
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	9103      	str	r1, [sp, #12]
 801104a:	2b00      	cmp	r3, #0
 801104c:	bfbb      	ittet	lt
 801104e:	425b      	neglt	r3, r3
 8011050:	f042 0202 	orrlt.w	r2, r2, #2
 8011054:	9307      	strge	r3, [sp, #28]
 8011056:	9307      	strlt	r3, [sp, #28]
 8011058:	bfb8      	it	lt
 801105a:	9204      	strlt	r2, [sp, #16]
 801105c:	7823      	ldrb	r3, [r4, #0]
 801105e:	2b2e      	cmp	r3, #46	@ 0x2e
 8011060:	d10a      	bne.n	8011078 <_svfiprintf_r+0x130>
 8011062:	7863      	ldrb	r3, [r4, #1]
 8011064:	2b2a      	cmp	r3, #42	@ 0x2a
 8011066:	d132      	bne.n	80110ce <_svfiprintf_r+0x186>
 8011068:	9b03      	ldr	r3, [sp, #12]
 801106a:	1d1a      	adds	r2, r3, #4
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	9203      	str	r2, [sp, #12]
 8011070:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011074:	3402      	adds	r4, #2
 8011076:	9305      	str	r3, [sp, #20]
 8011078:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801113c <_svfiprintf_r+0x1f4>
 801107c:	7821      	ldrb	r1, [r4, #0]
 801107e:	2203      	movs	r2, #3
 8011080:	4650      	mov	r0, sl
 8011082:	f7ef f8ed 	bl	8000260 <memchr>
 8011086:	b138      	cbz	r0, 8011098 <_svfiprintf_r+0x150>
 8011088:	9b04      	ldr	r3, [sp, #16]
 801108a:	eba0 000a 	sub.w	r0, r0, sl
 801108e:	2240      	movs	r2, #64	@ 0x40
 8011090:	4082      	lsls	r2, r0
 8011092:	4313      	orrs	r3, r2
 8011094:	3401      	adds	r4, #1
 8011096:	9304      	str	r3, [sp, #16]
 8011098:	f814 1b01 	ldrb.w	r1, [r4], #1
 801109c:	4824      	ldr	r0, [pc, #144]	@ (8011130 <_svfiprintf_r+0x1e8>)
 801109e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80110a2:	2206      	movs	r2, #6
 80110a4:	f7ef f8dc 	bl	8000260 <memchr>
 80110a8:	2800      	cmp	r0, #0
 80110aa:	d036      	beq.n	801111a <_svfiprintf_r+0x1d2>
 80110ac:	4b21      	ldr	r3, [pc, #132]	@ (8011134 <_svfiprintf_r+0x1ec>)
 80110ae:	bb1b      	cbnz	r3, 80110f8 <_svfiprintf_r+0x1b0>
 80110b0:	9b03      	ldr	r3, [sp, #12]
 80110b2:	3307      	adds	r3, #7
 80110b4:	f023 0307 	bic.w	r3, r3, #7
 80110b8:	3308      	adds	r3, #8
 80110ba:	9303      	str	r3, [sp, #12]
 80110bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110be:	4433      	add	r3, r6
 80110c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80110c2:	e76a      	b.n	8010f9a <_svfiprintf_r+0x52>
 80110c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80110c8:	460c      	mov	r4, r1
 80110ca:	2001      	movs	r0, #1
 80110cc:	e7a8      	b.n	8011020 <_svfiprintf_r+0xd8>
 80110ce:	2300      	movs	r3, #0
 80110d0:	3401      	adds	r4, #1
 80110d2:	9305      	str	r3, [sp, #20]
 80110d4:	4619      	mov	r1, r3
 80110d6:	f04f 0c0a 	mov.w	ip, #10
 80110da:	4620      	mov	r0, r4
 80110dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80110e0:	3a30      	subs	r2, #48	@ 0x30
 80110e2:	2a09      	cmp	r2, #9
 80110e4:	d903      	bls.n	80110ee <_svfiprintf_r+0x1a6>
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d0c6      	beq.n	8011078 <_svfiprintf_r+0x130>
 80110ea:	9105      	str	r1, [sp, #20]
 80110ec:	e7c4      	b.n	8011078 <_svfiprintf_r+0x130>
 80110ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80110f2:	4604      	mov	r4, r0
 80110f4:	2301      	movs	r3, #1
 80110f6:	e7f0      	b.n	80110da <_svfiprintf_r+0x192>
 80110f8:	ab03      	add	r3, sp, #12
 80110fa:	9300      	str	r3, [sp, #0]
 80110fc:	462a      	mov	r2, r5
 80110fe:	4b0e      	ldr	r3, [pc, #56]	@ (8011138 <_svfiprintf_r+0x1f0>)
 8011100:	a904      	add	r1, sp, #16
 8011102:	4638      	mov	r0, r7
 8011104:	f7fc fcd4 	bl	800dab0 <_printf_float>
 8011108:	1c42      	adds	r2, r0, #1
 801110a:	4606      	mov	r6, r0
 801110c:	d1d6      	bne.n	80110bc <_svfiprintf_r+0x174>
 801110e:	89ab      	ldrh	r3, [r5, #12]
 8011110:	065b      	lsls	r3, r3, #25
 8011112:	f53f af2d 	bmi.w	8010f70 <_svfiprintf_r+0x28>
 8011116:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011118:	e72c      	b.n	8010f74 <_svfiprintf_r+0x2c>
 801111a:	ab03      	add	r3, sp, #12
 801111c:	9300      	str	r3, [sp, #0]
 801111e:	462a      	mov	r2, r5
 8011120:	4b05      	ldr	r3, [pc, #20]	@ (8011138 <_svfiprintf_r+0x1f0>)
 8011122:	a904      	add	r1, sp, #16
 8011124:	4638      	mov	r0, r7
 8011126:	f7fc ff4b 	bl	800dfc0 <_printf_i>
 801112a:	e7ed      	b.n	8011108 <_svfiprintf_r+0x1c0>
 801112c:	08012a92 	.word	0x08012a92
 8011130:	08012a9c 	.word	0x08012a9c
 8011134:	0800dab1 	.word	0x0800dab1
 8011138:	08010e91 	.word	0x08010e91
 801113c:	08012a98 	.word	0x08012a98

08011140 <__sflush_r>:
 8011140:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011148:	0716      	lsls	r6, r2, #28
 801114a:	4605      	mov	r5, r0
 801114c:	460c      	mov	r4, r1
 801114e:	d454      	bmi.n	80111fa <__sflush_r+0xba>
 8011150:	684b      	ldr	r3, [r1, #4]
 8011152:	2b00      	cmp	r3, #0
 8011154:	dc02      	bgt.n	801115c <__sflush_r+0x1c>
 8011156:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011158:	2b00      	cmp	r3, #0
 801115a:	dd48      	ble.n	80111ee <__sflush_r+0xae>
 801115c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801115e:	2e00      	cmp	r6, #0
 8011160:	d045      	beq.n	80111ee <__sflush_r+0xae>
 8011162:	2300      	movs	r3, #0
 8011164:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011168:	682f      	ldr	r7, [r5, #0]
 801116a:	6a21      	ldr	r1, [r4, #32]
 801116c:	602b      	str	r3, [r5, #0]
 801116e:	d030      	beq.n	80111d2 <__sflush_r+0x92>
 8011170:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011172:	89a3      	ldrh	r3, [r4, #12]
 8011174:	0759      	lsls	r1, r3, #29
 8011176:	d505      	bpl.n	8011184 <__sflush_r+0x44>
 8011178:	6863      	ldr	r3, [r4, #4]
 801117a:	1ad2      	subs	r2, r2, r3
 801117c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801117e:	b10b      	cbz	r3, 8011184 <__sflush_r+0x44>
 8011180:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011182:	1ad2      	subs	r2, r2, r3
 8011184:	2300      	movs	r3, #0
 8011186:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011188:	6a21      	ldr	r1, [r4, #32]
 801118a:	4628      	mov	r0, r5
 801118c:	47b0      	blx	r6
 801118e:	1c43      	adds	r3, r0, #1
 8011190:	89a3      	ldrh	r3, [r4, #12]
 8011192:	d106      	bne.n	80111a2 <__sflush_r+0x62>
 8011194:	6829      	ldr	r1, [r5, #0]
 8011196:	291d      	cmp	r1, #29
 8011198:	d82b      	bhi.n	80111f2 <__sflush_r+0xb2>
 801119a:	4a2a      	ldr	r2, [pc, #168]	@ (8011244 <__sflush_r+0x104>)
 801119c:	40ca      	lsrs	r2, r1
 801119e:	07d6      	lsls	r6, r2, #31
 80111a0:	d527      	bpl.n	80111f2 <__sflush_r+0xb2>
 80111a2:	2200      	movs	r2, #0
 80111a4:	6062      	str	r2, [r4, #4]
 80111a6:	04d9      	lsls	r1, r3, #19
 80111a8:	6922      	ldr	r2, [r4, #16]
 80111aa:	6022      	str	r2, [r4, #0]
 80111ac:	d504      	bpl.n	80111b8 <__sflush_r+0x78>
 80111ae:	1c42      	adds	r2, r0, #1
 80111b0:	d101      	bne.n	80111b6 <__sflush_r+0x76>
 80111b2:	682b      	ldr	r3, [r5, #0]
 80111b4:	b903      	cbnz	r3, 80111b8 <__sflush_r+0x78>
 80111b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80111b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111ba:	602f      	str	r7, [r5, #0]
 80111bc:	b1b9      	cbz	r1, 80111ee <__sflush_r+0xae>
 80111be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111c2:	4299      	cmp	r1, r3
 80111c4:	d002      	beq.n	80111cc <__sflush_r+0x8c>
 80111c6:	4628      	mov	r0, r5
 80111c8:	f7fe fa84 	bl	800f6d4 <_free_r>
 80111cc:	2300      	movs	r3, #0
 80111ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80111d0:	e00d      	b.n	80111ee <__sflush_r+0xae>
 80111d2:	2301      	movs	r3, #1
 80111d4:	4628      	mov	r0, r5
 80111d6:	47b0      	blx	r6
 80111d8:	4602      	mov	r2, r0
 80111da:	1c50      	adds	r0, r2, #1
 80111dc:	d1c9      	bne.n	8011172 <__sflush_r+0x32>
 80111de:	682b      	ldr	r3, [r5, #0]
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	d0c6      	beq.n	8011172 <__sflush_r+0x32>
 80111e4:	2b1d      	cmp	r3, #29
 80111e6:	d001      	beq.n	80111ec <__sflush_r+0xac>
 80111e8:	2b16      	cmp	r3, #22
 80111ea:	d11e      	bne.n	801122a <__sflush_r+0xea>
 80111ec:	602f      	str	r7, [r5, #0]
 80111ee:	2000      	movs	r0, #0
 80111f0:	e022      	b.n	8011238 <__sflush_r+0xf8>
 80111f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111f6:	b21b      	sxth	r3, r3
 80111f8:	e01b      	b.n	8011232 <__sflush_r+0xf2>
 80111fa:	690f      	ldr	r7, [r1, #16]
 80111fc:	2f00      	cmp	r7, #0
 80111fe:	d0f6      	beq.n	80111ee <__sflush_r+0xae>
 8011200:	0793      	lsls	r3, r2, #30
 8011202:	680e      	ldr	r6, [r1, #0]
 8011204:	bf08      	it	eq
 8011206:	694b      	ldreq	r3, [r1, #20]
 8011208:	600f      	str	r7, [r1, #0]
 801120a:	bf18      	it	ne
 801120c:	2300      	movne	r3, #0
 801120e:	eba6 0807 	sub.w	r8, r6, r7
 8011212:	608b      	str	r3, [r1, #8]
 8011214:	f1b8 0f00 	cmp.w	r8, #0
 8011218:	dde9      	ble.n	80111ee <__sflush_r+0xae>
 801121a:	6a21      	ldr	r1, [r4, #32]
 801121c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801121e:	4643      	mov	r3, r8
 8011220:	463a      	mov	r2, r7
 8011222:	4628      	mov	r0, r5
 8011224:	47b0      	blx	r6
 8011226:	2800      	cmp	r0, #0
 8011228:	dc08      	bgt.n	801123c <__sflush_r+0xfc>
 801122a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801122e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011232:	81a3      	strh	r3, [r4, #12]
 8011234:	f04f 30ff 	mov.w	r0, #4294967295
 8011238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801123c:	4407      	add	r7, r0
 801123e:	eba8 0800 	sub.w	r8, r8, r0
 8011242:	e7e7      	b.n	8011214 <__sflush_r+0xd4>
 8011244:	20400001 	.word	0x20400001

08011248 <_fflush_r>:
 8011248:	b538      	push	{r3, r4, r5, lr}
 801124a:	690b      	ldr	r3, [r1, #16]
 801124c:	4605      	mov	r5, r0
 801124e:	460c      	mov	r4, r1
 8011250:	b913      	cbnz	r3, 8011258 <_fflush_r+0x10>
 8011252:	2500      	movs	r5, #0
 8011254:	4628      	mov	r0, r5
 8011256:	bd38      	pop	{r3, r4, r5, pc}
 8011258:	b118      	cbz	r0, 8011262 <_fflush_r+0x1a>
 801125a:	6a03      	ldr	r3, [r0, #32]
 801125c:	b90b      	cbnz	r3, 8011262 <_fflush_r+0x1a>
 801125e:	f7fd fa5f 	bl	800e720 <__sinit>
 8011262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d0f3      	beq.n	8011252 <_fflush_r+0xa>
 801126a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801126c:	07d0      	lsls	r0, r2, #31
 801126e:	d404      	bmi.n	801127a <_fflush_r+0x32>
 8011270:	0599      	lsls	r1, r3, #22
 8011272:	d402      	bmi.n	801127a <_fflush_r+0x32>
 8011274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011276:	f7fd fc28 	bl	800eaca <__retarget_lock_acquire_recursive>
 801127a:	4628      	mov	r0, r5
 801127c:	4621      	mov	r1, r4
 801127e:	f7ff ff5f 	bl	8011140 <__sflush_r>
 8011282:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011284:	07da      	lsls	r2, r3, #31
 8011286:	4605      	mov	r5, r0
 8011288:	d4e4      	bmi.n	8011254 <_fflush_r+0xc>
 801128a:	89a3      	ldrh	r3, [r4, #12]
 801128c:	059b      	lsls	r3, r3, #22
 801128e:	d4e1      	bmi.n	8011254 <_fflush_r+0xc>
 8011290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011292:	f7fd fc1b 	bl	800eacc <__retarget_lock_release_recursive>
 8011296:	e7dd      	b.n	8011254 <_fflush_r+0xc>

08011298 <memmove>:
 8011298:	4288      	cmp	r0, r1
 801129a:	b510      	push	{r4, lr}
 801129c:	eb01 0402 	add.w	r4, r1, r2
 80112a0:	d902      	bls.n	80112a8 <memmove+0x10>
 80112a2:	4284      	cmp	r4, r0
 80112a4:	4623      	mov	r3, r4
 80112a6:	d807      	bhi.n	80112b8 <memmove+0x20>
 80112a8:	1e43      	subs	r3, r0, #1
 80112aa:	42a1      	cmp	r1, r4
 80112ac:	d008      	beq.n	80112c0 <memmove+0x28>
 80112ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80112b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80112b6:	e7f8      	b.n	80112aa <memmove+0x12>
 80112b8:	4402      	add	r2, r0
 80112ba:	4601      	mov	r1, r0
 80112bc:	428a      	cmp	r2, r1
 80112be:	d100      	bne.n	80112c2 <memmove+0x2a>
 80112c0:	bd10      	pop	{r4, pc}
 80112c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80112c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80112ca:	e7f7      	b.n	80112bc <memmove+0x24>

080112cc <strncmp>:
 80112cc:	b510      	push	{r4, lr}
 80112ce:	b16a      	cbz	r2, 80112ec <strncmp+0x20>
 80112d0:	3901      	subs	r1, #1
 80112d2:	1884      	adds	r4, r0, r2
 80112d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80112dc:	429a      	cmp	r2, r3
 80112de:	d103      	bne.n	80112e8 <strncmp+0x1c>
 80112e0:	42a0      	cmp	r0, r4
 80112e2:	d001      	beq.n	80112e8 <strncmp+0x1c>
 80112e4:	2a00      	cmp	r2, #0
 80112e6:	d1f5      	bne.n	80112d4 <strncmp+0x8>
 80112e8:	1ad0      	subs	r0, r2, r3
 80112ea:	bd10      	pop	{r4, pc}
 80112ec:	4610      	mov	r0, r2
 80112ee:	e7fc      	b.n	80112ea <strncmp+0x1e>

080112f0 <_sbrk_r>:
 80112f0:	b538      	push	{r3, r4, r5, lr}
 80112f2:	4d06      	ldr	r5, [pc, #24]	@ (801130c <_sbrk_r+0x1c>)
 80112f4:	2300      	movs	r3, #0
 80112f6:	4604      	mov	r4, r0
 80112f8:	4608      	mov	r0, r1
 80112fa:	602b      	str	r3, [r5, #0]
 80112fc:	f7f5 fd3a 	bl	8006d74 <_sbrk>
 8011300:	1c43      	adds	r3, r0, #1
 8011302:	d102      	bne.n	801130a <_sbrk_r+0x1a>
 8011304:	682b      	ldr	r3, [r5, #0]
 8011306:	b103      	cbz	r3, 801130a <_sbrk_r+0x1a>
 8011308:	6023      	str	r3, [r4, #0]
 801130a:	bd38      	pop	{r3, r4, r5, pc}
 801130c:	2000156c 	.word	0x2000156c

08011310 <nan>:
 8011310:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011318 <nan+0x8>
 8011314:	4770      	bx	lr
 8011316:	bf00      	nop
 8011318:	00000000 	.word	0x00000000
 801131c:	7ff80000 	.word	0x7ff80000

08011320 <__assert_func>:
 8011320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011322:	4614      	mov	r4, r2
 8011324:	461a      	mov	r2, r3
 8011326:	4b09      	ldr	r3, [pc, #36]	@ (801134c <__assert_func+0x2c>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	4605      	mov	r5, r0
 801132c:	68d8      	ldr	r0, [r3, #12]
 801132e:	b14c      	cbz	r4, 8011344 <__assert_func+0x24>
 8011330:	4b07      	ldr	r3, [pc, #28]	@ (8011350 <__assert_func+0x30>)
 8011332:	9100      	str	r1, [sp, #0]
 8011334:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011338:	4906      	ldr	r1, [pc, #24]	@ (8011354 <__assert_func+0x34>)
 801133a:	462b      	mov	r3, r5
 801133c:	f000 fba8 	bl	8011a90 <fiprintf>
 8011340:	f000 fbb8 	bl	8011ab4 <abort>
 8011344:	4b04      	ldr	r3, [pc, #16]	@ (8011358 <__assert_func+0x38>)
 8011346:	461c      	mov	r4, r3
 8011348:	e7f3      	b.n	8011332 <__assert_func+0x12>
 801134a:	bf00      	nop
 801134c:	200002f4 	.word	0x200002f4
 8011350:	08012aab 	.word	0x08012aab
 8011354:	08012ab8 	.word	0x08012ab8
 8011358:	08012ae6 	.word	0x08012ae6

0801135c <_calloc_r>:
 801135c:	b570      	push	{r4, r5, r6, lr}
 801135e:	fba1 5402 	umull	r5, r4, r1, r2
 8011362:	b934      	cbnz	r4, 8011372 <_calloc_r+0x16>
 8011364:	4629      	mov	r1, r5
 8011366:	f7fe fa29 	bl	800f7bc <_malloc_r>
 801136a:	4606      	mov	r6, r0
 801136c:	b928      	cbnz	r0, 801137a <_calloc_r+0x1e>
 801136e:	4630      	mov	r0, r6
 8011370:	bd70      	pop	{r4, r5, r6, pc}
 8011372:	220c      	movs	r2, #12
 8011374:	6002      	str	r2, [r0, #0]
 8011376:	2600      	movs	r6, #0
 8011378:	e7f9      	b.n	801136e <_calloc_r+0x12>
 801137a:	462a      	mov	r2, r5
 801137c:	4621      	mov	r1, r4
 801137e:	f7fd fadd 	bl	800e93c <memset>
 8011382:	e7f4      	b.n	801136e <_calloc_r+0x12>

08011384 <rshift>:
 8011384:	6903      	ldr	r3, [r0, #16]
 8011386:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801138a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801138e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011392:	f100 0414 	add.w	r4, r0, #20
 8011396:	dd45      	ble.n	8011424 <rshift+0xa0>
 8011398:	f011 011f 	ands.w	r1, r1, #31
 801139c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80113a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80113a4:	d10c      	bne.n	80113c0 <rshift+0x3c>
 80113a6:	f100 0710 	add.w	r7, r0, #16
 80113aa:	4629      	mov	r1, r5
 80113ac:	42b1      	cmp	r1, r6
 80113ae:	d334      	bcc.n	801141a <rshift+0x96>
 80113b0:	1a9b      	subs	r3, r3, r2
 80113b2:	009b      	lsls	r3, r3, #2
 80113b4:	1eea      	subs	r2, r5, #3
 80113b6:	4296      	cmp	r6, r2
 80113b8:	bf38      	it	cc
 80113ba:	2300      	movcc	r3, #0
 80113bc:	4423      	add	r3, r4
 80113be:	e015      	b.n	80113ec <rshift+0x68>
 80113c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80113c4:	f1c1 0820 	rsb	r8, r1, #32
 80113c8:	40cf      	lsrs	r7, r1
 80113ca:	f105 0e04 	add.w	lr, r5, #4
 80113ce:	46a1      	mov	r9, r4
 80113d0:	4576      	cmp	r6, lr
 80113d2:	46f4      	mov	ip, lr
 80113d4:	d815      	bhi.n	8011402 <rshift+0x7e>
 80113d6:	1a9a      	subs	r2, r3, r2
 80113d8:	0092      	lsls	r2, r2, #2
 80113da:	3a04      	subs	r2, #4
 80113dc:	3501      	adds	r5, #1
 80113de:	42ae      	cmp	r6, r5
 80113e0:	bf38      	it	cc
 80113e2:	2200      	movcc	r2, #0
 80113e4:	18a3      	adds	r3, r4, r2
 80113e6:	50a7      	str	r7, [r4, r2]
 80113e8:	b107      	cbz	r7, 80113ec <rshift+0x68>
 80113ea:	3304      	adds	r3, #4
 80113ec:	1b1a      	subs	r2, r3, r4
 80113ee:	42a3      	cmp	r3, r4
 80113f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80113f4:	bf08      	it	eq
 80113f6:	2300      	moveq	r3, #0
 80113f8:	6102      	str	r2, [r0, #16]
 80113fa:	bf08      	it	eq
 80113fc:	6143      	streq	r3, [r0, #20]
 80113fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011402:	f8dc c000 	ldr.w	ip, [ip]
 8011406:	fa0c fc08 	lsl.w	ip, ip, r8
 801140a:	ea4c 0707 	orr.w	r7, ip, r7
 801140e:	f849 7b04 	str.w	r7, [r9], #4
 8011412:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011416:	40cf      	lsrs	r7, r1
 8011418:	e7da      	b.n	80113d0 <rshift+0x4c>
 801141a:	f851 cb04 	ldr.w	ip, [r1], #4
 801141e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011422:	e7c3      	b.n	80113ac <rshift+0x28>
 8011424:	4623      	mov	r3, r4
 8011426:	e7e1      	b.n	80113ec <rshift+0x68>

08011428 <__hexdig_fun>:
 8011428:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801142c:	2b09      	cmp	r3, #9
 801142e:	d802      	bhi.n	8011436 <__hexdig_fun+0xe>
 8011430:	3820      	subs	r0, #32
 8011432:	b2c0      	uxtb	r0, r0
 8011434:	4770      	bx	lr
 8011436:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801143a:	2b05      	cmp	r3, #5
 801143c:	d801      	bhi.n	8011442 <__hexdig_fun+0x1a>
 801143e:	3847      	subs	r0, #71	@ 0x47
 8011440:	e7f7      	b.n	8011432 <__hexdig_fun+0xa>
 8011442:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011446:	2b05      	cmp	r3, #5
 8011448:	d801      	bhi.n	801144e <__hexdig_fun+0x26>
 801144a:	3827      	subs	r0, #39	@ 0x27
 801144c:	e7f1      	b.n	8011432 <__hexdig_fun+0xa>
 801144e:	2000      	movs	r0, #0
 8011450:	4770      	bx	lr
	...

08011454 <__gethex>:
 8011454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011458:	b085      	sub	sp, #20
 801145a:	468a      	mov	sl, r1
 801145c:	9302      	str	r3, [sp, #8]
 801145e:	680b      	ldr	r3, [r1, #0]
 8011460:	9001      	str	r0, [sp, #4]
 8011462:	4690      	mov	r8, r2
 8011464:	1c9c      	adds	r4, r3, #2
 8011466:	46a1      	mov	r9, r4
 8011468:	f814 0b01 	ldrb.w	r0, [r4], #1
 801146c:	2830      	cmp	r0, #48	@ 0x30
 801146e:	d0fa      	beq.n	8011466 <__gethex+0x12>
 8011470:	eba9 0303 	sub.w	r3, r9, r3
 8011474:	f1a3 0b02 	sub.w	fp, r3, #2
 8011478:	f7ff ffd6 	bl	8011428 <__hexdig_fun>
 801147c:	4605      	mov	r5, r0
 801147e:	2800      	cmp	r0, #0
 8011480:	d168      	bne.n	8011554 <__gethex+0x100>
 8011482:	49a0      	ldr	r1, [pc, #640]	@ (8011704 <__gethex+0x2b0>)
 8011484:	2201      	movs	r2, #1
 8011486:	4648      	mov	r0, r9
 8011488:	f7ff ff20 	bl	80112cc <strncmp>
 801148c:	4607      	mov	r7, r0
 801148e:	2800      	cmp	r0, #0
 8011490:	d167      	bne.n	8011562 <__gethex+0x10e>
 8011492:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011496:	4626      	mov	r6, r4
 8011498:	f7ff ffc6 	bl	8011428 <__hexdig_fun>
 801149c:	2800      	cmp	r0, #0
 801149e:	d062      	beq.n	8011566 <__gethex+0x112>
 80114a0:	4623      	mov	r3, r4
 80114a2:	7818      	ldrb	r0, [r3, #0]
 80114a4:	2830      	cmp	r0, #48	@ 0x30
 80114a6:	4699      	mov	r9, r3
 80114a8:	f103 0301 	add.w	r3, r3, #1
 80114ac:	d0f9      	beq.n	80114a2 <__gethex+0x4e>
 80114ae:	f7ff ffbb 	bl	8011428 <__hexdig_fun>
 80114b2:	fab0 f580 	clz	r5, r0
 80114b6:	096d      	lsrs	r5, r5, #5
 80114b8:	f04f 0b01 	mov.w	fp, #1
 80114bc:	464a      	mov	r2, r9
 80114be:	4616      	mov	r6, r2
 80114c0:	3201      	adds	r2, #1
 80114c2:	7830      	ldrb	r0, [r6, #0]
 80114c4:	f7ff ffb0 	bl	8011428 <__hexdig_fun>
 80114c8:	2800      	cmp	r0, #0
 80114ca:	d1f8      	bne.n	80114be <__gethex+0x6a>
 80114cc:	498d      	ldr	r1, [pc, #564]	@ (8011704 <__gethex+0x2b0>)
 80114ce:	2201      	movs	r2, #1
 80114d0:	4630      	mov	r0, r6
 80114d2:	f7ff fefb 	bl	80112cc <strncmp>
 80114d6:	2800      	cmp	r0, #0
 80114d8:	d13f      	bne.n	801155a <__gethex+0x106>
 80114da:	b944      	cbnz	r4, 80114ee <__gethex+0x9a>
 80114dc:	1c74      	adds	r4, r6, #1
 80114de:	4622      	mov	r2, r4
 80114e0:	4616      	mov	r6, r2
 80114e2:	3201      	adds	r2, #1
 80114e4:	7830      	ldrb	r0, [r6, #0]
 80114e6:	f7ff ff9f 	bl	8011428 <__hexdig_fun>
 80114ea:	2800      	cmp	r0, #0
 80114ec:	d1f8      	bne.n	80114e0 <__gethex+0x8c>
 80114ee:	1ba4      	subs	r4, r4, r6
 80114f0:	00a7      	lsls	r7, r4, #2
 80114f2:	7833      	ldrb	r3, [r6, #0]
 80114f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80114f8:	2b50      	cmp	r3, #80	@ 0x50
 80114fa:	d13e      	bne.n	801157a <__gethex+0x126>
 80114fc:	7873      	ldrb	r3, [r6, #1]
 80114fe:	2b2b      	cmp	r3, #43	@ 0x2b
 8011500:	d033      	beq.n	801156a <__gethex+0x116>
 8011502:	2b2d      	cmp	r3, #45	@ 0x2d
 8011504:	d034      	beq.n	8011570 <__gethex+0x11c>
 8011506:	1c71      	adds	r1, r6, #1
 8011508:	2400      	movs	r4, #0
 801150a:	7808      	ldrb	r0, [r1, #0]
 801150c:	f7ff ff8c 	bl	8011428 <__hexdig_fun>
 8011510:	1e43      	subs	r3, r0, #1
 8011512:	b2db      	uxtb	r3, r3
 8011514:	2b18      	cmp	r3, #24
 8011516:	d830      	bhi.n	801157a <__gethex+0x126>
 8011518:	f1a0 0210 	sub.w	r2, r0, #16
 801151c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011520:	f7ff ff82 	bl	8011428 <__hexdig_fun>
 8011524:	f100 3cff 	add.w	ip, r0, #4294967295
 8011528:	fa5f fc8c 	uxtb.w	ip, ip
 801152c:	f1bc 0f18 	cmp.w	ip, #24
 8011530:	f04f 030a 	mov.w	r3, #10
 8011534:	d91e      	bls.n	8011574 <__gethex+0x120>
 8011536:	b104      	cbz	r4, 801153a <__gethex+0xe6>
 8011538:	4252      	negs	r2, r2
 801153a:	4417      	add	r7, r2
 801153c:	f8ca 1000 	str.w	r1, [sl]
 8011540:	b1ed      	cbz	r5, 801157e <__gethex+0x12a>
 8011542:	f1bb 0f00 	cmp.w	fp, #0
 8011546:	bf0c      	ite	eq
 8011548:	2506      	moveq	r5, #6
 801154a:	2500      	movne	r5, #0
 801154c:	4628      	mov	r0, r5
 801154e:	b005      	add	sp, #20
 8011550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011554:	2500      	movs	r5, #0
 8011556:	462c      	mov	r4, r5
 8011558:	e7b0      	b.n	80114bc <__gethex+0x68>
 801155a:	2c00      	cmp	r4, #0
 801155c:	d1c7      	bne.n	80114ee <__gethex+0x9a>
 801155e:	4627      	mov	r7, r4
 8011560:	e7c7      	b.n	80114f2 <__gethex+0x9e>
 8011562:	464e      	mov	r6, r9
 8011564:	462f      	mov	r7, r5
 8011566:	2501      	movs	r5, #1
 8011568:	e7c3      	b.n	80114f2 <__gethex+0x9e>
 801156a:	2400      	movs	r4, #0
 801156c:	1cb1      	adds	r1, r6, #2
 801156e:	e7cc      	b.n	801150a <__gethex+0xb6>
 8011570:	2401      	movs	r4, #1
 8011572:	e7fb      	b.n	801156c <__gethex+0x118>
 8011574:	fb03 0002 	mla	r0, r3, r2, r0
 8011578:	e7ce      	b.n	8011518 <__gethex+0xc4>
 801157a:	4631      	mov	r1, r6
 801157c:	e7de      	b.n	801153c <__gethex+0xe8>
 801157e:	eba6 0309 	sub.w	r3, r6, r9
 8011582:	3b01      	subs	r3, #1
 8011584:	4629      	mov	r1, r5
 8011586:	2b07      	cmp	r3, #7
 8011588:	dc0a      	bgt.n	80115a0 <__gethex+0x14c>
 801158a:	9801      	ldr	r0, [sp, #4]
 801158c:	f7fe f9a2 	bl	800f8d4 <_Balloc>
 8011590:	4604      	mov	r4, r0
 8011592:	b940      	cbnz	r0, 80115a6 <__gethex+0x152>
 8011594:	4b5c      	ldr	r3, [pc, #368]	@ (8011708 <__gethex+0x2b4>)
 8011596:	4602      	mov	r2, r0
 8011598:	21e4      	movs	r1, #228	@ 0xe4
 801159a:	485c      	ldr	r0, [pc, #368]	@ (801170c <__gethex+0x2b8>)
 801159c:	f7ff fec0 	bl	8011320 <__assert_func>
 80115a0:	3101      	adds	r1, #1
 80115a2:	105b      	asrs	r3, r3, #1
 80115a4:	e7ef      	b.n	8011586 <__gethex+0x132>
 80115a6:	f100 0a14 	add.w	sl, r0, #20
 80115aa:	2300      	movs	r3, #0
 80115ac:	4655      	mov	r5, sl
 80115ae:	469b      	mov	fp, r3
 80115b0:	45b1      	cmp	r9, r6
 80115b2:	d337      	bcc.n	8011624 <__gethex+0x1d0>
 80115b4:	f845 bb04 	str.w	fp, [r5], #4
 80115b8:	eba5 050a 	sub.w	r5, r5, sl
 80115bc:	10ad      	asrs	r5, r5, #2
 80115be:	6125      	str	r5, [r4, #16]
 80115c0:	4658      	mov	r0, fp
 80115c2:	f7fe fa79 	bl	800fab8 <__hi0bits>
 80115c6:	016d      	lsls	r5, r5, #5
 80115c8:	f8d8 6000 	ldr.w	r6, [r8]
 80115cc:	1a2d      	subs	r5, r5, r0
 80115ce:	42b5      	cmp	r5, r6
 80115d0:	dd54      	ble.n	801167c <__gethex+0x228>
 80115d2:	1bad      	subs	r5, r5, r6
 80115d4:	4629      	mov	r1, r5
 80115d6:	4620      	mov	r0, r4
 80115d8:	f7fe fe02 	bl	80101e0 <__any_on>
 80115dc:	4681      	mov	r9, r0
 80115de:	b178      	cbz	r0, 8011600 <__gethex+0x1ac>
 80115e0:	1e6b      	subs	r3, r5, #1
 80115e2:	1159      	asrs	r1, r3, #5
 80115e4:	f003 021f 	and.w	r2, r3, #31
 80115e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80115ec:	f04f 0901 	mov.w	r9, #1
 80115f0:	fa09 f202 	lsl.w	r2, r9, r2
 80115f4:	420a      	tst	r2, r1
 80115f6:	d003      	beq.n	8011600 <__gethex+0x1ac>
 80115f8:	454b      	cmp	r3, r9
 80115fa:	dc36      	bgt.n	801166a <__gethex+0x216>
 80115fc:	f04f 0902 	mov.w	r9, #2
 8011600:	4629      	mov	r1, r5
 8011602:	4620      	mov	r0, r4
 8011604:	f7ff febe 	bl	8011384 <rshift>
 8011608:	442f      	add	r7, r5
 801160a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801160e:	42bb      	cmp	r3, r7
 8011610:	da42      	bge.n	8011698 <__gethex+0x244>
 8011612:	9801      	ldr	r0, [sp, #4]
 8011614:	4621      	mov	r1, r4
 8011616:	f7fe f99d 	bl	800f954 <_Bfree>
 801161a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801161c:	2300      	movs	r3, #0
 801161e:	6013      	str	r3, [r2, #0]
 8011620:	25a3      	movs	r5, #163	@ 0xa3
 8011622:	e793      	b.n	801154c <__gethex+0xf8>
 8011624:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011628:	2a2e      	cmp	r2, #46	@ 0x2e
 801162a:	d012      	beq.n	8011652 <__gethex+0x1fe>
 801162c:	2b20      	cmp	r3, #32
 801162e:	d104      	bne.n	801163a <__gethex+0x1e6>
 8011630:	f845 bb04 	str.w	fp, [r5], #4
 8011634:	f04f 0b00 	mov.w	fp, #0
 8011638:	465b      	mov	r3, fp
 801163a:	7830      	ldrb	r0, [r6, #0]
 801163c:	9303      	str	r3, [sp, #12]
 801163e:	f7ff fef3 	bl	8011428 <__hexdig_fun>
 8011642:	9b03      	ldr	r3, [sp, #12]
 8011644:	f000 000f 	and.w	r0, r0, #15
 8011648:	4098      	lsls	r0, r3
 801164a:	ea4b 0b00 	orr.w	fp, fp, r0
 801164e:	3304      	adds	r3, #4
 8011650:	e7ae      	b.n	80115b0 <__gethex+0x15c>
 8011652:	45b1      	cmp	r9, r6
 8011654:	d8ea      	bhi.n	801162c <__gethex+0x1d8>
 8011656:	492b      	ldr	r1, [pc, #172]	@ (8011704 <__gethex+0x2b0>)
 8011658:	9303      	str	r3, [sp, #12]
 801165a:	2201      	movs	r2, #1
 801165c:	4630      	mov	r0, r6
 801165e:	f7ff fe35 	bl	80112cc <strncmp>
 8011662:	9b03      	ldr	r3, [sp, #12]
 8011664:	2800      	cmp	r0, #0
 8011666:	d1e1      	bne.n	801162c <__gethex+0x1d8>
 8011668:	e7a2      	b.n	80115b0 <__gethex+0x15c>
 801166a:	1ea9      	subs	r1, r5, #2
 801166c:	4620      	mov	r0, r4
 801166e:	f7fe fdb7 	bl	80101e0 <__any_on>
 8011672:	2800      	cmp	r0, #0
 8011674:	d0c2      	beq.n	80115fc <__gethex+0x1a8>
 8011676:	f04f 0903 	mov.w	r9, #3
 801167a:	e7c1      	b.n	8011600 <__gethex+0x1ac>
 801167c:	da09      	bge.n	8011692 <__gethex+0x23e>
 801167e:	1b75      	subs	r5, r6, r5
 8011680:	4621      	mov	r1, r4
 8011682:	9801      	ldr	r0, [sp, #4]
 8011684:	462a      	mov	r2, r5
 8011686:	f7fe fb75 	bl	800fd74 <__lshift>
 801168a:	1b7f      	subs	r7, r7, r5
 801168c:	4604      	mov	r4, r0
 801168e:	f100 0a14 	add.w	sl, r0, #20
 8011692:	f04f 0900 	mov.w	r9, #0
 8011696:	e7b8      	b.n	801160a <__gethex+0x1b6>
 8011698:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801169c:	42bd      	cmp	r5, r7
 801169e:	dd6f      	ble.n	8011780 <__gethex+0x32c>
 80116a0:	1bed      	subs	r5, r5, r7
 80116a2:	42ae      	cmp	r6, r5
 80116a4:	dc34      	bgt.n	8011710 <__gethex+0x2bc>
 80116a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116aa:	2b02      	cmp	r3, #2
 80116ac:	d022      	beq.n	80116f4 <__gethex+0x2a0>
 80116ae:	2b03      	cmp	r3, #3
 80116b0:	d024      	beq.n	80116fc <__gethex+0x2a8>
 80116b2:	2b01      	cmp	r3, #1
 80116b4:	d115      	bne.n	80116e2 <__gethex+0x28e>
 80116b6:	42ae      	cmp	r6, r5
 80116b8:	d113      	bne.n	80116e2 <__gethex+0x28e>
 80116ba:	2e01      	cmp	r6, #1
 80116bc:	d10b      	bne.n	80116d6 <__gethex+0x282>
 80116be:	9a02      	ldr	r2, [sp, #8]
 80116c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80116c4:	6013      	str	r3, [r2, #0]
 80116c6:	2301      	movs	r3, #1
 80116c8:	6123      	str	r3, [r4, #16]
 80116ca:	f8ca 3000 	str.w	r3, [sl]
 80116ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80116d0:	2562      	movs	r5, #98	@ 0x62
 80116d2:	601c      	str	r4, [r3, #0]
 80116d4:	e73a      	b.n	801154c <__gethex+0xf8>
 80116d6:	1e71      	subs	r1, r6, #1
 80116d8:	4620      	mov	r0, r4
 80116da:	f7fe fd81 	bl	80101e0 <__any_on>
 80116de:	2800      	cmp	r0, #0
 80116e0:	d1ed      	bne.n	80116be <__gethex+0x26a>
 80116e2:	9801      	ldr	r0, [sp, #4]
 80116e4:	4621      	mov	r1, r4
 80116e6:	f7fe f935 	bl	800f954 <_Bfree>
 80116ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80116ec:	2300      	movs	r3, #0
 80116ee:	6013      	str	r3, [r2, #0]
 80116f0:	2550      	movs	r5, #80	@ 0x50
 80116f2:	e72b      	b.n	801154c <__gethex+0xf8>
 80116f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d1f3      	bne.n	80116e2 <__gethex+0x28e>
 80116fa:	e7e0      	b.n	80116be <__gethex+0x26a>
 80116fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d1dd      	bne.n	80116be <__gethex+0x26a>
 8011702:	e7ee      	b.n	80116e2 <__gethex+0x28e>
 8011704:	08012a90 	.word	0x08012a90
 8011708:	08012a26 	.word	0x08012a26
 801170c:	08012ae7 	.word	0x08012ae7
 8011710:	1e6f      	subs	r7, r5, #1
 8011712:	f1b9 0f00 	cmp.w	r9, #0
 8011716:	d130      	bne.n	801177a <__gethex+0x326>
 8011718:	b127      	cbz	r7, 8011724 <__gethex+0x2d0>
 801171a:	4639      	mov	r1, r7
 801171c:	4620      	mov	r0, r4
 801171e:	f7fe fd5f 	bl	80101e0 <__any_on>
 8011722:	4681      	mov	r9, r0
 8011724:	117a      	asrs	r2, r7, #5
 8011726:	2301      	movs	r3, #1
 8011728:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801172c:	f007 071f 	and.w	r7, r7, #31
 8011730:	40bb      	lsls	r3, r7
 8011732:	4213      	tst	r3, r2
 8011734:	4629      	mov	r1, r5
 8011736:	4620      	mov	r0, r4
 8011738:	bf18      	it	ne
 801173a:	f049 0902 	orrne.w	r9, r9, #2
 801173e:	f7ff fe21 	bl	8011384 <rshift>
 8011742:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011746:	1b76      	subs	r6, r6, r5
 8011748:	2502      	movs	r5, #2
 801174a:	f1b9 0f00 	cmp.w	r9, #0
 801174e:	d047      	beq.n	80117e0 <__gethex+0x38c>
 8011750:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011754:	2b02      	cmp	r3, #2
 8011756:	d015      	beq.n	8011784 <__gethex+0x330>
 8011758:	2b03      	cmp	r3, #3
 801175a:	d017      	beq.n	801178c <__gethex+0x338>
 801175c:	2b01      	cmp	r3, #1
 801175e:	d109      	bne.n	8011774 <__gethex+0x320>
 8011760:	f019 0f02 	tst.w	r9, #2
 8011764:	d006      	beq.n	8011774 <__gethex+0x320>
 8011766:	f8da 3000 	ldr.w	r3, [sl]
 801176a:	ea49 0903 	orr.w	r9, r9, r3
 801176e:	f019 0f01 	tst.w	r9, #1
 8011772:	d10e      	bne.n	8011792 <__gethex+0x33e>
 8011774:	f045 0510 	orr.w	r5, r5, #16
 8011778:	e032      	b.n	80117e0 <__gethex+0x38c>
 801177a:	f04f 0901 	mov.w	r9, #1
 801177e:	e7d1      	b.n	8011724 <__gethex+0x2d0>
 8011780:	2501      	movs	r5, #1
 8011782:	e7e2      	b.n	801174a <__gethex+0x2f6>
 8011784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011786:	f1c3 0301 	rsb	r3, r3, #1
 801178a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801178c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801178e:	2b00      	cmp	r3, #0
 8011790:	d0f0      	beq.n	8011774 <__gethex+0x320>
 8011792:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011796:	f104 0314 	add.w	r3, r4, #20
 801179a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801179e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80117a2:	f04f 0c00 	mov.w	ip, #0
 80117a6:	4618      	mov	r0, r3
 80117a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80117ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80117b0:	d01b      	beq.n	80117ea <__gethex+0x396>
 80117b2:	3201      	adds	r2, #1
 80117b4:	6002      	str	r2, [r0, #0]
 80117b6:	2d02      	cmp	r5, #2
 80117b8:	f104 0314 	add.w	r3, r4, #20
 80117bc:	d13c      	bne.n	8011838 <__gethex+0x3e4>
 80117be:	f8d8 2000 	ldr.w	r2, [r8]
 80117c2:	3a01      	subs	r2, #1
 80117c4:	42b2      	cmp	r2, r6
 80117c6:	d109      	bne.n	80117dc <__gethex+0x388>
 80117c8:	1171      	asrs	r1, r6, #5
 80117ca:	2201      	movs	r2, #1
 80117cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80117d0:	f006 061f 	and.w	r6, r6, #31
 80117d4:	fa02 f606 	lsl.w	r6, r2, r6
 80117d8:	421e      	tst	r6, r3
 80117da:	d13a      	bne.n	8011852 <__gethex+0x3fe>
 80117dc:	f045 0520 	orr.w	r5, r5, #32
 80117e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80117e2:	601c      	str	r4, [r3, #0]
 80117e4:	9b02      	ldr	r3, [sp, #8]
 80117e6:	601f      	str	r7, [r3, #0]
 80117e8:	e6b0      	b.n	801154c <__gethex+0xf8>
 80117ea:	4299      	cmp	r1, r3
 80117ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80117f0:	d8d9      	bhi.n	80117a6 <__gethex+0x352>
 80117f2:	68a3      	ldr	r3, [r4, #8]
 80117f4:	459b      	cmp	fp, r3
 80117f6:	db17      	blt.n	8011828 <__gethex+0x3d4>
 80117f8:	6861      	ldr	r1, [r4, #4]
 80117fa:	9801      	ldr	r0, [sp, #4]
 80117fc:	3101      	adds	r1, #1
 80117fe:	f7fe f869 	bl	800f8d4 <_Balloc>
 8011802:	4681      	mov	r9, r0
 8011804:	b918      	cbnz	r0, 801180e <__gethex+0x3ba>
 8011806:	4b1a      	ldr	r3, [pc, #104]	@ (8011870 <__gethex+0x41c>)
 8011808:	4602      	mov	r2, r0
 801180a:	2184      	movs	r1, #132	@ 0x84
 801180c:	e6c5      	b.n	801159a <__gethex+0x146>
 801180e:	6922      	ldr	r2, [r4, #16]
 8011810:	3202      	adds	r2, #2
 8011812:	f104 010c 	add.w	r1, r4, #12
 8011816:	0092      	lsls	r2, r2, #2
 8011818:	300c      	adds	r0, #12
 801181a:	f7fd f960 	bl	800eade <memcpy>
 801181e:	4621      	mov	r1, r4
 8011820:	9801      	ldr	r0, [sp, #4]
 8011822:	f7fe f897 	bl	800f954 <_Bfree>
 8011826:	464c      	mov	r4, r9
 8011828:	6923      	ldr	r3, [r4, #16]
 801182a:	1c5a      	adds	r2, r3, #1
 801182c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011830:	6122      	str	r2, [r4, #16]
 8011832:	2201      	movs	r2, #1
 8011834:	615a      	str	r2, [r3, #20]
 8011836:	e7be      	b.n	80117b6 <__gethex+0x362>
 8011838:	6922      	ldr	r2, [r4, #16]
 801183a:	455a      	cmp	r2, fp
 801183c:	dd0b      	ble.n	8011856 <__gethex+0x402>
 801183e:	2101      	movs	r1, #1
 8011840:	4620      	mov	r0, r4
 8011842:	f7ff fd9f 	bl	8011384 <rshift>
 8011846:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801184a:	3701      	adds	r7, #1
 801184c:	42bb      	cmp	r3, r7
 801184e:	f6ff aee0 	blt.w	8011612 <__gethex+0x1be>
 8011852:	2501      	movs	r5, #1
 8011854:	e7c2      	b.n	80117dc <__gethex+0x388>
 8011856:	f016 061f 	ands.w	r6, r6, #31
 801185a:	d0fa      	beq.n	8011852 <__gethex+0x3fe>
 801185c:	4453      	add	r3, sl
 801185e:	f1c6 0620 	rsb	r6, r6, #32
 8011862:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011866:	f7fe f927 	bl	800fab8 <__hi0bits>
 801186a:	42b0      	cmp	r0, r6
 801186c:	dbe7      	blt.n	801183e <__gethex+0x3ea>
 801186e:	e7f0      	b.n	8011852 <__gethex+0x3fe>
 8011870:	08012a26 	.word	0x08012a26

08011874 <L_shift>:
 8011874:	f1c2 0208 	rsb	r2, r2, #8
 8011878:	0092      	lsls	r2, r2, #2
 801187a:	b570      	push	{r4, r5, r6, lr}
 801187c:	f1c2 0620 	rsb	r6, r2, #32
 8011880:	6843      	ldr	r3, [r0, #4]
 8011882:	6804      	ldr	r4, [r0, #0]
 8011884:	fa03 f506 	lsl.w	r5, r3, r6
 8011888:	432c      	orrs	r4, r5
 801188a:	40d3      	lsrs	r3, r2
 801188c:	6004      	str	r4, [r0, #0]
 801188e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011892:	4288      	cmp	r0, r1
 8011894:	d3f4      	bcc.n	8011880 <L_shift+0xc>
 8011896:	bd70      	pop	{r4, r5, r6, pc}

08011898 <__match>:
 8011898:	b530      	push	{r4, r5, lr}
 801189a:	6803      	ldr	r3, [r0, #0]
 801189c:	3301      	adds	r3, #1
 801189e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118a2:	b914      	cbnz	r4, 80118aa <__match+0x12>
 80118a4:	6003      	str	r3, [r0, #0]
 80118a6:	2001      	movs	r0, #1
 80118a8:	bd30      	pop	{r4, r5, pc}
 80118aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80118b2:	2d19      	cmp	r5, #25
 80118b4:	bf98      	it	ls
 80118b6:	3220      	addls	r2, #32
 80118b8:	42a2      	cmp	r2, r4
 80118ba:	d0f0      	beq.n	801189e <__match+0x6>
 80118bc:	2000      	movs	r0, #0
 80118be:	e7f3      	b.n	80118a8 <__match+0x10>

080118c0 <__hexnan>:
 80118c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c4:	680b      	ldr	r3, [r1, #0]
 80118c6:	6801      	ldr	r1, [r0, #0]
 80118c8:	115e      	asrs	r6, r3, #5
 80118ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80118ce:	f013 031f 	ands.w	r3, r3, #31
 80118d2:	b087      	sub	sp, #28
 80118d4:	bf18      	it	ne
 80118d6:	3604      	addne	r6, #4
 80118d8:	2500      	movs	r5, #0
 80118da:	1f37      	subs	r7, r6, #4
 80118dc:	4682      	mov	sl, r0
 80118de:	4690      	mov	r8, r2
 80118e0:	9301      	str	r3, [sp, #4]
 80118e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80118e6:	46b9      	mov	r9, r7
 80118e8:	463c      	mov	r4, r7
 80118ea:	9502      	str	r5, [sp, #8]
 80118ec:	46ab      	mov	fp, r5
 80118ee:	784a      	ldrb	r2, [r1, #1]
 80118f0:	1c4b      	adds	r3, r1, #1
 80118f2:	9303      	str	r3, [sp, #12]
 80118f4:	b342      	cbz	r2, 8011948 <__hexnan+0x88>
 80118f6:	4610      	mov	r0, r2
 80118f8:	9105      	str	r1, [sp, #20]
 80118fa:	9204      	str	r2, [sp, #16]
 80118fc:	f7ff fd94 	bl	8011428 <__hexdig_fun>
 8011900:	2800      	cmp	r0, #0
 8011902:	d151      	bne.n	80119a8 <__hexnan+0xe8>
 8011904:	9a04      	ldr	r2, [sp, #16]
 8011906:	9905      	ldr	r1, [sp, #20]
 8011908:	2a20      	cmp	r2, #32
 801190a:	d818      	bhi.n	801193e <__hexnan+0x7e>
 801190c:	9b02      	ldr	r3, [sp, #8]
 801190e:	459b      	cmp	fp, r3
 8011910:	dd13      	ble.n	801193a <__hexnan+0x7a>
 8011912:	454c      	cmp	r4, r9
 8011914:	d206      	bcs.n	8011924 <__hexnan+0x64>
 8011916:	2d07      	cmp	r5, #7
 8011918:	dc04      	bgt.n	8011924 <__hexnan+0x64>
 801191a:	462a      	mov	r2, r5
 801191c:	4649      	mov	r1, r9
 801191e:	4620      	mov	r0, r4
 8011920:	f7ff ffa8 	bl	8011874 <L_shift>
 8011924:	4544      	cmp	r4, r8
 8011926:	d952      	bls.n	80119ce <__hexnan+0x10e>
 8011928:	2300      	movs	r3, #0
 801192a:	f1a4 0904 	sub.w	r9, r4, #4
 801192e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011932:	f8cd b008 	str.w	fp, [sp, #8]
 8011936:	464c      	mov	r4, r9
 8011938:	461d      	mov	r5, r3
 801193a:	9903      	ldr	r1, [sp, #12]
 801193c:	e7d7      	b.n	80118ee <__hexnan+0x2e>
 801193e:	2a29      	cmp	r2, #41	@ 0x29
 8011940:	d157      	bne.n	80119f2 <__hexnan+0x132>
 8011942:	3102      	adds	r1, #2
 8011944:	f8ca 1000 	str.w	r1, [sl]
 8011948:	f1bb 0f00 	cmp.w	fp, #0
 801194c:	d051      	beq.n	80119f2 <__hexnan+0x132>
 801194e:	454c      	cmp	r4, r9
 8011950:	d206      	bcs.n	8011960 <__hexnan+0xa0>
 8011952:	2d07      	cmp	r5, #7
 8011954:	dc04      	bgt.n	8011960 <__hexnan+0xa0>
 8011956:	462a      	mov	r2, r5
 8011958:	4649      	mov	r1, r9
 801195a:	4620      	mov	r0, r4
 801195c:	f7ff ff8a 	bl	8011874 <L_shift>
 8011960:	4544      	cmp	r4, r8
 8011962:	d936      	bls.n	80119d2 <__hexnan+0x112>
 8011964:	f1a8 0204 	sub.w	r2, r8, #4
 8011968:	4623      	mov	r3, r4
 801196a:	f853 1b04 	ldr.w	r1, [r3], #4
 801196e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011972:	429f      	cmp	r7, r3
 8011974:	d2f9      	bcs.n	801196a <__hexnan+0xaa>
 8011976:	1b3b      	subs	r3, r7, r4
 8011978:	f023 0303 	bic.w	r3, r3, #3
 801197c:	3304      	adds	r3, #4
 801197e:	3401      	adds	r4, #1
 8011980:	3e03      	subs	r6, #3
 8011982:	42b4      	cmp	r4, r6
 8011984:	bf88      	it	hi
 8011986:	2304      	movhi	r3, #4
 8011988:	4443      	add	r3, r8
 801198a:	2200      	movs	r2, #0
 801198c:	f843 2b04 	str.w	r2, [r3], #4
 8011990:	429f      	cmp	r7, r3
 8011992:	d2fb      	bcs.n	801198c <__hexnan+0xcc>
 8011994:	683b      	ldr	r3, [r7, #0]
 8011996:	b91b      	cbnz	r3, 80119a0 <__hexnan+0xe0>
 8011998:	4547      	cmp	r7, r8
 801199a:	d128      	bne.n	80119ee <__hexnan+0x12e>
 801199c:	2301      	movs	r3, #1
 801199e:	603b      	str	r3, [r7, #0]
 80119a0:	2005      	movs	r0, #5
 80119a2:	b007      	add	sp, #28
 80119a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119a8:	3501      	adds	r5, #1
 80119aa:	2d08      	cmp	r5, #8
 80119ac:	f10b 0b01 	add.w	fp, fp, #1
 80119b0:	dd06      	ble.n	80119c0 <__hexnan+0x100>
 80119b2:	4544      	cmp	r4, r8
 80119b4:	d9c1      	bls.n	801193a <__hexnan+0x7a>
 80119b6:	2300      	movs	r3, #0
 80119b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80119bc:	2501      	movs	r5, #1
 80119be:	3c04      	subs	r4, #4
 80119c0:	6822      	ldr	r2, [r4, #0]
 80119c2:	f000 000f 	and.w	r0, r0, #15
 80119c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80119ca:	6020      	str	r0, [r4, #0]
 80119cc:	e7b5      	b.n	801193a <__hexnan+0x7a>
 80119ce:	2508      	movs	r5, #8
 80119d0:	e7b3      	b.n	801193a <__hexnan+0x7a>
 80119d2:	9b01      	ldr	r3, [sp, #4]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d0dd      	beq.n	8011994 <__hexnan+0xd4>
 80119d8:	f1c3 0320 	rsb	r3, r3, #32
 80119dc:	f04f 32ff 	mov.w	r2, #4294967295
 80119e0:	40da      	lsrs	r2, r3
 80119e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80119e6:	4013      	ands	r3, r2
 80119e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80119ec:	e7d2      	b.n	8011994 <__hexnan+0xd4>
 80119ee:	3f04      	subs	r7, #4
 80119f0:	e7d0      	b.n	8011994 <__hexnan+0xd4>
 80119f2:	2004      	movs	r0, #4
 80119f4:	e7d5      	b.n	80119a2 <__hexnan+0xe2>

080119f6 <__ascii_mbtowc>:
 80119f6:	b082      	sub	sp, #8
 80119f8:	b901      	cbnz	r1, 80119fc <__ascii_mbtowc+0x6>
 80119fa:	a901      	add	r1, sp, #4
 80119fc:	b142      	cbz	r2, 8011a10 <__ascii_mbtowc+0x1a>
 80119fe:	b14b      	cbz	r3, 8011a14 <__ascii_mbtowc+0x1e>
 8011a00:	7813      	ldrb	r3, [r2, #0]
 8011a02:	600b      	str	r3, [r1, #0]
 8011a04:	7812      	ldrb	r2, [r2, #0]
 8011a06:	1e10      	subs	r0, r2, #0
 8011a08:	bf18      	it	ne
 8011a0a:	2001      	movne	r0, #1
 8011a0c:	b002      	add	sp, #8
 8011a0e:	4770      	bx	lr
 8011a10:	4610      	mov	r0, r2
 8011a12:	e7fb      	b.n	8011a0c <__ascii_mbtowc+0x16>
 8011a14:	f06f 0001 	mvn.w	r0, #1
 8011a18:	e7f8      	b.n	8011a0c <__ascii_mbtowc+0x16>

08011a1a <_realloc_r>:
 8011a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a1e:	4607      	mov	r7, r0
 8011a20:	4614      	mov	r4, r2
 8011a22:	460d      	mov	r5, r1
 8011a24:	b921      	cbnz	r1, 8011a30 <_realloc_r+0x16>
 8011a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a2a:	4611      	mov	r1, r2
 8011a2c:	f7fd bec6 	b.w	800f7bc <_malloc_r>
 8011a30:	b92a      	cbnz	r2, 8011a3e <_realloc_r+0x24>
 8011a32:	f7fd fe4f 	bl	800f6d4 <_free_r>
 8011a36:	4625      	mov	r5, r4
 8011a38:	4628      	mov	r0, r5
 8011a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a3e:	f000 f840 	bl	8011ac2 <_malloc_usable_size_r>
 8011a42:	4284      	cmp	r4, r0
 8011a44:	4606      	mov	r6, r0
 8011a46:	d802      	bhi.n	8011a4e <_realloc_r+0x34>
 8011a48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011a4c:	d8f4      	bhi.n	8011a38 <_realloc_r+0x1e>
 8011a4e:	4621      	mov	r1, r4
 8011a50:	4638      	mov	r0, r7
 8011a52:	f7fd feb3 	bl	800f7bc <_malloc_r>
 8011a56:	4680      	mov	r8, r0
 8011a58:	b908      	cbnz	r0, 8011a5e <_realloc_r+0x44>
 8011a5a:	4645      	mov	r5, r8
 8011a5c:	e7ec      	b.n	8011a38 <_realloc_r+0x1e>
 8011a5e:	42b4      	cmp	r4, r6
 8011a60:	4622      	mov	r2, r4
 8011a62:	4629      	mov	r1, r5
 8011a64:	bf28      	it	cs
 8011a66:	4632      	movcs	r2, r6
 8011a68:	f7fd f839 	bl	800eade <memcpy>
 8011a6c:	4629      	mov	r1, r5
 8011a6e:	4638      	mov	r0, r7
 8011a70:	f7fd fe30 	bl	800f6d4 <_free_r>
 8011a74:	e7f1      	b.n	8011a5a <_realloc_r+0x40>

08011a76 <__ascii_wctomb>:
 8011a76:	4603      	mov	r3, r0
 8011a78:	4608      	mov	r0, r1
 8011a7a:	b141      	cbz	r1, 8011a8e <__ascii_wctomb+0x18>
 8011a7c:	2aff      	cmp	r2, #255	@ 0xff
 8011a7e:	d904      	bls.n	8011a8a <__ascii_wctomb+0x14>
 8011a80:	228a      	movs	r2, #138	@ 0x8a
 8011a82:	601a      	str	r2, [r3, #0]
 8011a84:	f04f 30ff 	mov.w	r0, #4294967295
 8011a88:	4770      	bx	lr
 8011a8a:	700a      	strb	r2, [r1, #0]
 8011a8c:	2001      	movs	r0, #1
 8011a8e:	4770      	bx	lr

08011a90 <fiprintf>:
 8011a90:	b40e      	push	{r1, r2, r3}
 8011a92:	b503      	push	{r0, r1, lr}
 8011a94:	4601      	mov	r1, r0
 8011a96:	ab03      	add	r3, sp, #12
 8011a98:	4805      	ldr	r0, [pc, #20]	@ (8011ab0 <fiprintf+0x20>)
 8011a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a9e:	6800      	ldr	r0, [r0, #0]
 8011aa0:	9301      	str	r3, [sp, #4]
 8011aa2:	f000 f83f 	bl	8011b24 <_vfiprintf_r>
 8011aa6:	b002      	add	sp, #8
 8011aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011aac:	b003      	add	sp, #12
 8011aae:	4770      	bx	lr
 8011ab0:	200002f4 	.word	0x200002f4

08011ab4 <abort>:
 8011ab4:	b508      	push	{r3, lr}
 8011ab6:	2006      	movs	r0, #6
 8011ab8:	f000 fa08 	bl	8011ecc <raise>
 8011abc:	2001      	movs	r0, #1
 8011abe:	f7f5 f8e0 	bl	8006c82 <_exit>

08011ac2 <_malloc_usable_size_r>:
 8011ac2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ac6:	1f18      	subs	r0, r3, #4
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	bfbc      	itt	lt
 8011acc:	580b      	ldrlt	r3, [r1, r0]
 8011ace:	18c0      	addlt	r0, r0, r3
 8011ad0:	4770      	bx	lr

08011ad2 <__sfputc_r>:
 8011ad2:	6893      	ldr	r3, [r2, #8]
 8011ad4:	3b01      	subs	r3, #1
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	b410      	push	{r4}
 8011ada:	6093      	str	r3, [r2, #8]
 8011adc:	da08      	bge.n	8011af0 <__sfputc_r+0x1e>
 8011ade:	6994      	ldr	r4, [r2, #24]
 8011ae0:	42a3      	cmp	r3, r4
 8011ae2:	db01      	blt.n	8011ae8 <__sfputc_r+0x16>
 8011ae4:	290a      	cmp	r1, #10
 8011ae6:	d103      	bne.n	8011af0 <__sfputc_r+0x1e>
 8011ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011aec:	f000 b932 	b.w	8011d54 <__swbuf_r>
 8011af0:	6813      	ldr	r3, [r2, #0]
 8011af2:	1c58      	adds	r0, r3, #1
 8011af4:	6010      	str	r0, [r2, #0]
 8011af6:	7019      	strb	r1, [r3, #0]
 8011af8:	4608      	mov	r0, r1
 8011afa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011afe:	4770      	bx	lr

08011b00 <__sfputs_r>:
 8011b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b02:	4606      	mov	r6, r0
 8011b04:	460f      	mov	r7, r1
 8011b06:	4614      	mov	r4, r2
 8011b08:	18d5      	adds	r5, r2, r3
 8011b0a:	42ac      	cmp	r4, r5
 8011b0c:	d101      	bne.n	8011b12 <__sfputs_r+0x12>
 8011b0e:	2000      	movs	r0, #0
 8011b10:	e007      	b.n	8011b22 <__sfputs_r+0x22>
 8011b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b16:	463a      	mov	r2, r7
 8011b18:	4630      	mov	r0, r6
 8011b1a:	f7ff ffda 	bl	8011ad2 <__sfputc_r>
 8011b1e:	1c43      	adds	r3, r0, #1
 8011b20:	d1f3      	bne.n	8011b0a <__sfputs_r+0xa>
 8011b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011b24 <_vfiprintf_r>:
 8011b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b28:	460d      	mov	r5, r1
 8011b2a:	b09d      	sub	sp, #116	@ 0x74
 8011b2c:	4614      	mov	r4, r2
 8011b2e:	4698      	mov	r8, r3
 8011b30:	4606      	mov	r6, r0
 8011b32:	b118      	cbz	r0, 8011b3c <_vfiprintf_r+0x18>
 8011b34:	6a03      	ldr	r3, [r0, #32]
 8011b36:	b90b      	cbnz	r3, 8011b3c <_vfiprintf_r+0x18>
 8011b38:	f7fc fdf2 	bl	800e720 <__sinit>
 8011b3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b3e:	07d9      	lsls	r1, r3, #31
 8011b40:	d405      	bmi.n	8011b4e <_vfiprintf_r+0x2a>
 8011b42:	89ab      	ldrh	r3, [r5, #12]
 8011b44:	059a      	lsls	r2, r3, #22
 8011b46:	d402      	bmi.n	8011b4e <_vfiprintf_r+0x2a>
 8011b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b4a:	f7fc ffbe 	bl	800eaca <__retarget_lock_acquire_recursive>
 8011b4e:	89ab      	ldrh	r3, [r5, #12]
 8011b50:	071b      	lsls	r3, r3, #28
 8011b52:	d501      	bpl.n	8011b58 <_vfiprintf_r+0x34>
 8011b54:	692b      	ldr	r3, [r5, #16]
 8011b56:	b99b      	cbnz	r3, 8011b80 <_vfiprintf_r+0x5c>
 8011b58:	4629      	mov	r1, r5
 8011b5a:	4630      	mov	r0, r6
 8011b5c:	f000 f938 	bl	8011dd0 <__swsetup_r>
 8011b60:	b170      	cbz	r0, 8011b80 <_vfiprintf_r+0x5c>
 8011b62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b64:	07dc      	lsls	r4, r3, #31
 8011b66:	d504      	bpl.n	8011b72 <_vfiprintf_r+0x4e>
 8011b68:	f04f 30ff 	mov.w	r0, #4294967295
 8011b6c:	b01d      	add	sp, #116	@ 0x74
 8011b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b72:	89ab      	ldrh	r3, [r5, #12]
 8011b74:	0598      	lsls	r0, r3, #22
 8011b76:	d4f7      	bmi.n	8011b68 <_vfiprintf_r+0x44>
 8011b78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b7a:	f7fc ffa7 	bl	800eacc <__retarget_lock_release_recursive>
 8011b7e:	e7f3      	b.n	8011b68 <_vfiprintf_r+0x44>
 8011b80:	2300      	movs	r3, #0
 8011b82:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b84:	2320      	movs	r3, #32
 8011b86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b8e:	2330      	movs	r3, #48	@ 0x30
 8011b90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011d40 <_vfiprintf_r+0x21c>
 8011b94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011b98:	f04f 0901 	mov.w	r9, #1
 8011b9c:	4623      	mov	r3, r4
 8011b9e:	469a      	mov	sl, r3
 8011ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ba4:	b10a      	cbz	r2, 8011baa <_vfiprintf_r+0x86>
 8011ba6:	2a25      	cmp	r2, #37	@ 0x25
 8011ba8:	d1f9      	bne.n	8011b9e <_vfiprintf_r+0x7a>
 8011baa:	ebba 0b04 	subs.w	fp, sl, r4
 8011bae:	d00b      	beq.n	8011bc8 <_vfiprintf_r+0xa4>
 8011bb0:	465b      	mov	r3, fp
 8011bb2:	4622      	mov	r2, r4
 8011bb4:	4629      	mov	r1, r5
 8011bb6:	4630      	mov	r0, r6
 8011bb8:	f7ff ffa2 	bl	8011b00 <__sfputs_r>
 8011bbc:	3001      	adds	r0, #1
 8011bbe:	f000 80a7 	beq.w	8011d10 <_vfiprintf_r+0x1ec>
 8011bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011bc4:	445a      	add	r2, fp
 8011bc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8011bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	f000 809f 	beq.w	8011d10 <_vfiprintf_r+0x1ec>
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8011bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011bdc:	f10a 0a01 	add.w	sl, sl, #1
 8011be0:	9304      	str	r3, [sp, #16]
 8011be2:	9307      	str	r3, [sp, #28]
 8011be4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011be8:	931a      	str	r3, [sp, #104]	@ 0x68
 8011bea:	4654      	mov	r4, sl
 8011bec:	2205      	movs	r2, #5
 8011bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bf2:	4853      	ldr	r0, [pc, #332]	@ (8011d40 <_vfiprintf_r+0x21c>)
 8011bf4:	f7ee fb34 	bl	8000260 <memchr>
 8011bf8:	9a04      	ldr	r2, [sp, #16]
 8011bfa:	b9d8      	cbnz	r0, 8011c34 <_vfiprintf_r+0x110>
 8011bfc:	06d1      	lsls	r1, r2, #27
 8011bfe:	bf44      	itt	mi
 8011c00:	2320      	movmi	r3, #32
 8011c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c06:	0713      	lsls	r3, r2, #28
 8011c08:	bf44      	itt	mi
 8011c0a:	232b      	movmi	r3, #43	@ 0x2b
 8011c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011c10:	f89a 3000 	ldrb.w	r3, [sl]
 8011c14:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c16:	d015      	beq.n	8011c44 <_vfiprintf_r+0x120>
 8011c18:	9a07      	ldr	r2, [sp, #28]
 8011c1a:	4654      	mov	r4, sl
 8011c1c:	2000      	movs	r0, #0
 8011c1e:	f04f 0c0a 	mov.w	ip, #10
 8011c22:	4621      	mov	r1, r4
 8011c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c28:	3b30      	subs	r3, #48	@ 0x30
 8011c2a:	2b09      	cmp	r3, #9
 8011c2c:	d94b      	bls.n	8011cc6 <_vfiprintf_r+0x1a2>
 8011c2e:	b1b0      	cbz	r0, 8011c5e <_vfiprintf_r+0x13a>
 8011c30:	9207      	str	r2, [sp, #28]
 8011c32:	e014      	b.n	8011c5e <_vfiprintf_r+0x13a>
 8011c34:	eba0 0308 	sub.w	r3, r0, r8
 8011c38:	fa09 f303 	lsl.w	r3, r9, r3
 8011c3c:	4313      	orrs	r3, r2
 8011c3e:	9304      	str	r3, [sp, #16]
 8011c40:	46a2      	mov	sl, r4
 8011c42:	e7d2      	b.n	8011bea <_vfiprintf_r+0xc6>
 8011c44:	9b03      	ldr	r3, [sp, #12]
 8011c46:	1d19      	adds	r1, r3, #4
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	9103      	str	r1, [sp, #12]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	bfbb      	ittet	lt
 8011c50:	425b      	neglt	r3, r3
 8011c52:	f042 0202 	orrlt.w	r2, r2, #2
 8011c56:	9307      	strge	r3, [sp, #28]
 8011c58:	9307      	strlt	r3, [sp, #28]
 8011c5a:	bfb8      	it	lt
 8011c5c:	9204      	strlt	r2, [sp, #16]
 8011c5e:	7823      	ldrb	r3, [r4, #0]
 8011c60:	2b2e      	cmp	r3, #46	@ 0x2e
 8011c62:	d10a      	bne.n	8011c7a <_vfiprintf_r+0x156>
 8011c64:	7863      	ldrb	r3, [r4, #1]
 8011c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8011c68:	d132      	bne.n	8011cd0 <_vfiprintf_r+0x1ac>
 8011c6a:	9b03      	ldr	r3, [sp, #12]
 8011c6c:	1d1a      	adds	r2, r3, #4
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	9203      	str	r2, [sp, #12]
 8011c72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011c76:	3402      	adds	r4, #2
 8011c78:	9305      	str	r3, [sp, #20]
 8011c7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011d50 <_vfiprintf_r+0x22c>
 8011c7e:	7821      	ldrb	r1, [r4, #0]
 8011c80:	2203      	movs	r2, #3
 8011c82:	4650      	mov	r0, sl
 8011c84:	f7ee faec 	bl	8000260 <memchr>
 8011c88:	b138      	cbz	r0, 8011c9a <_vfiprintf_r+0x176>
 8011c8a:	9b04      	ldr	r3, [sp, #16]
 8011c8c:	eba0 000a 	sub.w	r0, r0, sl
 8011c90:	2240      	movs	r2, #64	@ 0x40
 8011c92:	4082      	lsls	r2, r0
 8011c94:	4313      	orrs	r3, r2
 8011c96:	3401      	adds	r4, #1
 8011c98:	9304      	str	r3, [sp, #16]
 8011c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c9e:	4829      	ldr	r0, [pc, #164]	@ (8011d44 <_vfiprintf_r+0x220>)
 8011ca0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011ca4:	2206      	movs	r2, #6
 8011ca6:	f7ee fadb 	bl	8000260 <memchr>
 8011caa:	2800      	cmp	r0, #0
 8011cac:	d03f      	beq.n	8011d2e <_vfiprintf_r+0x20a>
 8011cae:	4b26      	ldr	r3, [pc, #152]	@ (8011d48 <_vfiprintf_r+0x224>)
 8011cb0:	bb1b      	cbnz	r3, 8011cfa <_vfiprintf_r+0x1d6>
 8011cb2:	9b03      	ldr	r3, [sp, #12]
 8011cb4:	3307      	adds	r3, #7
 8011cb6:	f023 0307 	bic.w	r3, r3, #7
 8011cba:	3308      	adds	r3, #8
 8011cbc:	9303      	str	r3, [sp, #12]
 8011cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011cc0:	443b      	add	r3, r7
 8011cc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011cc4:	e76a      	b.n	8011b9c <_vfiprintf_r+0x78>
 8011cc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cca:	460c      	mov	r4, r1
 8011ccc:	2001      	movs	r0, #1
 8011cce:	e7a8      	b.n	8011c22 <_vfiprintf_r+0xfe>
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	3401      	adds	r4, #1
 8011cd4:	9305      	str	r3, [sp, #20]
 8011cd6:	4619      	mov	r1, r3
 8011cd8:	f04f 0c0a 	mov.w	ip, #10
 8011cdc:	4620      	mov	r0, r4
 8011cde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ce2:	3a30      	subs	r2, #48	@ 0x30
 8011ce4:	2a09      	cmp	r2, #9
 8011ce6:	d903      	bls.n	8011cf0 <_vfiprintf_r+0x1cc>
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d0c6      	beq.n	8011c7a <_vfiprintf_r+0x156>
 8011cec:	9105      	str	r1, [sp, #20]
 8011cee:	e7c4      	b.n	8011c7a <_vfiprintf_r+0x156>
 8011cf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8011cf4:	4604      	mov	r4, r0
 8011cf6:	2301      	movs	r3, #1
 8011cf8:	e7f0      	b.n	8011cdc <_vfiprintf_r+0x1b8>
 8011cfa:	ab03      	add	r3, sp, #12
 8011cfc:	9300      	str	r3, [sp, #0]
 8011cfe:	462a      	mov	r2, r5
 8011d00:	4b12      	ldr	r3, [pc, #72]	@ (8011d4c <_vfiprintf_r+0x228>)
 8011d02:	a904      	add	r1, sp, #16
 8011d04:	4630      	mov	r0, r6
 8011d06:	f7fb fed3 	bl	800dab0 <_printf_float>
 8011d0a:	4607      	mov	r7, r0
 8011d0c:	1c78      	adds	r0, r7, #1
 8011d0e:	d1d6      	bne.n	8011cbe <_vfiprintf_r+0x19a>
 8011d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011d12:	07d9      	lsls	r1, r3, #31
 8011d14:	d405      	bmi.n	8011d22 <_vfiprintf_r+0x1fe>
 8011d16:	89ab      	ldrh	r3, [r5, #12]
 8011d18:	059a      	lsls	r2, r3, #22
 8011d1a:	d402      	bmi.n	8011d22 <_vfiprintf_r+0x1fe>
 8011d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d1e:	f7fc fed5 	bl	800eacc <__retarget_lock_release_recursive>
 8011d22:	89ab      	ldrh	r3, [r5, #12]
 8011d24:	065b      	lsls	r3, r3, #25
 8011d26:	f53f af1f 	bmi.w	8011b68 <_vfiprintf_r+0x44>
 8011d2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011d2c:	e71e      	b.n	8011b6c <_vfiprintf_r+0x48>
 8011d2e:	ab03      	add	r3, sp, #12
 8011d30:	9300      	str	r3, [sp, #0]
 8011d32:	462a      	mov	r2, r5
 8011d34:	4b05      	ldr	r3, [pc, #20]	@ (8011d4c <_vfiprintf_r+0x228>)
 8011d36:	a904      	add	r1, sp, #16
 8011d38:	4630      	mov	r0, r6
 8011d3a:	f7fc f941 	bl	800dfc0 <_printf_i>
 8011d3e:	e7e4      	b.n	8011d0a <_vfiprintf_r+0x1e6>
 8011d40:	08012a92 	.word	0x08012a92
 8011d44:	08012a9c 	.word	0x08012a9c
 8011d48:	0800dab1 	.word	0x0800dab1
 8011d4c:	08011b01 	.word	0x08011b01
 8011d50:	08012a98 	.word	0x08012a98

08011d54 <__swbuf_r>:
 8011d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d56:	460e      	mov	r6, r1
 8011d58:	4614      	mov	r4, r2
 8011d5a:	4605      	mov	r5, r0
 8011d5c:	b118      	cbz	r0, 8011d66 <__swbuf_r+0x12>
 8011d5e:	6a03      	ldr	r3, [r0, #32]
 8011d60:	b90b      	cbnz	r3, 8011d66 <__swbuf_r+0x12>
 8011d62:	f7fc fcdd 	bl	800e720 <__sinit>
 8011d66:	69a3      	ldr	r3, [r4, #24]
 8011d68:	60a3      	str	r3, [r4, #8]
 8011d6a:	89a3      	ldrh	r3, [r4, #12]
 8011d6c:	071a      	lsls	r2, r3, #28
 8011d6e:	d501      	bpl.n	8011d74 <__swbuf_r+0x20>
 8011d70:	6923      	ldr	r3, [r4, #16]
 8011d72:	b943      	cbnz	r3, 8011d86 <__swbuf_r+0x32>
 8011d74:	4621      	mov	r1, r4
 8011d76:	4628      	mov	r0, r5
 8011d78:	f000 f82a 	bl	8011dd0 <__swsetup_r>
 8011d7c:	b118      	cbz	r0, 8011d86 <__swbuf_r+0x32>
 8011d7e:	f04f 37ff 	mov.w	r7, #4294967295
 8011d82:	4638      	mov	r0, r7
 8011d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d86:	6823      	ldr	r3, [r4, #0]
 8011d88:	6922      	ldr	r2, [r4, #16]
 8011d8a:	1a98      	subs	r0, r3, r2
 8011d8c:	6963      	ldr	r3, [r4, #20]
 8011d8e:	b2f6      	uxtb	r6, r6
 8011d90:	4283      	cmp	r3, r0
 8011d92:	4637      	mov	r7, r6
 8011d94:	dc05      	bgt.n	8011da2 <__swbuf_r+0x4e>
 8011d96:	4621      	mov	r1, r4
 8011d98:	4628      	mov	r0, r5
 8011d9a:	f7ff fa55 	bl	8011248 <_fflush_r>
 8011d9e:	2800      	cmp	r0, #0
 8011da0:	d1ed      	bne.n	8011d7e <__swbuf_r+0x2a>
 8011da2:	68a3      	ldr	r3, [r4, #8]
 8011da4:	3b01      	subs	r3, #1
 8011da6:	60a3      	str	r3, [r4, #8]
 8011da8:	6823      	ldr	r3, [r4, #0]
 8011daa:	1c5a      	adds	r2, r3, #1
 8011dac:	6022      	str	r2, [r4, #0]
 8011dae:	701e      	strb	r6, [r3, #0]
 8011db0:	6962      	ldr	r2, [r4, #20]
 8011db2:	1c43      	adds	r3, r0, #1
 8011db4:	429a      	cmp	r2, r3
 8011db6:	d004      	beq.n	8011dc2 <__swbuf_r+0x6e>
 8011db8:	89a3      	ldrh	r3, [r4, #12]
 8011dba:	07db      	lsls	r3, r3, #31
 8011dbc:	d5e1      	bpl.n	8011d82 <__swbuf_r+0x2e>
 8011dbe:	2e0a      	cmp	r6, #10
 8011dc0:	d1df      	bne.n	8011d82 <__swbuf_r+0x2e>
 8011dc2:	4621      	mov	r1, r4
 8011dc4:	4628      	mov	r0, r5
 8011dc6:	f7ff fa3f 	bl	8011248 <_fflush_r>
 8011dca:	2800      	cmp	r0, #0
 8011dcc:	d0d9      	beq.n	8011d82 <__swbuf_r+0x2e>
 8011dce:	e7d6      	b.n	8011d7e <__swbuf_r+0x2a>

08011dd0 <__swsetup_r>:
 8011dd0:	b538      	push	{r3, r4, r5, lr}
 8011dd2:	4b29      	ldr	r3, [pc, #164]	@ (8011e78 <__swsetup_r+0xa8>)
 8011dd4:	4605      	mov	r5, r0
 8011dd6:	6818      	ldr	r0, [r3, #0]
 8011dd8:	460c      	mov	r4, r1
 8011dda:	b118      	cbz	r0, 8011de4 <__swsetup_r+0x14>
 8011ddc:	6a03      	ldr	r3, [r0, #32]
 8011dde:	b90b      	cbnz	r3, 8011de4 <__swsetup_r+0x14>
 8011de0:	f7fc fc9e 	bl	800e720 <__sinit>
 8011de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011de8:	0719      	lsls	r1, r3, #28
 8011dea:	d422      	bmi.n	8011e32 <__swsetup_r+0x62>
 8011dec:	06da      	lsls	r2, r3, #27
 8011dee:	d407      	bmi.n	8011e00 <__swsetup_r+0x30>
 8011df0:	2209      	movs	r2, #9
 8011df2:	602a      	str	r2, [r5, #0]
 8011df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011df8:	81a3      	strh	r3, [r4, #12]
 8011dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfe:	e033      	b.n	8011e68 <__swsetup_r+0x98>
 8011e00:	0758      	lsls	r0, r3, #29
 8011e02:	d512      	bpl.n	8011e2a <__swsetup_r+0x5a>
 8011e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011e06:	b141      	cbz	r1, 8011e1a <__swsetup_r+0x4a>
 8011e08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011e0c:	4299      	cmp	r1, r3
 8011e0e:	d002      	beq.n	8011e16 <__swsetup_r+0x46>
 8011e10:	4628      	mov	r0, r5
 8011e12:	f7fd fc5f 	bl	800f6d4 <_free_r>
 8011e16:	2300      	movs	r3, #0
 8011e18:	6363      	str	r3, [r4, #52]	@ 0x34
 8011e1a:	89a3      	ldrh	r3, [r4, #12]
 8011e1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011e20:	81a3      	strh	r3, [r4, #12]
 8011e22:	2300      	movs	r3, #0
 8011e24:	6063      	str	r3, [r4, #4]
 8011e26:	6923      	ldr	r3, [r4, #16]
 8011e28:	6023      	str	r3, [r4, #0]
 8011e2a:	89a3      	ldrh	r3, [r4, #12]
 8011e2c:	f043 0308 	orr.w	r3, r3, #8
 8011e30:	81a3      	strh	r3, [r4, #12]
 8011e32:	6923      	ldr	r3, [r4, #16]
 8011e34:	b94b      	cbnz	r3, 8011e4a <__swsetup_r+0x7a>
 8011e36:	89a3      	ldrh	r3, [r4, #12]
 8011e38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011e40:	d003      	beq.n	8011e4a <__swsetup_r+0x7a>
 8011e42:	4621      	mov	r1, r4
 8011e44:	4628      	mov	r0, r5
 8011e46:	f000 f883 	bl	8011f50 <__smakebuf_r>
 8011e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e4e:	f013 0201 	ands.w	r2, r3, #1
 8011e52:	d00a      	beq.n	8011e6a <__swsetup_r+0x9a>
 8011e54:	2200      	movs	r2, #0
 8011e56:	60a2      	str	r2, [r4, #8]
 8011e58:	6962      	ldr	r2, [r4, #20]
 8011e5a:	4252      	negs	r2, r2
 8011e5c:	61a2      	str	r2, [r4, #24]
 8011e5e:	6922      	ldr	r2, [r4, #16]
 8011e60:	b942      	cbnz	r2, 8011e74 <__swsetup_r+0xa4>
 8011e62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011e66:	d1c5      	bne.n	8011df4 <__swsetup_r+0x24>
 8011e68:	bd38      	pop	{r3, r4, r5, pc}
 8011e6a:	0799      	lsls	r1, r3, #30
 8011e6c:	bf58      	it	pl
 8011e6e:	6962      	ldrpl	r2, [r4, #20]
 8011e70:	60a2      	str	r2, [r4, #8]
 8011e72:	e7f4      	b.n	8011e5e <__swsetup_r+0x8e>
 8011e74:	2000      	movs	r0, #0
 8011e76:	e7f7      	b.n	8011e68 <__swsetup_r+0x98>
 8011e78:	200002f4 	.word	0x200002f4

08011e7c <_raise_r>:
 8011e7c:	291f      	cmp	r1, #31
 8011e7e:	b538      	push	{r3, r4, r5, lr}
 8011e80:	4605      	mov	r5, r0
 8011e82:	460c      	mov	r4, r1
 8011e84:	d904      	bls.n	8011e90 <_raise_r+0x14>
 8011e86:	2316      	movs	r3, #22
 8011e88:	6003      	str	r3, [r0, #0]
 8011e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e8e:	bd38      	pop	{r3, r4, r5, pc}
 8011e90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e92:	b112      	cbz	r2, 8011e9a <_raise_r+0x1e>
 8011e94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e98:	b94b      	cbnz	r3, 8011eae <_raise_r+0x32>
 8011e9a:	4628      	mov	r0, r5
 8011e9c:	f000 f830 	bl	8011f00 <_getpid_r>
 8011ea0:	4622      	mov	r2, r4
 8011ea2:	4601      	mov	r1, r0
 8011ea4:	4628      	mov	r0, r5
 8011ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011eaa:	f000 b817 	b.w	8011edc <_kill_r>
 8011eae:	2b01      	cmp	r3, #1
 8011eb0:	d00a      	beq.n	8011ec8 <_raise_r+0x4c>
 8011eb2:	1c59      	adds	r1, r3, #1
 8011eb4:	d103      	bne.n	8011ebe <_raise_r+0x42>
 8011eb6:	2316      	movs	r3, #22
 8011eb8:	6003      	str	r3, [r0, #0]
 8011eba:	2001      	movs	r0, #1
 8011ebc:	e7e7      	b.n	8011e8e <_raise_r+0x12>
 8011ebe:	2100      	movs	r1, #0
 8011ec0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011ec4:	4620      	mov	r0, r4
 8011ec6:	4798      	blx	r3
 8011ec8:	2000      	movs	r0, #0
 8011eca:	e7e0      	b.n	8011e8e <_raise_r+0x12>

08011ecc <raise>:
 8011ecc:	4b02      	ldr	r3, [pc, #8]	@ (8011ed8 <raise+0xc>)
 8011ece:	4601      	mov	r1, r0
 8011ed0:	6818      	ldr	r0, [r3, #0]
 8011ed2:	f7ff bfd3 	b.w	8011e7c <_raise_r>
 8011ed6:	bf00      	nop
 8011ed8:	200002f4 	.word	0x200002f4

08011edc <_kill_r>:
 8011edc:	b538      	push	{r3, r4, r5, lr}
 8011ede:	4d07      	ldr	r5, [pc, #28]	@ (8011efc <_kill_r+0x20>)
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	4604      	mov	r4, r0
 8011ee4:	4608      	mov	r0, r1
 8011ee6:	4611      	mov	r1, r2
 8011ee8:	602b      	str	r3, [r5, #0]
 8011eea:	f7f4 feba 	bl	8006c62 <_kill>
 8011eee:	1c43      	adds	r3, r0, #1
 8011ef0:	d102      	bne.n	8011ef8 <_kill_r+0x1c>
 8011ef2:	682b      	ldr	r3, [r5, #0]
 8011ef4:	b103      	cbz	r3, 8011ef8 <_kill_r+0x1c>
 8011ef6:	6023      	str	r3, [r4, #0]
 8011ef8:	bd38      	pop	{r3, r4, r5, pc}
 8011efa:	bf00      	nop
 8011efc:	2000156c 	.word	0x2000156c

08011f00 <_getpid_r>:
 8011f00:	f7f4 bea7 	b.w	8006c52 <_getpid>

08011f04 <__swhatbuf_r>:
 8011f04:	b570      	push	{r4, r5, r6, lr}
 8011f06:	460c      	mov	r4, r1
 8011f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f0c:	2900      	cmp	r1, #0
 8011f0e:	b096      	sub	sp, #88	@ 0x58
 8011f10:	4615      	mov	r5, r2
 8011f12:	461e      	mov	r6, r3
 8011f14:	da0d      	bge.n	8011f32 <__swhatbuf_r+0x2e>
 8011f16:	89a3      	ldrh	r3, [r4, #12]
 8011f18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011f1c:	f04f 0100 	mov.w	r1, #0
 8011f20:	bf14      	ite	ne
 8011f22:	2340      	movne	r3, #64	@ 0x40
 8011f24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011f28:	2000      	movs	r0, #0
 8011f2a:	6031      	str	r1, [r6, #0]
 8011f2c:	602b      	str	r3, [r5, #0]
 8011f2e:	b016      	add	sp, #88	@ 0x58
 8011f30:	bd70      	pop	{r4, r5, r6, pc}
 8011f32:	466a      	mov	r2, sp
 8011f34:	f000 f848 	bl	8011fc8 <_fstat_r>
 8011f38:	2800      	cmp	r0, #0
 8011f3a:	dbec      	blt.n	8011f16 <__swhatbuf_r+0x12>
 8011f3c:	9901      	ldr	r1, [sp, #4]
 8011f3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011f42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011f46:	4259      	negs	r1, r3
 8011f48:	4159      	adcs	r1, r3
 8011f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011f4e:	e7eb      	b.n	8011f28 <__swhatbuf_r+0x24>

08011f50 <__smakebuf_r>:
 8011f50:	898b      	ldrh	r3, [r1, #12]
 8011f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011f54:	079d      	lsls	r5, r3, #30
 8011f56:	4606      	mov	r6, r0
 8011f58:	460c      	mov	r4, r1
 8011f5a:	d507      	bpl.n	8011f6c <__smakebuf_r+0x1c>
 8011f5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011f60:	6023      	str	r3, [r4, #0]
 8011f62:	6123      	str	r3, [r4, #16]
 8011f64:	2301      	movs	r3, #1
 8011f66:	6163      	str	r3, [r4, #20]
 8011f68:	b003      	add	sp, #12
 8011f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f6c:	ab01      	add	r3, sp, #4
 8011f6e:	466a      	mov	r2, sp
 8011f70:	f7ff ffc8 	bl	8011f04 <__swhatbuf_r>
 8011f74:	9f00      	ldr	r7, [sp, #0]
 8011f76:	4605      	mov	r5, r0
 8011f78:	4639      	mov	r1, r7
 8011f7a:	4630      	mov	r0, r6
 8011f7c:	f7fd fc1e 	bl	800f7bc <_malloc_r>
 8011f80:	b948      	cbnz	r0, 8011f96 <__smakebuf_r+0x46>
 8011f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f86:	059a      	lsls	r2, r3, #22
 8011f88:	d4ee      	bmi.n	8011f68 <__smakebuf_r+0x18>
 8011f8a:	f023 0303 	bic.w	r3, r3, #3
 8011f8e:	f043 0302 	orr.w	r3, r3, #2
 8011f92:	81a3      	strh	r3, [r4, #12]
 8011f94:	e7e2      	b.n	8011f5c <__smakebuf_r+0xc>
 8011f96:	89a3      	ldrh	r3, [r4, #12]
 8011f98:	6020      	str	r0, [r4, #0]
 8011f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f9e:	81a3      	strh	r3, [r4, #12]
 8011fa0:	9b01      	ldr	r3, [sp, #4]
 8011fa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011fa6:	b15b      	cbz	r3, 8011fc0 <__smakebuf_r+0x70>
 8011fa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011fac:	4630      	mov	r0, r6
 8011fae:	f000 f81d 	bl	8011fec <_isatty_r>
 8011fb2:	b128      	cbz	r0, 8011fc0 <__smakebuf_r+0x70>
 8011fb4:	89a3      	ldrh	r3, [r4, #12]
 8011fb6:	f023 0303 	bic.w	r3, r3, #3
 8011fba:	f043 0301 	orr.w	r3, r3, #1
 8011fbe:	81a3      	strh	r3, [r4, #12]
 8011fc0:	89a3      	ldrh	r3, [r4, #12]
 8011fc2:	431d      	orrs	r5, r3
 8011fc4:	81a5      	strh	r5, [r4, #12]
 8011fc6:	e7cf      	b.n	8011f68 <__smakebuf_r+0x18>

08011fc8 <_fstat_r>:
 8011fc8:	b538      	push	{r3, r4, r5, lr}
 8011fca:	4d07      	ldr	r5, [pc, #28]	@ (8011fe8 <_fstat_r+0x20>)
 8011fcc:	2300      	movs	r3, #0
 8011fce:	4604      	mov	r4, r0
 8011fd0:	4608      	mov	r0, r1
 8011fd2:	4611      	mov	r1, r2
 8011fd4:	602b      	str	r3, [r5, #0]
 8011fd6:	f7f4 fea4 	bl	8006d22 <_fstat>
 8011fda:	1c43      	adds	r3, r0, #1
 8011fdc:	d102      	bne.n	8011fe4 <_fstat_r+0x1c>
 8011fde:	682b      	ldr	r3, [r5, #0]
 8011fe0:	b103      	cbz	r3, 8011fe4 <_fstat_r+0x1c>
 8011fe2:	6023      	str	r3, [r4, #0]
 8011fe4:	bd38      	pop	{r3, r4, r5, pc}
 8011fe6:	bf00      	nop
 8011fe8:	2000156c 	.word	0x2000156c

08011fec <_isatty_r>:
 8011fec:	b538      	push	{r3, r4, r5, lr}
 8011fee:	4d06      	ldr	r5, [pc, #24]	@ (8012008 <_isatty_r+0x1c>)
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	4604      	mov	r4, r0
 8011ff4:	4608      	mov	r0, r1
 8011ff6:	602b      	str	r3, [r5, #0]
 8011ff8:	f7f4 fea3 	bl	8006d42 <_isatty>
 8011ffc:	1c43      	adds	r3, r0, #1
 8011ffe:	d102      	bne.n	8012006 <_isatty_r+0x1a>
 8012000:	682b      	ldr	r3, [r5, #0]
 8012002:	b103      	cbz	r3, 8012006 <_isatty_r+0x1a>
 8012004:	6023      	str	r3, [r4, #0]
 8012006:	bd38      	pop	{r3, r4, r5, pc}
 8012008:	2000156c 	.word	0x2000156c

0801200c <_init>:
 801200c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801200e:	bf00      	nop
 8012010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012012:	bc08      	pop	{r3}
 8012014:	469e      	mov	lr, r3
 8012016:	4770      	bx	lr

08012018 <_fini>:
 8012018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801201a:	bf00      	nop
 801201c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801201e:	bc08      	pop	{r3}
 8012020:	469e      	mov	lr, r3
 8012022:	4770      	bx	lr
