$date
	Fri Jun  4 11:14:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! out [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$scope module insmem $end
$var wire 32 $ addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 % out [31:0] $end
$var reg 32 & out_mem [31:0] $end
$var reg 32 ' out_start [31:0] $end
$var reg 1 ( running $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
b10011 '
b10011 &
b10011 %
b0 $
1#
b0 "
b10011 !
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
b1000100110111 !
b1000100110111 %
b1000100110111 &
1#
b100 "
b100 $
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
b1000000000000010000000100010011 !
b1000000000000010000000100010011 %
b1000000000000010000000100010011 &
1#
b1000 "
b1000 $
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
b1111100000000000000001101111 !
b1111100000000000000001101111 %
b1111100000000000000001101111 &
1#
b1100 "
b1100 $
#19
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
b11111101000000010000000100010011 !
b11111101000000010000000100010011 %
b11111101000000010000000100010011 &
1#
b10000 "
b10000 $
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
b10100000010010011000100011 !
b10100000010010011000100011 %
b10100000010010011000100011 &
1#
b10100 "
b10100 $
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
