

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_51_2'
================================================================
* Date:           Tue May 10 10:12:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2  |        ?|        ?|        40|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    588|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1665|   1331|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|    1361|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    3026|   2220|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_24s_26ns_50_1_1_U12    |mul_24s_26ns_50_1_1    |        0|   2|     0|    43|    0|
    |mul_32ns_26ns_42_1_1_U14   |mul_32ns_26ns_42_1_1   |        0|   3|     0|    20|    0|
    |udiv_26ns_26s_26_30_1_U13  |udiv_26ns_26s_26_30_1  |        0|   0|  1665|  1268|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   5|  1665|  1331|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |i_4_fu_184_p2            |         +|   0|  0|   23|          16|           1|
    |ret_V_2_fu_359_p2        |         +|   0|  0|   31|          24|          17|
    |sum_V_1_fu_452_p2        |         +|   0|  0|   71|          64|          64|
    |ret_V_3_fu_346_p2        |         -|   0|  0|   23|          16|          16|
    |ret_V_fu_205_p2          |         -|   0|  0|   24|          17|          17|
    |sub_ln1201_1_fu_317_p2   |         -|   0|  0|   23|           1|          16|
    |sub_ln1201_fu_296_p2     |         -|   0|  0|   56|           1|          49|
    |sub_ln712_fu_229_p2      |         -|   0|  0|   23|           1|          16|
    |x_V_fu_216_p2            |         -|   0|  0|   23|          16|          16|
    |ap_condition_473         |       and|   0|  0|    2|           1|           1|
    |icmp_ln1547_fu_251_p2    |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1548_fu_210_p2    |      icmp|   0|  0|   13|          17|          13|
    |icmp_ln51_fu_178_p2      |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln1201_fu_387_p2    |      lshr|   0|  0|  100|          17|          32|
    |fixed_V_fu_323_p3        |    select|   0|  0|   16|           1|          16|
    |select_ln1201_fu_311_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln7_fu_235_p3     |    select|   0|  0|   16|           1|          16|
    |shl_ln740_fu_399_p2      |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  588|         259|         357|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  14|          3|    1|          3|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_storemerge8_phi_fu_151_p6       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter19_storemerge8_reg_147  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_storemerge8_reg_147   |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_3                       |   9|          2|   16|         32|
    |i_fu_88                                    |   9|          2|   16|         32|
    |output_V_address0                          |  14|          3|    7|         21|
    |sum_V_fu_84                                |   9|          2|   64|        128|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 109|         24|  203|        414|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_storemerge8_reg_147  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_storemerge8_reg_147   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_storemerge8_reg_147   |  32|   0|   32|          0|
    |fixed_V_reg_541                            |  16|   0|   16|          0|
    |i_fu_88                                    |  16|   0|   16|          0|
    |icmp_ln1547_reg_522                        |   1|   0|    1|          0|
    |icmp_ln1548_reg_507                        |   1|   0|    1|          0|
    |icmp_ln51_reg_492                          |   1|   0|    1|          0|
    |lshr_ln1201_reg_569                        |  32|   0|   32|          0|
    |output_V_addr_reg_496                      |   7|   0|    7|          0|
    |output_V_addr_reg_496_pp0_iter1_reg        |   7|   0|    7|          0|
    |p_Result_s_reg_546                         |   8|   0|    8|          0|
    |r_V_reg_564                                |  26|   0|   26|          0|
    |resArray_V_addr_reg_502                    |   7|   0|    7|          0|
    |select_ln7_reg_511                         |  16|   0|   16|          0|
    |sext_ln51_cast_reg_487                     |  17|   0|   17|          0|
    |sum_V_fu_84                                |  64|   0|   64|          0|
    |tmp_1_reg_516                              |   1|   0|    1|          0|
    |tmp_2_cast_reg_535                         |  16|   0|   16|          0|
    |tmp_2_reg_526                              |   1|   0|    1|          0|
    |tmp_5_reg_579                              |  26|   0|   26|          0|
    |tmp_V_1_reg_553                            |  16|   0|   16|          0|
    |trunc_ln1201_reg_530                       |  49|   0|   49|          0|
    |icmp_ln1547_reg_522                        |  64|  32|    1|          0|
    |icmp_ln51_reg_492                          |  64|  32|    1|          0|
    |p_Result_s_reg_546                         |  64|  32|    8|          0|
    |resArray_V_addr_reg_502                    |  64|  32|    7|          0|
    |tmp_2_reg_526                              |  64|  32|    1|          0|
    |tmp_V_1_reg_553                            |  64|  32|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1361| 192| 1011|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_51_2|  return value|
|numOfOutputNeurons   |   in|   16|     ap_none|                numOfOutputNeurons|        scalar|
|rhs_2                |   in|   16|     ap_none|                             rhs_2|        scalar|
|resArray_V_address0  |  out|    7|   ap_memory|                        resArray_V|         array|
|resArray_V_ce0       |  out|    1|   ap_memory|                        resArray_V|         array|
|resArray_V_we0       |  out|    1|   ap_memory|                        resArray_V|         array|
|resArray_V_d0        |  out|   32|   ap_memory|                        resArray_V|         array|
|sext_ln51            |   in|   16|     ap_none|                         sext_ln51|        scalar|
|sum_V_out            |  out|   64|      ap_vld|                         sum_V_out|       pointer|
|sum_V_out_ap_vld     |  out|    1|      ap_vld|                         sum_V_out|       pointer|
|output_V_address0    |  out|    7|   ap_memory|                          output_V|         array|
|output_V_ce0         |  out|    1|   ap_memory|                          output_V|         array|
|output_V_we0         |  out|    1|   ap_memory|                          output_V|         array|
|output_V_d0          |  out|   16|   ap_memory|                          output_V|         array|
|output_V_q0          |   in|   16|   ap_memory|                          output_V|         array|
|output_V_address1    |  out|    7|   ap_memory|                          output_V|         array|
|output_V_ce1         |  out|    1|   ap_memory|                          output_V|         array|
|output_V_q1          |   in|   16|   ap_memory|                          output_V|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

