{'bf_size_ff': {'CDeps': [[[], [], ['rst_n']],
                          [[], [], ['rst_n'], [], ['buffer_en']],
                          [[],
                           [],
                           ['rst_n'],
                           [],
                           ['buffer_en'],
                           ['buffer_rst']]],
                'CLines': [[None, None, '728:C'],
                           [None, None, '728:C', None, '735:C'],
                           [None, None, '728:C', None, '735:C', '738:C']],
                'Clocked': False,
                'DDeps': [['RESET_BF_SIZE'], ['size_in'], ['RESET_BF_SIZE']],
                'DLines': ['730:D', '736:D', '739:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d918d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d91d10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d91fd0>]},
 'buffer_ff': {'CDeps': [[[], [], ['rst_n'], [], ['buffer_en']],
                         [[], [], ['rst_n']]],
               'CLines': [[None, None, '707:C', None, '714:C'],
                          [None, None, '707:C']],
               'Clocked': False,
               'DDeps': [['bus_reversed'], ['RESET_BUFFER']],
               'DLines': ['715:D', '709:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d913d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db6f10>]},
 'byte0_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['byte_ff']],
              'DLines': ['750:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dad3d0>]},
 'byte0_mux_out': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['bypass_byte0', 'buffer_ff', 'byte0_in']],
                   'DLines': ['756:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dadd50>]},
 'byte1_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['byte_ff']],
              'DLines': ['751:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dad5d0>]},
 'byte2_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['byte_ff']],
              'DLines': ['752:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dad7d0>]},
 'byte3_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['byte_ff']],
              'DLines': ['753:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dad9d0>]},
 'byte_ff': {'CDeps': [[[], [], ['rst_n'], [], ['byte_en']],
                       [[], [], ['rst_n']]],
             'CLines': [[None, None, '707:C', None, '720:C'],
                        [None, None, '707:C']],
             'Clocked': False,
             'DDeps': [['buffer_ff'], ['RESET_BYTE']],
             'DLines': ['721:D', '710:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d91590>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d910d0>]},
 'crc_data_in': {'CDeps': [[[]],
                           [[], [], ['byte_sel'], []],
                           [[]],
                           [[], [], ['byte_sel'], []],
                           [[]],
                           [[], [], ['byte_sel'], []],
                           [[]],
                           [[], [], ['byte_sel'], []],
                           [[]],
                           [[], [], ['byte_sel'], []]],
                 'CLines': [[None],
                            [None, None, '763:C', None],
                            [None],
                            [None, None, '763:C', None],
                            [None],
                            [None, None, '763:C', None],
                            [None],
                            [None, None, '763:C', None],
                            [None],
                            [None, None, '763:C', None]],
                 'Clocked': False,
                 'DDeps': [[],
                           ['byte0_mux_out'],
                           [],
                           ['byte1_in'],
                           [],
                           ['byte2_in'],
                           [],
                           ['byte3_in'],
                           [],
                           []],
                 'DLines': ['762:D',
                            '764:D',
                            '762:D',
                            '765:D',
                            '762:D',
                            '766:D',
                            '762:D',
                            '767:D',
                            '762:D',
                            '768:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104dadf50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104da4350>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104dadf50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104da4590>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104dadf50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104da4750>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104dadf50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104da4950>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104dadf50>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104da4b10>]},
 'crc_idr_ff': {'CDeps': [[[], [], ['rst_n'], ['crc_idr_en']],
                          [[], [], ['rst_n']]],
                'CLines': [[None, None, '820:C', '823:C'],
                           [None, None, '820:C']],
                'Clocked': False,
                'DDeps': [['bus_wr'], ['RESET_CRC_IDR']],
                'DLines': ['824:D', '821:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db2b90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db2890>]},
 'crc_idr_out': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['crc_idr_ff']],
                 'DLines': ['817:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104db2450>]},
 'crc_init_ff': {'CDeps': [[[],
                            [],
                            ['rst_n'],
                            ['crc_init_en'],
                            ['buffer_rst']],
                           [[], [], ['rst_n'], ['crc_init_en']],
                           [[], [], ['rst_n']]],
                 'CLines': [[None, None, '795:C', '798:C', '801:C'],
                            [None, None, '795:C', '798:C'],
                            [None, None, '795:C']],
                 'Clocked': False,
                 'DDeps': [['RESET_CRC_INIT'],
                           ['bus_wr'],
                           ['RESET_CRC_INIT']],
                 'DLines': ['802:D', '799:D', '796:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db8e90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db8bd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db8950>]},
 'crc_init_mux': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_init_sel_ff', 'crc_out_ff', 'crc_init_ff']],
                  'DLines': ['839:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d9a510>]},
 'crc_init_out': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_init_ff']],
                  'DLines': ['792:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104db84d0>]},
 'crc_init_sel_ff': {'CDeps': [[[], [], ['rst_n']],
                               [[],
                                [],
                                ['rst_n'],
                                [],
                                ['clear_crc_init_sel']],
                               [[],
                                [],
                                ['rst_n'],
                                [],
                                ['clear_crc_init_sel'],
                                ['set_crc_init_sel']]],
                     'CLines': [[None, None, '779:C'],
                                [None, None, '779:C', None, '783:C'],
                                [None,
                                 None,
                                 '779:C',
                                 None,
                                 '783:C',
                                 '786:C']],
                     'Clocked': False,
                     'DDeps': [['RESET_CRC_INIT_SEL'], [], []],
                     'DLines': ['780:D', '784:D', '787:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104da4e90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db8210>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db8510>]},
 'crc_out': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['rev_out_type', 'crc_out_rev', 'crc_out_ff']],
             'DLines': ['915:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f01048a3c90>]},
 'crc_out_ff': {'CDeps': [[[], [], ['rst_n']],
                          [[], [], ['rst_n'], ['crc_out_en']]],
                'CLines': [[None, None, '808:C'],
                           [None, None, '808:C', '811:C']],
                'Clocked': False,
                'DDeps': [['RESET_CRC_OUT'], ['crc_unit_out']],
                'DLines': ['809:D', '812:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db2150>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104db2410>]},
 'crc_out_rev': {'CDeps': [[],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           [],
                           []],
                 'CLines': [[],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            [],
                            []],
                 'Clocked': False,
                 'DDeps': [['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff'],
                           ['crc_out_ff']],
                 'DLines': ['881:D',
                            '882:D',
                            '883:D',
                            '884:D',
                            '885:D',
                            '886:D',
                            '887:D',
                            '888:D',
                            '889:D',
                            '890:D',
                            '891:D',
                            '892:D',
                            '893:D',
                            '894:D',
                            '895:D',
                            '896:D',
                            '897:D',
                            '898:D',
                            '899:D',
                            '900:D',
                            '901:D',
                            '902:D',
                            '903:D',
                            '904:D',
                            '905:D',
                            '906:D',
                            '907:D',
                            '908:D',
                            '909:D',
                            '910:D',
                            '911:D',
                            '912:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104896390>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104896650>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104896910>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104896bd0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104896e90>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104894190>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104894450>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104894710>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048949d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104894c90>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104894f50>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a6250>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a6510>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a67d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a6a90>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a6d50>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b3050>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b3310>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b35d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b3890>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b3b50>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048b3e10>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104887110>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048873d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104887690>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104887950>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104887c10>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f0104887ed0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a31d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a3490>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a3750>,
                                 <pyverilog.vparser.ast.Assign object at 0x7f01048a3a10>]},
 'crc_poly_ff': {'CDeps': [[[], [], ['rst_n']],
                           [[], [], ['rst_n'], ['crc_poly_en']]],
                 'CLines': [[None, None, '831:C'],
                            [None, None, '831:C', '834:C']],
                 'Clocked': False,
                 'DDeps': [['RESET_CRC_POLY'], ['bus_wr']],
                 'DLines': ['832:D', '835:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d9a0d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d9a350>]},
 'crc_poly_out': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['crc_poly_ff']],
                  'DLines': ['828:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104db2c90>]},
 'crc_poly_size_16': {'CDeps': [[[]],
                                [[]],
                                [[]],
                                [[]],
                                [[], [], ['crc_poly_size'], []]],
                      'CLines': [[None],
                                 [None],
                                 [None],
                                 [None],
                                 [None, None, '848:C', None]],
                      'Clocked': False,
                      'DDeps': [[], [], [], [], []],
                      'DLines': ['846:D', '846:D', '846:D', '846:D', '851:D'],
                      'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9aad0>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9aad0>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9aad0>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9aad0>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f010489a490>]},
 'crc_poly_size_32': {'CDeps': [[[]],
                                [[], [], ['crc_poly_size'], []],
                                [[]],
                                [[]],
                                [[]]],
                      'CLines': [[None],
                                 [None, None, '848:C', None],
                                 [None],
                                 [None],
                                 [None]],
                      'Clocked': False,
                      'DDeps': [[], [], [], [], []],
                      'DLines': ['847:D', '852:D', '847:D', '847:D', '847:D'],
                      'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9ac50>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f010489a710>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9ac50>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9ac50>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9ac50>]},
 'crc_poly_size_7': {'CDeps': [[[]],
                               [[]],
                               [[], [], ['crc_poly_size'], []],
                               [[]],
                               [[]]],
                     'CLines': [[None],
                                [None],
                                [None, None, '848:C', None],
                                [None],
                                [None]],
                     'Clocked': False,
                     'DDeps': [[], [], [], [], []],
                     'DLines': ['844:D', '844:D', '849:D', '844:D', '844:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a790>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a790>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9af90>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a790>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a790>]},
 'crc_poly_size_8': {'CDeps': [[[]],
                               [[]],
                               [[]],
                               [[], [], ['crc_poly_size'], []],
                               [[]]],
                     'CLines': [[None],
                                [None],
                                [None],
                                [None, None, '848:C', None],
                                [None]],
                     'Clocked': False,
                     'DDeps': [[], [], [], [], []],
                     'DLines': ['845:D', '845:D', '845:D', '850:D', '845:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a950>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a950>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a950>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f010489a250>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0104d9a950>]},
 'crc_poly_size_in': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['crc_poly_size_32',
                                 'crc_poly_size_16',
                                 'crc_poly_size_8',
                                 'crc_poly_size_7']],
                      'DLines': ['858:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f010489ab90>]},
 'size_ff': {'CDeps': [[[], [], ['rst_n']],
                       [[], [], ['rst_n'], [], ['byte_en']]],
             'CLines': [[None, None, '728:C'],
                        [None, None, '728:C', None, '741:C']],
             'Clocked': False,
             'DDeps': [['RESET_SIZE'], ['bf_size_ff']],
             'DLines': ['731:D', '742:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104d91a50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0104dad110>]},
 'size_out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['bypass_size', 'bf_size_ff', 'size_ff']],
              'DLines': ['748:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104dad210>]}}
