# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ca4.srcs/sources_1/new/ca4.vhd" \
"../../../../ca4.srcs/sources_1/new/sr.vhd" \
"../../../../ca4.srcs/sources_1/new/test_sr.vhd" \
"../../../../ca4.srcs/sim_1/new/ca4_tb.vhd" \

# Do not sort compile order
nosort
