// Seed: 2638973481
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input wand id_6,
    id_31,
    input tri id_7,
    output wire id_8,
    input supply0 id_9,
    output tri id_10,
    output wor id_11,
    output wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input wand id_15,
    input wand id_16,
    output supply1 id_17,
    input wire id_18,
    input wand id_19,
    output tri0 id_20,
    output tri0 id_21,
    input tri id_22,
    output supply1 id_23,
    input supply1 id_24,
    input tri0 id_25,
    input wand id_26,
    output tri1 id_27,
    input wor id_28,
    output tri0 id_29
);
  always begin : LABEL_0
    if (1);
    else id_0 = -1;
  end
  assign module_1.type_0 = 0;
  if (id_3) wire id_32;
  else wire id_33;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1
);
  id_3(
      -1
  );
  integer id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
