# open_project [lindex $argv 0]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ecad/tools/xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0
system_mig_7series_0_0
system_axi_clock_converter_0_0
system_axi_interconnect_0_0
system_proc_sys_reset_0_0

INFO: [Project 1-230] Project 'midas_zc706_Top.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1568.188 ; gain = 102.684 ; free physical = 479901 ; free virtual = 525824
# export_ip_user_files -of_objects [get_ips -all] -no_script -reset -quiet
# upgrade_ip [get_ips -all] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /axi_clock_converter_0/m_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /mig_7series_0/aresetn(rst)
Successfully read diagram <system> from BD file </scratch/biancolin/firesim/platforms/xilinx-local/zc706/midas_zc706_Top/midas_zc706_Top.srcs/sources_1/bd/system/system.bd>
Upgrading '/scratch/biancolin/firesim/platforms/xilinx-local/zc706/midas_zc706_Top/midas_zc706_Top.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_clock_converter_0_0 (AXI Clock Converter 2.1) from revision 8 to revision 19
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/mmcm_locked(undef) and /axi_clock_converter_0_upgraded_ipi/m_axi_aresetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 10 to revision 21
INFO: [IP_Flow 19-1972] Upgraded system_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 4.0 to Memory Interface Generator (MIG 7 Series) 4.2
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/aresetn(rst) and /mig_7series_0_upgraded_ipi/mmcm_locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_clock_converter_0/m_axi_aresetn(rst) and /mig_7series_0_upgraded_ipi/mmcm_locked(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0_upgraded_ipi/mmcm_locked(undef) and /mig_7series_0_upgraded_ipi/aresetn(rst)
INFO: [IP_Flow 19-3422] Upgraded system_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 9 to revision 13
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block!
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block!
Wrote  : </scratch/biancolin/firesim/platforms/xilinx-local/zc706/midas_zc706_Top/midas_zc706_Top.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-2124] The block design file </scratch/biancolin/firesim/platforms/xilinx-local/zc706/midas_zc706_Top/midas_zc706_Top.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
INFO: [Coretcl 2-1525] Wrote upgrade log to '/scratch/biancolin/firesim/platforms/xilinx-local/zc706/midas_zc706_Top/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2066.883 ; gain = 492.762 ; free physical = 479428 ; free virtual = 525395
# validate_bd_design
# write_bd_tcl -force [lindex $argv 1]
INFO: [BD 5-148] Tcl file written out </scratch/biancolin/firesim/platforms/xilinx-local/zc706/src/tcl/zc706_bd.tcl>.

INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 15:17:58 2020...
