#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000201fbae8a60 .scope module, "RiscVCPU_tb" "RiscVCPU_tb" 2 7;
 .timescale -9 -12;
v00000201fbb44150_0 .var "clk", 0 0;
v00000201fbb43890_0 .var "reset", 0 0;
S_00000201fbae8bf0 .scope module, "cpu" "RiscVCPU" 2 13, 3 1 0, S_00000201fbae8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
o00000201fbaed008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000201fbb44470_0 .net "ALUControl", 3 0, o00000201fbaed008;  0 drivers
v00000201fbb43390_0 .net "ALUOp", 1 0, v00000201fbb39970_0;  1 drivers
v00000201fbb437f0_0 .net "Zero", 0 0, L_00000201fbb43430;  1 drivers
v00000201fbb44510_0 .net "alu_result", 31 0, v00000201fbadfd00_0;  1 drivers
v00000201fbb432f0_0 .net "branch", 0 0, v00000201fbb3a370_0;  1 drivers
v00000201fbb445b0_0 .net "clk", 0 0, v00000201fbb44150_0;  1 drivers
o00000201fbaed428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000201fbb42df0_0 .net "instruction", 31 0, o00000201fbaed428;  0 drivers
v00000201fbb43ed0_0 .net "mem_read", 0 0, v00000201fbb3a410_0;  1 drivers
v00000201fbb42b70_0 .net "mem_write", 0 0, v00000201fbb3a0f0_0;  1 drivers
v00000201fbb441f0_0 .net "opcode", 6 0, v00000201fbb3a550_0;  1 drivers
v00000201fbb43250_0 .net "pc", 31 0, v00000201fbb3a730_0;  1 drivers
v00000201fbb44650_0 .net "rd", 4 0, v00000201fbb39a10_0;  1 drivers
v00000201fbb43750_0 .net "read_data1", 31 0, L_00000201fbae6760;  1 drivers
v00000201fbb44290_0 .net "read_data2", 31 0, L_00000201fbae5880;  1 drivers
v00000201fbb43f70_0 .net "reg_write", 0 0, v00000201fbb3a7d0_0;  1 drivers
v00000201fbb43bb0_0 .net "reset", 0 0, v00000201fbb43890_0;  1 drivers
v00000201fbb42ad0_0 .net "rs1", 4 0, v00000201fbb3a4b0_0;  1 drivers
v00000201fbb43a70_0 .net "rs2", 4 0, v00000201fbb39ab0_0;  1 drivers
S_00000201fbadf990 .scope module, "ALU" "ALU" 3 22, 4 1 0, S_00000201fbae8bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000201fbadfb20_0 .net "A", 31 0, L_00000201fbae6760;  alias, 1 drivers
v00000201fbadfbc0_0 .net "ALUControl", 3 0, o00000201fbaed008;  alias, 0 drivers
v00000201fbadfc60_0 .net "B", 31 0, L_00000201fbae5880;  alias, 1 drivers
v00000201fbadfd00_0 .var "Result", 31 0;
v00000201fbad77a0_0 .net "Zero", 0 0, L_00000201fbb43430;  alias, 1 drivers
L_00000201fbb90118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000201fbad7840_0 .net/2u *"_ivl_0", 31 0, L_00000201fbb90118;  1 drivers
E_00000201fbad06b0 .event anyedge, v00000201fbadfbc0_0, v00000201fbadfb20_0, v00000201fbadfc60_0;
L_00000201fbb43430 .cmp/eq 32, v00000201fbadfd00_0, L_00000201fbb90118;
S_00000201fbad78e0 .scope module, "CU" "ControlUnit" 3 23, 5 1 0, S_00000201fbae8bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "reg_write";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
v00000201fbb39970_0 .var "ALUOp", 1 0;
v00000201fbb3a370_0 .var "branch", 0 0;
v00000201fbb3a410_0 .var "mem_read", 0 0;
v00000201fbb3a0f0_0 .var "mem_write", 0 0;
v00000201fbb3a050_0 .net "opcode", 6 0, v00000201fbb3a550_0;  alias, 1 drivers
v00000201fbb3a7d0_0 .var "reg_write", 0 0;
E_00000201fbacfe30 .event anyedge, v00000201fbb3a050_0;
S_00000201fbad7a70 .scope module, "ID" "InstructionDecode" 3 19, 6 1 0, S_00000201fbae8bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
v00000201fbb39bf0_0 .net "instruction", 31 0, o00000201fbaed428;  alias, 0 drivers
v00000201fbb3a550_0 .var "opcode", 6 0;
v00000201fbb39a10_0 .var "rd", 4 0;
v00000201fbb3a4b0_0 .var "rs1", 4 0;
v00000201fbb39ab0_0 .var "rs2", 4 0;
E_00000201fbad05b0 .event anyedge, v00000201fbb39bf0_0;
S_00000201fbadc450 .scope module, "IF" "InstructionFetch" 3 18, 7 1 0, S_00000201fbae8bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v00000201fbb39c90_0 .net "clk", 0 0, v00000201fbb44150_0;  alias, 1 drivers
v00000201fbb39dd0_0 .net "next_pc", 31 0, v00000201fbb3a730_0;  alias, 1 drivers
v00000201fbb3a730_0 .var "pc", 31 0;
v00000201fbb3a190_0 .net "reset", 0 0, v00000201fbb43890_0;  alias, 1 drivers
E_00000201fbad03b0 .event posedge, v00000201fbb3a190_0, v00000201fbb39c90_0;
S_00000201fbadc5e0 .scope module, "RF" "RegisterFile" 3 20, 8 1 0, S_00000201fbae8bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_00000201fbae6760 .functor BUFZ 32, L_00000201fbb43930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000201fbae5880 .functor BUFZ 32, L_00000201fbb42cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000201fbb39d30_0 .net *"_ivl_0", 31 0, L_00000201fbb43930;  1 drivers
v00000201fbb398d0_0 .net *"_ivl_10", 6 0, L_00000201fbb43d90;  1 drivers
L_00000201fbb900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000201fbb39e70_0 .net *"_ivl_13", 1 0, L_00000201fbb900d0;  1 drivers
v00000201fbb3a690_0 .net *"_ivl_2", 6 0, L_00000201fbb42e90;  1 drivers
L_00000201fbb90088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000201fbb39b50_0 .net *"_ivl_5", 1 0, L_00000201fbb90088;  1 drivers
v00000201fbb39fb0_0 .net *"_ivl_8", 31 0, L_00000201fbb42cb0;  1 drivers
v00000201fbb39f10_0 .net "clk", 0 0, v00000201fbb44150_0;  alias, 1 drivers
v00000201fbb3a230_0 .net "read_data1", 31 0, L_00000201fbae6760;  alias, 1 drivers
v00000201fbb3a2d0_0 .net "read_data2", 31 0, L_00000201fbae5880;  alias, 1 drivers
v00000201fbb3a5f0_0 .net "read_reg1", 4 0, v00000201fbb3a4b0_0;  alias, 1 drivers
v00000201fbb443d0_0 .net "read_reg2", 4 0, v00000201fbb39ab0_0;  alias, 1 drivers
v00000201fbb431b0_0 .net "reg_write", 0 0, v00000201fbb3a7d0_0;  alias, 1 drivers
v00000201fbb42a30 .array "registers", 0 31, 31 0;
v00000201fbb42d50_0 .net "write_data", 31 0, v00000201fbadfd00_0;  alias, 1 drivers
v00000201fbb42c10_0 .net "write_reg", 4 0, v00000201fbb39a10_0;  alias, 1 drivers
E_00000201fbad0b70 .event posedge, v00000201fbb39c90_0;
L_00000201fbb43930 .array/port v00000201fbb42a30, L_00000201fbb42e90;
L_00000201fbb42e90 .concat [ 5 2 0 0], v00000201fbb3a4b0_0, L_00000201fbb90088;
L_00000201fbb42cb0 .array/port v00000201fbb42a30, L_00000201fbb43d90;
L_00000201fbb43d90 .concat [ 5 2 0 0], v00000201fbb39ab0_0, L_00000201fbb900d0;
    .scope S_00000201fbadc450;
T_0 ;
    %wait E_00000201fbad03b0;
    %load/vec4 v00000201fbb3a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000201fbb3a730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000201fbb39dd0_0;
    %assign/vec4 v00000201fbb3a730_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000201fbad7a70;
T_1 ;
    %wait E_00000201fbad05b0;
    %load/vec4 v00000201fbb39bf0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000201fbb3a550_0, 0, 7;
    %load/vec4 v00000201fbb39bf0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v00000201fbb39a10_0, 0, 5;
    %load/vec4 v00000201fbb39bf0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v00000201fbb3a4b0_0, 0, 5;
    %load/vec4 v00000201fbb39bf0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v00000201fbb39ab0_0, 0, 5;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000201fbadc5e0;
T_2 ;
    %wait E_00000201fbad0b70;
    %load/vec4 v00000201fbb431b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000201fbb42c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000201fbb42d50_0;
    %load/vec4 v00000201fbb42c10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000201fbb42a30, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000201fbadf990;
T_3 ;
    %wait E_00000201fbad06b0;
    %load/vec4 v00000201fbadfbc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000201fbadfd00_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000201fbadfb20_0;
    %load/vec4 v00000201fbadfc60_0;
    %add;
    %store/vec4 v00000201fbadfd00_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000201fbadfb20_0;
    %load/vec4 v00000201fbadfc60_0;
    %sub;
    %store/vec4 v00000201fbadfd00_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000201fbadfb20_0;
    %load/vec4 v00000201fbadfc60_0;
    %and;
    %store/vec4 v00000201fbadfd00_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000201fbadfb20_0;
    %load/vec4 v00000201fbadfc60_0;
    %or;
    %store/vec4 v00000201fbadfd00_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000201fbad78e0;
T_4 ;
    %wait E_00000201fbacfe30;
    %load/vec4 v00000201fbb3a050_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000201fbb39970_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a0f0_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201fbb3a7d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000201fbb39970_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb3a0f0_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000201fbae8a60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb44150_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v00000201fbb44150_0;
    %inv;
    %store/vec4 v00000201fbb44150_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000201fbae8a60;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201fbb43890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201fbb43890_0, 0, 1;
    %delay 50000, 0;
    %delay 100000, 0;
    %vpi_call 2 47 "$stop" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000201fbae8a60;
T_7 ;
    %vpi_call 2 52 "$monitor", "Time = %0t | PC = %h | Register x1 = %h", $time, v00000201fbb3a730_0, &A<v00000201fbb42a30, 1> {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "RiscVCPU_tb.v";
    "RiscVCPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./InstructionDecode.v";
    "./InstructionFetch.v";
    "./RegisterFile.v";
