Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb  5 10:53:08 2025
| Host         : DESKTOP-9N90CNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Index_timing_summary_routed.rpt -pb Index_timing_summary_routed.pb -rpx Index_timing_summary_routed.rpx -warn_on_violation
| Design       : Index
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 5.115ns (55.166%)  route 4.157ns (44.834%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           1.580     3.041    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.165 r  a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.742    a_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.272 r  a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.272    a[1]
    E19                                                               r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 5.311ns (60.078%)  route 3.529ns (39.922%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           1.453     2.906    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.154     3.060 r  a_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.075     5.136    a_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704     8.839 r  a_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.839    a[7]
    V14                                                               r  a[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 5.330ns (60.653%)  route 3.458ns (39.347%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           1.580     3.041    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     3.193 r  a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.071    a_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716     8.787 r  a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.787    a[5]
    U15                                                               r  a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[2]
                            (input port)
  Destination:            a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.634ns  (logic 5.330ns (61.735%)  route 3.304ns (38.265%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  ctrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  ctrl_IBUF[2]_inst/O
                         net (fo=8, routed)           1.231     2.695    ctrl_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.152     2.847 r  a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.072     4.920    a_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.714     8.634 r  a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.634    a[6]
    U14                                                               r  a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 5.316ns (61.593%)  route 3.315ns (38.407%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           1.448     2.901    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.150     3.051 r  a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.918    a_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713     8.630 r  a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.630    a[0]
    U16                                                               r  a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 5.086ns (59.483%)  route 3.464ns (40.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           1.453     2.906    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     3.030 r  a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.011     5.041    a_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.550 r  a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.550    a[3]
    V19                                                               r  a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 5.085ns (60.565%)  route 3.311ns (39.435%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           1.448     2.901    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     3.025 r  a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.888    a_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.397 r  a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.397    a[4]
    W18                                                               r  a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[2]
                            (input port)
  Destination:            a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.237ns  (logic 5.089ns (61.782%)  route 3.148ns (38.218%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  ctrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  ctrl_IBUF[2]_inst/O
                         net (fo=8, routed)           1.231     2.695    ctrl_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     2.819 r  a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.736    a_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.237 r  a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.237    a[2]
    U19                                                               r  a[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.468ns (64.972%)  route 0.791ns (35.028%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           0.361     0.582    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.627 r  a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.057    a_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.260 r  a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.260    a[2]
    U19                                                               r  a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.546ns (66.593%)  route 0.776ns (33.407%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           0.360     0.581    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.048     0.629 r  a_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.045    a_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.322 r  a_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.322    a[5]
    U15                                                               r  a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.484ns (63.006%)  route 0.871ns (36.994%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.458     0.687    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.732 r  a_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.146    a_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.355 r  a_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.355    a[4]
    W18                                                               r  a[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.544ns (63.930%)  route 0.871ns (36.070%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           0.361     0.582    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.049     0.631 r  a_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.141    a_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.274     2.416 r  a_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.416    a[6]
    U14                                                               r  a[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.484ns (61.219%)  route 0.940ns (38.781%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.465     0.694    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.739 r  a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.215    a_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.425 r  a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.425    a[3]
    V19                                                               r  a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.546ns (63.527%)  route 0.888ns (36.473%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.458     0.687    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.044     0.731 r  a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.430     1.161    a_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.434 r  a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.434    a[0]
    U16                                                               r  a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            a[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.541ns (61.596%)  route 0.961ns (38.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  ctrl_IBUF[1]_inst/O
                         net (fo=8, routed)           0.465     0.694    ctrl_IBUF[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.739 r  a_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.235    a_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.267     2.502 r  a_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.502    a[7]
    V14                                                               r  a[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.497ns (58.601%)  route 1.057ns (41.399%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ctrl_IBUF[0]_inst/O
                         net (fo=8, routed)           0.360     0.581    ctrl_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.626 r  a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.323    a_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.554 r  a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.554    a[1]
    E19                                                               r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------





