// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_SCIG_5u_3u_32u_32u_32u_2u_Pipeline_VITIS_LOOP_123_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_0_dout,
        connect_0_num_data_valid,
        connect_0_fifo_cap,
        connect_0_empty_n,
        connect_0_read,
        connect_1_din,
        connect_1_num_data_valid,
        connect_1_fifo_cap,
        connect_1_full_n,
        connect_1_write,
        mul36,
        inElem_address0,
        inElem_ce0,
        inElem_q0,
        inElem_address1,
        inElem_ce1,
        inElem_we1,
        inElem_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_0_dout;
input  [6:0] connect_0_num_data_valid;
input  [6:0] connect_0_fifo_cap;
input   connect_0_empty_n;
output   connect_0_read;
output  [31:0] connect_1_din;
input  [6:0] connect_1_num_data_valid;
input  [6:0] connect_1_fifo_cap;
input   connect_1_full_n;
output   connect_1_write;
input  [31:0] mul36;
output  [7:0] inElem_address0;
output   inElem_ce0;
input  [15:0] inElem_q0;
output  [7:0] inElem_address1;
output   inElem_ce1;
output   inElem_we1;
output  [15:0] inElem_d1;

reg ap_idle;
reg connect_0_read;
reg[31:0] connect_1_din;
reg connect_1_write;
reg[7:0] inElem_address0;
reg inElem_ce0;
reg[7:0] inElem_address1;
reg inElem_ce1;
reg inElem_we1;
reg[15:0] inElem_d1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln123_reg_826;
reg   [0:0] icmp_ln126_reg_830;
reg   [0:0] icmp_ln129_reg_834;
reg    ap_predicate_op70_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] icmp_ln153_reg_866;
reg   [0:0] icmp_ln153_reg_866_pp0_iter1_reg;
reg    ap_block_state9_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_0_blk_n;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    connect_1_blk_n;
reg   [0:0] icmp_ln153_reg_866_pp0_iter2_reg;
reg   [31:0] inp_1_reg_225;
reg   [15:0] storemerge_reg_256;
wire   [15:0] inputBuf_q0;
reg   [15:0] reg_270;
reg    ap_predicate_op129_read_state5;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_state8_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire   [15:0] inputBuf_q1;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op117_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state10_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] inp_5_reg_819;
wire   [0:0] icmp_ln123_fu_327_p2;
reg   [0:0] icmp_ln123_reg_826_pp0_iter1_reg;
wire   [0:0] icmp_ln126_fu_338_p2;
reg   [0:0] icmp_ln126_reg_830_pp0_iter1_reg;
wire   [0:0] icmp_ln129_fu_370_p2;
wire   [31:0] inp_6_fu_376_p2;
wire   [0:0] icmp_ln145_fu_388_p2;
reg   [0:0] icmp_ln145_reg_844;
wire   [31:0] inp_i_4_fu_399_p2;
reg   [31:0] inp_i_4_reg_848;
wire   [13:0] sub_ln141_fu_466_p2;
reg   [13:0] sub_ln141_reg_859;
wire   [0:0] icmp_ln153_fu_489_p2;
wire   [13:0] thr_add38_fu_536_p2;
reg   [13:0] thr_add38_reg_870;
reg   [13:0] thr_add38_reg_870_pp0_iter1_reg;
wire   [0:0] icmp_ln163_fu_548_p2;
reg   [0:0] icmp_ln163_reg_876;
wire   [0:0] icmp_ln166_fu_568_p2;
reg   [0:0] icmp_ln166_reg_880;
wire   [0:0] icmp_ln169_fu_593_p2;
reg   [0:0] icmp_ln169_reg_884;
wire   [31:0] oy_1_fu_617_p2;
reg   [31:0] oy_1_reg_888;
wire   [15:0] trunc_ln137_2_fu_669_p1;
wire   [13:0] thr_mul39_fu_702_p2;
reg   [13:0] thr_mul39_reg_904;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg   [13:0] inputBuf_address0;
reg    inputBuf_ce0;
reg    inputBuf_we0;
reg   [15:0] inputBuf_d0;
reg   [13:0] inputBuf_address1;
reg    inputBuf_ce1;
reg    inputBuf_we1;
reg   [31:0] ap_phi_reg_pp0_iter0_inp_1_reg_225;
reg   [31:0] ap_phi_mux_inp_4_phi_fu_240_p10;
wire   [31:0] inp_7_fu_643_p3;
reg   [31:0] ap_phi_reg_pp0_iter1_inp_4_reg_237;
wire   [31:0] ap_phi_reg_pp0_iter0_inp_4_reg_237;
wire   [15:0] ap_phi_reg_pp0_iter0_storemerge_reg_256;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge_reg_256;
wire   [63:0] zext_ln141_fu_673_p1;
wire   [63:0] zext_ln141_1_fu_682_p1;
wire   [63:0] zext_ln141_2_fu_692_p1;
wire   [63:0] zext_ln159_fu_707_p1;
wire   [63:0] zext_ln159_1_fu_718_p1;
wire   [63:0] zext_ln159_2_fu_733_p1;
reg   [31:0] i_fu_80;
wire   [31:0] i_15_fu_332_p2;
wire    ap_loop_init;
reg   [31:0] oy_fu_84;
wire   [31:0] oy_2_fu_652_p3;
reg   [31:0] ox_fu_88;
wire   [31:0] ox_1_fu_587_p2;
reg   [31:0] ky_fu_92;
wire   [31:0] ky_1_fu_562_p2;
reg   [31:0] inp_i_fu_96;
wire   [31:0] inp_i_5_fu_477_p3;
reg   [31:0] inp_fu_100;
reg   [31:0] kx_fu_104;
wire   [31:0] kx_1_fu_542_p2;
reg   [31:0] inp_j_fu_108;
wire   [31:0] inp_j_3_fu_382_p2;
wire  signed [31:0] sext_ln159_fu_723_p1;
reg    ap_block_pp0_stage1_01001;
wire  signed [31:0] sext_ln159_1_fu_738_p1;
reg    ap_block_pp0_stage2_01001;
wire  signed [31:0] sext_ln159_2_fu_743_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] trunc_ln137_fu_446_p1;
wire   [15:0] trunc_ln137_1_fu_633_p1;
wire   [26:0] tmp_162_fu_344_p4;
wire   [26:0] tmp_163_fu_354_p4;
wire   [26:0] or_ln129_fu_364_p2;
wire   [10:0] empty_fu_451_p1;
wire   [12:0] p_shl_cast_fu_454_p3;
wire   [13:0] zext_ln141_3_fu_462_p1;
wire   [13:0] trunc_ln123_fu_427_p1;
wire   [0:0] icmp_ln148_fu_472_p2;
wire   [11:0] trunc_ln123_4_fu_442_p1;
wire   [11:0] trunc_ln123_3_fu_438_p1;
wire   [11:0] tmp_fu_498_p2;
wire   [8:0] empty_995_fu_504_p1;
wire   [13:0] trunc_ln123_2_fu_434_p1;
wire   [13:0] trunc_ln123_1_fu_430_p1;
wire   [13:0] p_shl4_fu_516_p3;
wire   [13:0] p_shl3_fu_508_p3;
wire   [13:0] tmp3_fu_530_p2;
wire   [13:0] tmp1_fu_524_p2;
wire   [0:0] icmp_ln172_fu_638_p2;
wire   [13:0] add_ln141_fu_677_p2;
wire   [13:0] add_ln141_1_fu_687_p2;
wire   [13:0] empty_996_fu_697_p2;
wire   [13:0] add_ln159_fu_712_p2;
wire   [13:0] add_ln159_1_fu_728_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0;
reg    ap_predicate_op135_store_state5;
reg    ap_enable_operation_135;
reg    ap_enable_state5_pp0_iter1_stage1;
reg    ap_predicate_op142_store_state6;
reg    ap_enable_operation_142;
reg    ap_enable_state6_pp0_iter1_stage2;
reg    ap_predicate_op146_store_state6;
reg    ap_enable_operation_146;
reg    ap_enable_operation_151;
reg    ap_enable_state7_pp0_iter2_stage0;
reg    ap_enable_operation_160;
reg    ap_enable_state8_pp0_iter2_stage1;
reg    ap_enable_operation_155;
reg    ap_enable_operation_163;
reg    ap_enable_operation_167;
reg    ap_enable_operation_170;
reg    ap_enable_state9_pp0_iter2_stage2;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_805;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_80 = 32'd0;
#0 oy_fu_84 = 32'd0;
#0 ox_fu_88 = 32'd0;
#0 ky_fu_92 = 32'd0;
#0 inp_i_fu_96 = 32'd0;
#0 inp_fu_100 = 32'd0;
#0 kx_fu_104 = 32'd0;
#0 inp_j_fu_108 = 32'd0;
#0 ap_done_reg = 1'b0;
end

CIFAR_10_wrapper_SCIG_5u_3u_32u_32u_32u_2u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 10500 ),
    .AddressWidth( 14 ))
inputBuf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_address0),
    .ce0(inputBuf_ce0),
    .we0(inputBuf_we0),
    .d0(inputBuf_d0),
    .q0(inputBuf_q0),
    .address1(inputBuf_address1),
    .ce1(inputBuf_ce1),
    .we1(inputBuf_we1),
    .d1(inElem_q0),
    .q1(inputBuf_q1)
);

CIFAR_10_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln126_fu_338_p2 == 1'd0) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_225 <= inp_fu_100;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln145_fu_388_p2 == 1'd0) & (icmp_ln126_fu_338_p2 == 1'd1) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln145_fu_388_p2 == 1'd1) & (icmp_ln126_fu_338_p2 == 1'd1) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_phi_reg_pp0_iter0_inp_1_reg_225 <= inp_6_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_fu_593_p2 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd0) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln163_fu_548_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter1_inp_4_reg_237 <= ap_phi_reg_pp0_iter0_inp_1_reg_225;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_inp_4_reg_237 <= ap_phi_reg_pp0_iter0_inp_4_reg_237;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_256 <= 16'd2;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_256 <= trunc_ln137_2_fu_669_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_256 <= ap_phi_reg_pp0_iter0_storemerge_reg_256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_80 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_80 <= i_15_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            inp_fu_100 <= 32'd0;
        end else if (((icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            inp_fu_100 <= ap_phi_mux_inp_4_phi_fu_240_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_i_fu_96 <= 32'd4294967294;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln145_reg_844 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inp_i_fu_96 <= inp_i_5_fu_477_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln145_fu_388_p2 == 1'd1) & (icmp_ln126_fu_338_p2 == 1'd1) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inp_j_fu_108 <= 32'd4294967294;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln145_fu_388_p2 == 1'd0) & (icmp_ln126_fu_338_p2 == 1'd1) & (icmp_ln123_fu_327_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inp_j_fu_108 <= inp_j_3_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_fu_593_p2 == 1'd1) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_fu_593_p2 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd0) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        kx_fu_104 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln163_fu_548_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kx_fu_104 <= kx_1_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ky_fu_92 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd0) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ky_fu_92 <= ky_1_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_fu_593_p2 == 1'd1) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ox_fu_88 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_fu_593_p2 == 1'd0) & (icmp_ln166_fu_568_p2 == 1'd1) & (icmp_ln163_fu_548_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln153_fu_489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ox_fu_88 <= ox_1_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            oy_fu_84 <= 32'd0;
        end else if ((1'b1 == ap_condition_805)) begin
            oy_fu_84 <= oy_2_fu_652_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_270 <= inputBuf_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_270 <= inputBuf_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln123_reg_826 <= icmp_ln123_fu_327_p2;
        icmp_ln123_reg_826_pp0_iter1_reg <= icmp_ln123_reg_826;
        icmp_ln126_reg_830 <= icmp_ln126_fu_338_p2;
        icmp_ln126_reg_830_pp0_iter1_reg <= icmp_ln126_reg_830;
        icmp_ln129_reg_834 <= icmp_ln129_fu_370_p2;
        icmp_ln145_reg_844 <= icmp_ln145_fu_388_p2;
        inp_5_reg_819 <= inp_fu_100;
        inp_i_4_reg_848 <= inp_i_4_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln153_reg_866 <= icmp_ln153_fu_489_p2;
        icmp_ln153_reg_866_pp0_iter1_reg <= icmp_ln153_reg_866;
        icmp_ln153_reg_866_pp0_iter2_reg <= icmp_ln153_reg_866_pp0_iter1_reg;
        icmp_ln163_reg_876 <= icmp_ln163_fu_548_p2;
        icmp_ln166_reg_880 <= icmp_ln166_fu_568_p2;
        icmp_ln169_reg_884 <= icmp_ln169_fu_593_p2;
        oy_1_reg_888 <= oy_1_fu_617_p2;
        sub_ln141_reg_859 <= sub_ln141_fu_466_p2;
        thr_add38_reg_870 <= thr_add38_fu_536_p2;
        thr_add38_reg_870_pp0_iter1_reg <= thr_add38_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inp_1_reg_225 <= ap_phi_reg_pp0_iter0_inp_1_reg_225;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        storemerge_reg_256 <= ap_phi_reg_pp0_iter1_storemerge_reg_256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        thr_mul39_reg_904 <= thr_mul39_fu_702_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln123_reg_826 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln153_reg_866 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (icmp_ln169_reg_884 == 1'd1) & (icmp_ln166_reg_880 == 1'd1) & (icmp_ln163_reg_876 == 1'd1))) begin
        ap_phi_mux_inp_4_phi_fu_240_p10 = inp_7_fu_643_p3;
    end else begin
        ap_phi_mux_inp_4_phi_fu_240_p10 = ap_phi_reg_pp0_iter1_inp_4_reg_237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op70_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        connect_0_blk_n = connect_0_empty_n;
    end else begin
        connect_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op117_read_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op70_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op129_read_state5 == 1'b1)))) begin
        connect_0_read = 1'b1;
    end else begin
        connect_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln153_reg_866_pp0_iter2_reg == 1'd1)))) begin
        connect_1_blk_n = connect_1_full_n;
    end else begin
        connect_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln153_reg_866_pp0_iter2_reg == 1'd1))) begin
        connect_1_din = sext_ln159_2_fu_743_p1;
    end else if (((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        connect_1_din = sext_ln159_1_fu_738_p1;
    end else if (((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        connect_1_din = sext_ln159_fu_723_p1;
    end else begin
        connect_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln153_reg_866_pp0_iter2_reg == 1'd1)))) begin
        connect_1_write = 1'b1;
    end else begin
        connect_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            inElem_address0 = 64'd1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inElem_address0 = 64'd0;
        end else begin
            inElem_address0 = 'bx;
        end
    end else begin
        inElem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inElem_address1 = 64'd2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inElem_address1 = 64'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inElem_address1 = 64'd0;
    end else begin
        inElem_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inElem_ce0 = 1'b1;
    end else begin
        inElem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inElem_ce1 = 1'b1;
    end else begin
        inElem_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inElem_d1 = storemerge_reg_256;
    end else if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inElem_d1 = trunc_ln137_1_fu_633_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inElem_d1 = trunc_ln137_fu_446_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        inElem_d1 = 16'd2;
    end else begin
        inElem_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln129_reg_834 == 1'd0) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln126_reg_830_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inElem_we1 = 1'b1;
    end else begin
        inElem_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_address0 = zext_ln159_1_fu_718_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_address0 = zext_ln141_2_fu_692_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_address0 = zext_ln141_fu_673_p1;
    end else begin
        inputBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_address1 = zext_ln159_2_fu_733_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_address1 = zext_ln159_fu_707_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_address1 = zext_ln141_1_fu_682_p1;
    end else begin
        inputBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inputBuf_ce0 = 1'b1;
    end else begin
        inputBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inputBuf_ce1 = 1'b1;
    end else begin
        inputBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            inputBuf_d0 = ap_phi_reg_pp0_iter1_storemerge_reg_256;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            inputBuf_d0 = inElem_q0;
        end else begin
            inputBuf_d0 = 'bx;
        end
    end else begin
        inputBuf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln126_reg_830_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        inputBuf_we0 = 1'b1;
    end else begin
        inputBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln126_reg_830_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        inputBuf_we1 = 1'b1;
    end else begin
        inputBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln141_1_fu_687_p2 = (sub_ln141_reg_859 + 14'd2);

assign add_ln141_fu_677_p2 = (sub_ln141_reg_859 + 14'd1);

assign add_ln159_1_fu_728_p2 = (thr_mul39_reg_904 + 14'd2);

assign add_ln159_fu_712_p2 = (thr_mul39_fu_702_p2 + 14'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter3 = ((connect_1_full_n == 1'b0) & (icmp_ln153_reg_866_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op70_read_state3 == 1'b1) & (connect_0_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((connect_0_empty_n == 1'b0) & (ap_predicate_op117_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((connect_0_empty_n == 1'b0) & (ap_predicate_op129_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state8_pp0_stage1_iter2 = ((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (connect_1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage2_iter2 = ((icmp_ln153_reg_866_pp0_iter1_reg == 1'd1) & (connect_1_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_805 = ((icmp_ln153_reg_866 == 1'd1) & (icmp_ln123_reg_826 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln169_reg_884 == 1'd1) & (icmp_ln166_reg_880 == 1'd1) & (icmp_ln163_reg_876 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_135 = (ap_predicate_op135_store_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_146 = (ap_predicate_op146_store_state6 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_151 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_155 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_160 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_163 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_167 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_170 = (icmp_ln153_reg_866_pp0_iter1_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state6_pp0_iter1_stage2 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state7_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state8_pp0_iter2_stage1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state9_pp0_iter2_stage2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_inp_4_reg_237 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_reg_256 = 'bx;

always @ (*) begin
    ap_predicate_op117_read_state4 = ((icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0));
end

always @ (*) begin
    ap_predicate_op129_read_state5 = ((icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0));
end

always @ (*) begin
    ap_predicate_op135_store_state5 = ((icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0));
end

always @ (*) begin
    ap_predicate_op142_store_state6 = ((icmp_ln126_reg_830_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op146_store_state6 = ((icmp_ln126_reg_830_pp0_iter1_reg == 1'd1) & (icmp_ln123_reg_826_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_read_state3 = ((icmp_ln129_reg_834 == 1'd1) & (icmp_ln126_reg_830 == 1'd1) & (icmp_ln123_reg_826 == 1'd0));
end

assign empty_995_fu_504_p1 = tmp_fu_498_p2[8:0];

assign empty_996_fu_697_p2 = thr_add38_reg_870_pp0_iter1_reg << 14'd2;

assign empty_fu_451_p1 = inp_5_reg_819[10:0];

assign i_15_fu_332_p2 = (i_fu_80 + 32'd1);

assign icmp_ln123_fu_327_p2 = ((i_fu_80 == mul36) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_338_p2 = ((inp_fu_100 < 32'd1296) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_370_p2 = ((or_ln129_fu_364_p2 == 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_388_p2 = ((inp_j_3_fu_382_p2 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_472_p2 = ((inp_i_4_reg_848 == 32'd34) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_489_p2 = ((ap_phi_reg_pp0_iter0_inp_1_reg_225 > 32'd216) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_548_p2 = ((kx_1_fu_542_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_568_p2 = ((ky_1_fu_562_p2 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_593_p2 = ((ox_1_fu_587_p2 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_638_p2 = ((oy_1_reg_888 == 32'd32) ? 1'b1 : 1'b0);

assign inp_6_fu_376_p2 = (inp_fu_100 + 32'd1);

assign inp_7_fu_643_p3 = ((icmp_ln172_fu_638_p2[0:0] == 1'b1) ? 32'd0 : inp_1_reg_225);

assign inp_i_4_fu_399_p2 = (inp_i_fu_96 + 32'd1);

assign inp_i_5_fu_477_p3 = ((icmp_ln148_fu_472_p2[0:0] == 1'b1) ? 32'd4294967294 : inp_i_4_reg_848);

assign inp_j_3_fu_382_p2 = (inp_j_fu_108 + 32'd1);

assign kx_1_fu_542_p2 = (kx_fu_104 + 32'd1);

assign ky_1_fu_562_p2 = (ky_fu_92 + 32'd1);

assign or_ln129_fu_364_p2 = (tmp_163_fu_354_p4 | tmp_162_fu_344_p4);

assign ox_1_fu_587_p2 = (ox_fu_88 + 32'd1);

assign oy_1_fu_617_p2 = (oy_fu_84 + 32'd1);

assign oy_2_fu_652_p3 = ((icmp_ln172_fu_638_p2[0:0] == 1'b1) ? 32'd0 : oy_1_reg_888);

assign p_shl3_fu_508_p3 = {{empty_995_fu_504_p1}, {5'd0}};

assign p_shl4_fu_516_p3 = {{tmp_fu_498_p2}, {2'd0}};

assign p_shl_cast_fu_454_p3 = {{empty_fu_451_p1}, {2'd0}};

assign sext_ln159_1_fu_738_p1 = $signed(reg_270);

assign sext_ln159_2_fu_743_p1 = $signed(reg_270);

assign sext_ln159_fu_723_p1 = $signed(inputBuf_q1);

assign sub_ln141_fu_466_p2 = (zext_ln141_3_fu_462_p1 - trunc_ln123_fu_427_p1);

assign thr_add38_fu_536_p2 = (tmp3_fu_530_p2 + tmp1_fu_524_p2);

assign thr_mul39_fu_702_p2 = (empty_996_fu_697_p2 - thr_add38_reg_870_pp0_iter1_reg);

assign tmp1_fu_524_p2 = (trunc_ln123_2_fu_434_p1 + trunc_ln123_1_fu_430_p1);

assign tmp3_fu_530_p2 = (p_shl4_fu_516_p3 + p_shl3_fu_508_p3);

assign tmp_162_fu_344_p4 = {{inp_i_fu_96[31:5]}};

assign tmp_163_fu_354_p4 = {{inp_j_fu_108[31:5]}};

assign tmp_fu_498_p2 = (trunc_ln123_4_fu_442_p1 + trunc_ln123_3_fu_438_p1);

assign trunc_ln123_1_fu_430_p1 = kx_fu_104[13:0];

assign trunc_ln123_2_fu_434_p1 = ox_fu_88[13:0];

assign trunc_ln123_3_fu_438_p1 = ky_fu_92[11:0];

assign trunc_ln123_4_fu_442_p1 = oy_fu_84[11:0];

assign trunc_ln123_fu_427_p1 = inp_5_reg_819[13:0];

assign trunc_ln137_1_fu_633_p1 = connect_0_dout[15:0];

assign trunc_ln137_2_fu_669_p1 = connect_0_dout[15:0];

assign trunc_ln137_fu_446_p1 = connect_0_dout[15:0];

assign zext_ln141_1_fu_682_p1 = add_ln141_fu_677_p2;

assign zext_ln141_2_fu_692_p1 = add_ln141_1_fu_687_p2;

assign zext_ln141_3_fu_462_p1 = p_shl_cast_fu_454_p3;

assign zext_ln141_fu_673_p1 = sub_ln141_reg_859;

assign zext_ln159_1_fu_718_p1 = add_ln159_fu_712_p2;

assign zext_ln159_2_fu_733_p1 = add_ln159_1_fu_728_p2;

assign zext_ln159_fu_707_p1 = thr_mul39_fu_702_p2;

endmodule //CIFAR_10_wrapper_SCIG_5u_3u_32u_32u_32u_2u_Pipeline_VITIS_LOOP_123_1
