// Seed: 3319175710
module module_0 ();
  supply1 id_1;
  assign id_1 = id_1;
  for (id_2 = id_1; id_1; id_2 = 1) begin
    always @(negedge id_1) $display(id_1);
    wire id_3;
  end
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri id_2,
    output supply1 id_3,
    output logic id_4
);
  assign id_3 = 1;
  assign id_3 = 1;
  initial begin
    id_4 <= 1'b0 == 1;
    $display;
  end
  wire id_6;
  module_0();
endmodule
