// Seed: 1687205823
module module_0;
  always force id_1 = 1 * 1 < id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  always @(negedge 1) $display;
  tri0 id_7 = 1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1
);
  assign id_1 = 1;
  wire id_3;
  module_0();
  always @(posedge id_3) $display;
endmodule
