{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 00:02:37 2017 " "Info: Processing started: Thu Nov 16 00:02:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "invariable_number:u7\|clk_out " "Info: Detected ripple clock \"invariable_number:u7\|clk_out\" as buffer" {  } { { "invariable_number.vhd" "" { Text "F:/最终的vhdl/game/invariable_number.vhd" 18 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "invariable_number:u7\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcd:u2\|cp " "Info: Detected ripple clock \"lcd:u2\|cp\" as buffer" {  } { { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 38 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:u2\|cp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register jp:u1\|delay\[1\] register jp:u1\|snum\[1\] 61.55 MHz 16.247 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 61.55 MHz between source register \"jp:u1\|delay\[1\]\" and destination register \"jp:u1\|snum\[1\]\" (period= 16.247 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.538 ns + Longest register register " "Info: + Longest register to register delay is 15.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jp:u1\|delay\[1\] 1 REG LC_X14_Y10_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'jp:u1\|delay\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { jp:u1|delay[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.958 ns) + CELL(0.747 ns) 2.705 ns jp:u1\|Add2~23 2 COMB LC_X14_Y9_N3 2 " "Info: 2: + IC(1.958 ns) + CELL(0.747 ns) = 2.705 ns; Loc. = LC_X14_Y9_N3; Fanout = 2; COMB Node = 'jp:u1\|Add2~23'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { jp:u1|delay[1] jp:u1|Add2~23 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.966 ns jp:u1\|Add2~25 3 COMB LC_X14_Y9_N4 6 " "Info: 3: + IC(0.000 ns) + CELL(0.261 ns) = 2.966 ns; Loc. = LC_X14_Y9_N4; Fanout = 6; COMB Node = 'jp:u1\|Add2~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { jp:u1|Add2~23 jp:u1|Add2~25 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.941 ns jp:u1\|Add2~26 4 COMB LC_X14_Y9_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.975 ns) = 3.941 ns; Loc. = LC_X14_Y9_N5; Fanout = 2; COMB Node = 'jp:u1\|Add2~26'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { jp:u1|Add2~25 jp:u1|Add2~26 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.603 ns) + CELL(0.200 ns) 7.744 ns jp:u1\|LessThan1~2 5 COMB LC_X13_Y9_N2 1 " "Info: 5: + IC(3.603 ns) + CELL(0.200 ns) = 7.744 ns; Loc. = LC_X13_Y9_N2; Fanout = 1; COMB Node = 'jp:u1\|LessThan1~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.803 ns" { jp:u1|Add2~26 jp:u1|LessThan1~2 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 8.677 ns jp:u1\|LessThan1~3 6 COMB LC_X13_Y9_N7 1 " "Info: 6: + IC(0.733 ns) + CELL(0.200 ns) = 8.677 ns; Loc. = LC_X13_Y9_N7; Fanout = 1; COMB Node = 'jp:u1\|LessThan1~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { jp:u1|LessThan1~2 jp:u1|LessThan1~3 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.182 ns jp:u1\|LessThan1~4 7 COMB LC_X13_Y9_N8 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 9.182 ns; Loc. = LC_X13_Y9_N8; Fanout = 1; COMB Node = 'jp:u1\|LessThan1~4'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { jp:u1|LessThan1~3 jp:u1|LessThan1~4 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.200 ns) 10.106 ns jp:u1\|LessThan1~6 8 COMB LC_X13_Y9_N1 1 " "Info: 8: + IC(0.724 ns) + CELL(0.200 ns) = 10.106 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; COMB Node = 'jp:u1\|LessThan1~6'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { jp:u1|LessThan1~4 jp:u1|LessThan1~6 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 11.034 ns jp:u1\|LessThan1~8 9 COMB LC_X13_Y9_N0 29 " "Info: 9: + IC(0.728 ns) + CELL(0.200 ns) = 11.034 ns; Loc. = LC_X13_Y9_N0; Fanout = 29; COMB Node = 'jp:u1\|LessThan1~8'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { jp:u1|LessThan1~6 jp:u1|LessThan1~8 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.200 ns) 13.221 ns jp:u1\|snum\[0\]~8 10 COMB LC_X13_Y10_N0 4 " "Info: 10: + IC(1.987 ns) + CELL(0.200 ns) = 13.221 ns; Loc. = LC_X13_Y10_N0; Fanout = 4; COMB Node = 'jp:u1\|snum\[0\]~8'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { jp:u1|LessThan1~8 jp:u1|snum[0]~8 } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(1.243 ns) 15.538 ns jp:u1\|snum\[1\] 11 REG LC_X12_Y10_N3 9 " "Info: 11: + IC(1.074 ns) + CELL(1.243 ns) = 15.538 ns; Loc. = LC_X12_Y10_N3; Fanout = 9; REG Node = 'jp:u1\|snum\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { jp:u1|snum[0]~8 jp:u1|snum[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.426 ns ( 28.49 % ) " "Info: Total cell delay = 4.426 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.112 ns ( 71.51 % ) " "Info: Total interconnect delay = 11.112 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.538 ns" { jp:u1|delay[1] jp:u1|Add2~23 jp:u1|Add2~25 jp:u1|Add2~26 jp:u1|LessThan1~2 jp:u1|LessThan1~3 jp:u1|LessThan1~4 jp:u1|LessThan1~6 jp:u1|LessThan1~8 jp:u1|snum[0]~8 jp:u1|snum[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "15.538 ns" { jp:u1|delay[1] {} jp:u1|Add2~23 {} jp:u1|Add2~25 {} jp:u1|Add2~26 {} jp:u1|LessThan1~2 {} jp:u1|LessThan1~3 {} jp:u1|LessThan1~4 {} jp:u1|LessThan1~6 {} jp:u1|LessThan1~8 {} jp:u1|snum[0]~8 {} jp:u1|snum[1] {} } { 0.000ns 1.958ns 0.000ns 0.000ns 3.603ns 0.733ns 0.305ns 0.724ns 0.728ns 1.987ns 1.074ns } { 0.000ns 0.747ns 0.261ns 0.975ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns jp:u1\|snum\[1\] 2 REG LC_X12_Y10_N3 9 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y10_N3; Fanout = 9; REG Node = 'jp:u1\|snum\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK jp:u1|snum[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|snum[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|snum[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns jp:u1\|delay\[1\] 2 REG LC_X14_Y10_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'jp:u1\|delay\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK jp:u1|delay[1] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|delay[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|delay[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|snum[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|snum[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|delay[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|delay[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.538 ns" { jp:u1|delay[1] jp:u1|Add2~23 jp:u1|Add2~25 jp:u1|Add2~26 jp:u1|LessThan1~2 jp:u1|LessThan1~3 jp:u1|LessThan1~4 jp:u1|LessThan1~6 jp:u1|LessThan1~8 jp:u1|snum[0]~8 jp:u1|snum[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "15.538 ns" { jp:u1|delay[1] {} jp:u1|Add2~23 {} jp:u1|Add2~25 {} jp:u1|Add2~26 {} jp:u1|LessThan1~2 {} jp:u1|LessThan1~3 {} jp:u1|LessThan1~4 {} jp:u1|LessThan1~6 {} jp:u1|LessThan1~8 {} jp:u1|snum[0]~8 {} jp:u1|snum[1] {} } { 0.000ns 1.958ns 0.000ns 0.000ns 3.603ns 0.733ns 0.305ns 0.724ns 0.728ns 1.987ns 1.074ns } { 0.000ns 0.747ns 0.261ns 0.975ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.243ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|snum[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|snum[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|delay[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|delay[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "jp:u1\|delay\[20\] JPRow\[0\] CLK 6.452 ns register " "Info: tsu for register \"jp:u1\|delay\[20\]\" (data pin = \"JPRow\[0\]\", clock pin = \"CLK\") is 6.452 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.938 ns + Longest pin register " "Info: + Longest pin to register delay is 9.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns JPRow\[0\] 1 PIN PIN_111 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 9; PIN Node = 'JPRow\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { JPRow[0] } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.511 ns) 5.743 ns jp:u1\|LessThan2~0 2 COMB LC_X13_Y10_N6 28 " "Info: 2: + IC(4.100 ns) + CELL(0.511 ns) = 5.743 ns; Loc. = LC_X13_Y10_N6; Fanout = 28; COMB Node = 'jp:u1\|LessThan2~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.611 ns" { JPRow[0] jp:u1|LessThan2~0 } "NODE_NAME" } } { "e:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.604 ns) + CELL(0.591 ns) 9.938 ns jp:u1\|delay\[20\] 3 REG LC_X16_Y9_N9 3 " "Info: 3: + IC(3.604 ns) + CELL(0.591 ns) = 9.938 ns; Loc. = LC_X16_Y9_N9; Fanout = 3; REG Node = 'jp:u1\|delay\[20\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.195 ns" { jp:u1|LessThan2~0 jp:u1|delay[20] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 22.48 % ) " "Info: Total cell delay = 2.234 ns ( 22.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.704 ns ( 77.52 % ) " "Info: Total interconnect delay = 7.704 ns ( 77.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { JPRow[0] jp:u1|LessThan2~0 jp:u1|delay[20] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { JPRow[0] {} JPRow[0]~combout {} jp:u1|LessThan2~0 {} jp:u1|delay[20] {} } { 0.000ns 0.000ns 4.100ns 3.604ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns jp:u1\|delay\[20\] 2 REG LC_X16_Y9_N9 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X16_Y9_N9; Fanout = 3; REG Node = 'jp:u1\|delay\[20\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK jp:u1|delay[20] } "NODE_NAME" } } { "jp.vhd" "" { Text "F:/最终的vhdl/game/jp.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|delay[20] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|delay[20] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.938 ns" { JPRow[0] jp:u1|LessThan2~0 jp:u1|delay[20] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "9.938 ns" { JPRow[0] {} JPRow[0]~combout {} jp:u1|LessThan2~0 {} jp:u1|delay[20] {} } { 0.000ns 0.000ns 4.100ns 3.604ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK jp:u1|delay[20] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} jp:u1|delay[20] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Qdata\[3\] lcd:u2\|cnt\[4\] 23.772 ns register " "Info: tco from clock \"CLK\" to destination pin \"Qdata\[3\]\" through register \"lcd:u2\|cnt\[4\]\" is 23.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.527 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns lcd:u2\|cp 2 REG LC_X16_Y10_N1 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X16_Y10_N1; Fanout = 9; REG Node = 'lcd:u2\|cp'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK lcd:u2|cp } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.414 ns) + CELL(0.918 ns) 10.527 ns lcd:u2\|cnt\[4\] 3 REG LC_X15_Y7_N5 42 " "Info: 3: + IC(5.414 ns) + CELL(0.918 ns) = 10.527 ns; Loc. = LC_X15_Y7_N5; Fanout = 42; REG Node = 'lcd:u2\|cnt\[4\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.332 ns" { lcd:u2|cp lcd:u2|cnt[4] } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 32.06 % ) " "Info: Total cell delay = 3.375 ns ( 32.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.152 ns ( 67.94 % ) " "Info: Total interconnect delay = 7.152 ns ( 67.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.527 ns" { CLK lcd:u2|cp lcd:u2|cnt[4] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "10.527 ns" { CLK {} CLK~combout {} lcd:u2|cp {} lcd:u2|cnt[4] {} } { 0.000ns 0.000ns 1.738ns 5.414ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.869 ns + Longest register pin " "Info: + Longest register to pin delay is 12.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:u2\|cnt\[4\] 1 REG LC_X15_Y7_N5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y7_N5; Fanout = 42; REG Node = 'lcd:u2\|cnt\[4\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:u2|cnt[4] } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.200 ns) 3.258 ns lcd:u2\|Mux101~31 2 COMB LC_X14_Y6_N5 2 " "Info: 2: + IC(3.058 ns) + CELL(0.200 ns) = 3.258 ns; Loc. = LC_X14_Y6_N5; Fanout = 2; COMB Node = 'lcd:u2\|Mux101~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { lcd:u2|cnt[4] lcd:u2|Mux101~31 } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.914 ns) 6.739 ns lcd:u2\|Mux101~33 3 COMB LC_X16_Y4_N6 1 " "Info: 3: + IC(2.567 ns) + CELL(0.914 ns) = 6.739 ns; Loc. = LC_X16_Y4_N6; Fanout = 1; COMB Node = 'lcd:u2\|Mux101~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.481 ns" { lcd:u2|Mux101~31 lcd:u2|Mux101~33 } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.914 ns) 8.349 ns lcd:u2\|Mux101~39 4 COMB LC_X16_Y4_N0 1 " "Info: 4: + IC(0.696 ns) + CELL(0.914 ns) = 8.349 ns; Loc. = LC_X16_Y4_N0; Fanout = 1; COMB Node = 'lcd:u2\|Mux101~39'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { lcd:u2|Mux101~33 lcd:u2|Mux101~39 } "NODE_NAME" } } { "lcd.vhd" "" { Text "F:/最终的vhdl/game/lcd.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(2.322 ns) 12.869 ns Qdata\[3\] 5 PIN PIN_103 0 " "Info: 5: + IC(2.198 ns) + CELL(2.322 ns) = 12.869 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'Qdata\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { lcd:u2|Mux101~39 Qdata[3] } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.350 ns ( 33.80 % ) " "Info: Total cell delay = 4.350 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.519 ns ( 66.20 % ) " "Info: Total interconnect delay = 8.519 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.869 ns" { lcd:u2|cnt[4] lcd:u2|Mux101~31 lcd:u2|Mux101~33 lcd:u2|Mux101~39 Qdata[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "12.869 ns" { lcd:u2|cnt[4] {} lcd:u2|Mux101~31 {} lcd:u2|Mux101~33 {} lcd:u2|Mux101~39 {} Qdata[3] {} } { 0.000ns 3.058ns 2.567ns 0.696ns 2.198ns } { 0.000ns 0.200ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.527 ns" { CLK lcd:u2|cp lcd:u2|cnt[4] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "10.527 ns" { CLK {} CLK~combout {} lcd:u2|cp {} lcd:u2|cnt[4] {} } { 0.000ns 0.000ns 1.738ns 5.414ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.869 ns" { lcd:u2|cnt[4] lcd:u2|Mux101~31 lcd:u2|Mux101~33 lcd:u2|Mux101~39 Qdata[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "12.869 ns" { lcd:u2|cnt[4] {} lcd:u2|Mux101~31 {} lcd:u2|Mux101~33 {} lcd:u2|Mux101~39 {} Qdata[3] {} } { 0.000ns 3.058ns 2.567ns 0.696ns 2.198ns } { 0.000ns 0.200ns 0.914ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sjs:u6\|s_dataout\[2\] mode CLK -1.130 ns register " "Info: th for register \"sjs:u6\|s_dataout\[2\]\" (data pin = \"mode\", clock pin = \"CLK\") is -1.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 403 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 403; CLK Node = 'CLK'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns sjs:u6\|s_dataout\[2\] 2 REG LC_X7_Y7_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y7_N6; Fanout = 4; REG Node = 'sjs:u6\|s_dataout\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK sjs:u6|s_dataout[2] } "NODE_NAME" } } { "sjs.vhd" "" { Text "F:/最终的vhdl/game/sjs.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK sjs:u6|s_dataout[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} sjs:u6|s_dataout[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "sjs.vhd" "" { Text "F:/最终的vhdl/game/sjs.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 PIN PIN_134 37 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 37; PIN Node = 'mode'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "game.vhd" "" { Text "F:/最终的vhdl/game/game.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.855 ns) + CELL(1.183 ns) 5.170 ns sjs:u6\|s_dataout\[2\] 2 REG LC_X7_Y7_N6 4 " "Info: 2: + IC(2.855 ns) + CELL(1.183 ns) = 5.170 ns; Loc. = LC_X7_Y7_N6; Fanout = 4; REG Node = 'sjs:u6\|s_dataout\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { mode sjs:u6|s_dataout[2] } "NODE_NAME" } } { "sjs.vhd" "" { Text "F:/最终的vhdl/game/sjs.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.78 % ) " "Info: Total cell delay = 2.315 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.855 ns ( 55.22 % ) " "Info: Total interconnect delay = 2.855 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { mode sjs:u6|s_dataout[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.170 ns" { mode {} mode~combout {} sjs:u6|s_dataout[2] {} } { 0.000ns 0.000ns 2.855ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK sjs:u6|s_dataout[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} sjs:u6|s_dataout[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { mode sjs:u6|s_dataout[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "5.170 ns" { mode {} mode~combout {} sjs:u6|s_dataout[2] {} } { 0.000ns 0.000ns 2.855ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 00:02:40 2017 " "Info: Processing ended: Thu Nov 16 00:02:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
