use pgc_device_timing_ids;

timingspec define_arc of device PLL
{

timing of (CLKI => CLKI_OUT)
{
  td_pll_clki_clki_out :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.102,0.125):(0.102,0.110))
      (corner "fast" (0.085,0.100):(0.085,0.088))
    )
  );
};

timing of (CLKI => CLKOP)
{
  when (CP_OUTDIVIDER_MUXA2 == "REFCLK"){
    td_pll_clki_clkop :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.237,0.299):(0.232,0.291))
        (corner "fast" (0.198,0.239):(0.194,0.232))
      )
    );
  };
  when (CP_OUTDIVIDER_MUXA2 == "DIVA"){
    td_pll_clki_clkop_2 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.313,0.401):(0.292,0.381))
        (corner "fast" (0.261,0.320):(0.244,0.304))
      )
    );
  };
};

timing of (CLKI => CLKOS)
{
  when (CP_OUTDIVIDER_MUXB2 == "REFCLK"){
    td_pll_clki_clkos :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.237,0.299):(0.232,0.291))
        (corner "fast" (0.198,0.239):(0.194,0.232))
      )
    );
  };
  when (CP_OUTDIVIDER_MUXB2 == "DIVB"){
    td_pll_clki_clkos_2 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.313,0.401):(0.292,0.381))
        (corner "fast" (0.261,0.320):(0.244,0.304))
      )
    );
  };
};

timing of (CLKI => CLKOS2)
{
  when (CP_OUTDIVIDER_MUXC2 == "REFCLK"){
    td_pll_clki_clkos2 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.237,0.299):(0.232,0.291))
        (corner "fast" (0.198,0.239):(0.194,0.232))
      )
    );
  };
  when (CP_OUTDIVIDER_MUXC2 == "DIVC"){
    td_pll_clki_clkos2_2 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.313,0.401):(0.292,0.381))
        (corner "fast" (0.261,0.320):(0.244,0.304))
      )
    );
  };
};

timing of (CLKI => CLKOS3)
{
  when (CP_OUTDIVIDER_MUXD2 == "REFCLK"){
    td_pll_clki_clkos3 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.237,0.299):(0.232,0.291))
        (corner "fast" (0.198,0.239):(0.194,0.232))
      )
    );
  };
  when (CP_OUTDIVIDER_MUXD2 == "DIVD"){
    td_pll_clki_clkos3_2 :=
    (speedgrade "C8"
      (rating "*"
        (corner "slow" (0.313,0.401):(0.292,0.381))
        (corner "fast" (0.261,0.320):(0.244,0.304))
      )
    );
  };
};

SETUP timing of (posedge PCLK : PSEL)
{
  tsu_pll_psel_pselreg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.937,1.058):(0.937,1.058))
      (corner "fast" (0.781,0.846):(0.781,0.846))
    )
  );
};

HOLD timing of (posedge PCLK : PSEL)
{
  thd_pll_psel_pselreg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (-0.133,-0.120):(-0.133,-0.120))
      (corner "fast" (-0.111,-0.096):(-0.111,-0.096))
    )
  );
};

SETUP timing of (posedge PCLK : PENABLE)
{
  tsu_pll_penable_penablereg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.812,0.904):(0.812,0.904))
      (corner "fast" (0.677,0.723):(0.677,0.723))
    )
  );
};

HOLD timing of (posedge PCLK : PENABLE)
{
  thd_pll_penable_penablereg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (-0.267,-0.293):(-0.267,-0.293))
      (corner "fast" (-0.223,-0.234):(-0.223,-0.234))
    )
  );
};

SETUP timing of (posedge PCLK : PWRITE)
{
  tsu_pll_pwrite_pwritereg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.488,0.601):(0.488,0.601))
      (corner "fast" (0.407,0.480):(0.407,0.480))
    )
  );
};

HOLD timing of (posedge PCLK : PWRITE)
{
  thd_pll_pwrite_pwritereg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (-0.345,-0.394):(-0.345,-0.394))
      (corner "fast" (-0.288,-0.315):(-0.288,-0.315))
    )
  );
};

SETUP timing of (posedge PCLK : PADDR[4:0])
{
  tsu_pll_paddr_paddrreg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.374,0.769):(0.374,0.769))
      (corner "fast" (0.312,0.615):(0.312,0.615))
    )
  );
};

HOLD timing of (posedge PCLK : PADDR[4:0])
{
  thd_pll_paddr_paddrreg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (-0.178,-0.183):(-0.178,-0.183))
      (corner "fast" (-0.157,-0.178):(-0.157,-0.178))
    )
  );
};

SETUP timing of (posedge PCLK : PWDATA[7:0])
{
  tsu_pll_pwdata_pwdatareg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (1.313,1.383):(1.313,1.383))
      (corner "fast" (1.251,1.313):(1.251,1.313))
    )
  );
};

HOLD timing of (posedge PCLK : PWDATA[7:0])
{
  thd_pll_pwdata_pwdatareg :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (-0.127,-0.139):(-0.127,-0.139))
      (corner "fast" (-0.123,-0.127):(-0.123,-0.127))
    )
  );
};

timing of (posedge PCLK *> PRDATA[7:0])
{
  tco_pll_prdatareg_prdata :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (1.180,1.324):(1.180,1.324))
      (corner "fast" (1.150,1.180):(1.150,1.180))
    )
  );
};

timing of (posedge PCLK => PREADY)
{
  tco_pll_preadyreg_pready :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.727,0.763):(0.727,0.763))
      (corner "fast" (0.606,0.610):(0.606,0.610))
    )
  );
};

}
